//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Tue Feb  5 15:31:17 CET 2019
//
//
// Ports:
// Name                         I/O  size props
// S_AXI_arready                  O     1 reg
// S_AXI_rvalid                   O     1 reg
// S_AXI_rdata                    O    64
// S_AXI_rresp                    O     2
// S_AXI_awready                  O     1
// S_AXI_wready                   O     1
// S_AXI_bvalid                   O     1 reg
// S_AXI_bresp                    O     2
// m64_axi_arvalid                O     1 reg
// m64_axi_arid                   O     1
// m64_axi_araddr                 O    64
// m64_axi_arlen                  O     8
// m64_axi_arsize                 O     3
// m64_axi_arburst                O     2
// m64_axi_arlock                 O     1
// m64_axi_arcache                O     4
// m64_axi_arprot                 O     3
// m64_axi_arqos                  O     4
// m64_axi_arregion               O     4
// m64_axi_rready                 O     1 reg
// m64_axi_awvalid                O     1 reg
// m64_axi_awid                   O     1
// m64_axi_awaddr                 O    64
// m64_axi_awlen                  O     8
// m64_axi_awsize                 O     3
// m64_axi_awburst                O     2
// m64_axi_awlock                 O     1
// m64_axi_awcache                O     4
// m64_axi_awprot                 O     3
// m64_axi_awqos                  O     4
// m64_axi_awregion               O     4
// m64_axi_wvalid                 O     1 reg
// m64_axi_wdata                  O   256
// m64_axi_wstrb                  O    32
// m64_axi_wlast                  O     1
// m64_axi_bready                 O     1 reg
// m32_axi_arvalid                O     1 reg
// m32_axi_arid                   O     1
// m32_axi_araddr                 O    64
// m32_axi_arlen                  O     8
// m32_axi_arsize                 O     3
// m32_axi_arburst                O     2
// m32_axi_arlock                 O     1
// m32_axi_arcache                O     4
// m32_axi_arprot                 O     3
// m32_axi_arqos                  O     4
// m32_axi_arregion               O     4
// m32_axi_rready                 O     1 reg
// m32_axi_awvalid                O     1 reg
// m32_axi_awid                   O     1
// m32_axi_awaddr                 O    64
// m32_axi_awlen                  O     8
// m32_axi_awsize                 O     3
// m32_axi_awburst                O     2
// m32_axi_awlock                 O     1
// m32_axi_awcache                O     4
// m32_axi_awprot                 O     3
// m32_axi_awqos                  O     4
// m32_axi_awregion               O     4
// m32_axi_wvalid                 O     1 reg
// m32_axi_wdata                  O   512
// m32_axi_wstrb                  O    64
// m32_axi_wlast                  O     1
// m32_axi_bready                 O     1 reg
// IRQ_write                      O     1 reg
// IRQ_read                       O     1 reg
// m32_axi_aclk                   I     1 clock
// m32_axi_aresetn                I     1 reset
// m64_axi_aclk                   I     1 clock
// m64_axi_aresetn                I     1 reset
// s_axi_aclk                     I     1 clock
// s_axi_aresetn                  I     1 reset
// S_AXI_arvalid                  I     1
// S_AXI_araddr                   I    64 reg
// S_AXI_arprot                   I     3 reg
// S_AXI_rready                   I     1
// S_AXI_awvalid                  I     1
// S_AXI_awaddr                   I    64
// S_AXI_awprot                   I     3
// S_AXI_wvalid                   I     1
// S_AXI_wdata                    I    64
// S_AXI_wstrb                    I     8
// S_AXI_bready                   I     1
// m64_axi_arready                I     1
// m64_axi_rvalid                 I     1
// m64_axi_rid                    I     1 reg
// m64_axi_rdata                  I   256 reg
// m64_axi_rresp                  I     2 reg
// m64_axi_rlast                  I     1 reg
// m64_axi_awready                I     1
// m64_axi_wready                 I     1
// m64_axi_bvalid                 I     1
// m64_axi_bresp                  I     2 reg
// m64_axi_bid                    I     1 reg
// m32_axi_arready                I     1
// m32_axi_rvalid                 I     1
// m32_axi_rid                    I     1 reg
// m32_axi_rdata                  I   512 reg
// m32_axi_rresp                  I     2 reg
// m32_axi_rlast                  I     1 reg
// m32_axi_awready                I     1
// m32_axi_wready                 I     1
// m32_axi_bvalid                 I     1
// m32_axi_bresp                  I     2 reg
// m32_axi_bid                    I     1 reg
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkBlueDMAVivado(m32_axi_aclk,
		       m32_axi_aresetn,
		       m64_axi_aclk,
		       m64_axi_aresetn,
		       s_axi_aclk,
		       s_axi_aresetn,

		       S_AXI_arready,

		       S_AXI_arvalid,

		       S_AXI_araddr,

		       S_AXI_arprot,

		       S_AXI_rvalid,

		       S_AXI_rready,

		       S_AXI_rdata,

		       S_AXI_rresp,

		       S_AXI_awready,

		       S_AXI_awvalid,

		       S_AXI_awaddr,

		       S_AXI_awprot,

		       S_AXI_wready,

		       S_AXI_wvalid,

		       S_AXI_wdata,

		       S_AXI_wstrb,

		       S_AXI_bvalid,

		       S_AXI_bready,

		       S_AXI_bresp,

		       m64_axi_arvalid,

		       m64_axi_arready,

		       m64_axi_arid,

		       m64_axi_araddr,

		       m64_axi_arlen,

		       m64_axi_arsize,

		       m64_axi_arburst,

		       m64_axi_arlock,

		       m64_axi_arcache,

		       m64_axi_arprot,

		       m64_axi_arqos,

		       m64_axi_arregion,

		       m64_axi_rready,

		       m64_axi_rvalid,

		       m64_axi_rid,
		       m64_axi_rdata,
		       m64_axi_rresp,
		       m64_axi_rlast,

		       m64_axi_awready,

		       m64_axi_awvalid,

		       m64_axi_awid,

		       m64_axi_awaddr,

		       m64_axi_awlen,

		       m64_axi_awsize,

		       m64_axi_awburst,

		       m64_axi_awlock,

		       m64_axi_awcache,

		       m64_axi_awprot,

		       m64_axi_awqos,

		       m64_axi_awregion,

		       m64_axi_wready,

		       m64_axi_wvalid,

		       m64_axi_wdata,

		       m64_axi_wstrb,

		       m64_axi_wlast,

		       m64_axi_bvalid,

		       m64_axi_bready,

		       m64_axi_bresp,
		       m64_axi_bid,

		       m32_axi_arvalid,

		       m32_axi_arready,

		       m32_axi_arid,

		       m32_axi_araddr,

		       m32_axi_arlen,

		       m32_axi_arsize,

		       m32_axi_arburst,

		       m32_axi_arlock,

		       m32_axi_arcache,

		       m32_axi_arprot,

		       m32_axi_arqos,

		       m32_axi_arregion,

		       m32_axi_rready,

		       m32_axi_rvalid,

		       m32_axi_rid,
		       m32_axi_rdata,
		       m32_axi_rresp,
		       m32_axi_rlast,

		       m32_axi_awready,

		       m32_axi_awvalid,

		       m32_axi_awid,

		       m32_axi_awaddr,

		       m32_axi_awlen,

		       m32_axi_awsize,

		       m32_axi_awburst,

		       m32_axi_awlock,

		       m32_axi_awcache,

		       m32_axi_awprot,

		       m32_axi_awqos,

		       m32_axi_awregion,

		       m32_axi_wready,

		       m32_axi_wvalid,

		       m32_axi_wdata,

		       m32_axi_wstrb,

		       m32_axi_wlast,

		       m32_axi_bvalid,

		       m32_axi_bready,

		       m32_axi_bresp,
		       m32_axi_bid,

		       IRQ_write,

		       IRQ_read);
  input  m32_axi_aclk;
  input  m32_axi_aresetn;
  input  m64_axi_aclk;
  input  m64_axi_aresetn;
  input  s_axi_aclk;
  input  s_axi_aresetn;

  // value method s_rd_arready
  output S_AXI_arready;

  // action method s_rd_parvalid
  input  S_AXI_arvalid;

  // action method s_rd_paraddr
  input  [63 : 0] S_AXI_araddr;

  // action method s_rd_parprot
  input  [2 : 0] S_AXI_arprot;

  // value method s_rd_rvalid
  output S_AXI_rvalid;

  // action method s_rd_prready
  input  S_AXI_rready;

  // value method s_rd_rdata
  output [63 : 0] S_AXI_rdata;

  // value method s_rd_rresp
  output [1 : 0] S_AXI_rresp;

  // value method s_wr_awready
  output S_AXI_awready;

  // action method s_wr_pawvalid
  input  S_AXI_awvalid;

  // action method s_wr_pawaddr
  input  [63 : 0] S_AXI_awaddr;

  // action method s_wr_pawprot
  input  [2 : 0] S_AXI_awprot;

  // value method s_wr_wready
  output S_AXI_wready;

  // action method s_wr_pwvalid
  input  S_AXI_wvalid;

  // action method s_wr_pwdata
  input  [63 : 0] S_AXI_wdata;

  // action method s_wr_pwstrb
  input  [7 : 0] S_AXI_wstrb;

  // value method s_wr_bvalid
  output S_AXI_bvalid;

  // action method s_wr_pbready
  input  S_AXI_bready;

  // value method s_wr_bresp
  output [1 : 0] S_AXI_bresp;

  // value method pcie_rd_arvalid
  output m64_axi_arvalid;

  // action method pcie_rd_parready
  input  m64_axi_arready;

  // value method pcie_rd_arid
  output m64_axi_arid;

  // value method pcie_rd_araddr
  output [63 : 0] m64_axi_araddr;

  // value method pcie_rd_arlen
  output [7 : 0] m64_axi_arlen;

  // value method pcie_rd_arsize
  output [2 : 0] m64_axi_arsize;

  // value method pcie_rd_arburst
  output [1 : 0] m64_axi_arburst;

  // value method pcie_rd_arlock
  output m64_axi_arlock;

  // value method pcie_rd_arcache
  output [3 : 0] m64_axi_arcache;

  // value method pcie_rd_arprot
  output [2 : 0] m64_axi_arprot;

  // value method pcie_rd_arqos
  output [3 : 0] m64_axi_arqos;

  // value method pcie_rd_arregion
  output [3 : 0] m64_axi_arregion;

  // value method pcie_rd_aruser

  // value method pcie_rd_rready
  output m64_axi_rready;

  // action method pcie_rd_prvalid
  input  m64_axi_rvalid;

  // action method pcie_rd_prchannel
  input  m64_axi_rid;
  input  [255 : 0] m64_axi_rdata;
  input  [1 : 0] m64_axi_rresp;
  input  m64_axi_rlast;

  // action method pcie_wr_pawready
  input  m64_axi_awready;

  // value method pcie_wr_awvalid
  output m64_axi_awvalid;

  // value method pcie_wr_awid
  output m64_axi_awid;

  // value method pcie_wr_awaddr
  output [63 : 0] m64_axi_awaddr;

  // value method pcie_wr_awlen
  output [7 : 0] m64_axi_awlen;

  // value method pcie_wr_awsize
  output [2 : 0] m64_axi_awsize;

  // value method pcie_wr_awburst
  output [1 : 0] m64_axi_awburst;

  // value method pcie_wr_awlock
  output m64_axi_awlock;

  // value method pcie_wr_awcache
  output [3 : 0] m64_axi_awcache;

  // value method pcie_wr_awprot
  output [2 : 0] m64_axi_awprot;

  // value method pcie_wr_awqos
  output [3 : 0] m64_axi_awqos;

  // value method pcie_wr_awregion
  output [3 : 0] m64_axi_awregion;

  // value method pcie_wr_awuser

  // action method pcie_wr_pwready
  input  m64_axi_wready;

  // value method pcie_wr_wvalid
  output m64_axi_wvalid;

  // value method pcie_wr_wdata
  output [255 : 0] m64_axi_wdata;

  // value method pcie_wr_wstrb
  output [31 : 0] m64_axi_wstrb;

  // value method pcie_wr_wlast
  output m64_axi_wlast;

  // value method pcie_wr_wuser

  // action method pcie_wr_pbvalid
  input  m64_axi_bvalid;

  // value method pcie_wr_bready
  output m64_axi_bready;

  // action method pcie_wr_bin
  input  [1 : 0] m64_axi_bresp;
  input  m64_axi_bid;

  // value method fpga_rd_arvalid
  output m32_axi_arvalid;

  // action method fpga_rd_parready
  input  m32_axi_arready;

  // value method fpga_rd_arid
  output m32_axi_arid;

  // value method fpga_rd_araddr
  output [63 : 0] m32_axi_araddr;

  // value method fpga_rd_arlen
  output [7 : 0] m32_axi_arlen;

  // value method fpga_rd_arsize
  output [2 : 0] m32_axi_arsize;

  // value method fpga_rd_arburst
  output [1 : 0] m32_axi_arburst;

  // value method fpga_rd_arlock
  output m32_axi_arlock;

  // value method fpga_rd_arcache
  output [3 : 0] m32_axi_arcache;

  // value method fpga_rd_arprot
  output [2 : 0] m32_axi_arprot;

  // value method fpga_rd_arqos
  output [3 : 0] m32_axi_arqos;

  // value method fpga_rd_arregion
  output [3 : 0] m32_axi_arregion;

  // value method fpga_rd_aruser

  // value method fpga_rd_rready
  output m32_axi_rready;

  // action method fpga_rd_prvalid
  input  m32_axi_rvalid;

  // action method fpga_rd_prchannel
  input  m32_axi_rid;
  input  [511 : 0] m32_axi_rdata;
  input  [1 : 0] m32_axi_rresp;
  input  m32_axi_rlast;

  // action method fpga_wr_pawready
  input  m32_axi_awready;

  // value method fpga_wr_awvalid
  output m32_axi_awvalid;

  // value method fpga_wr_awid
  output m32_axi_awid;

  // value method fpga_wr_awaddr
  output [63 : 0] m32_axi_awaddr;

  // value method fpga_wr_awlen
  output [7 : 0] m32_axi_awlen;

  // value method fpga_wr_awsize
  output [2 : 0] m32_axi_awsize;

  // value method fpga_wr_awburst
  output [1 : 0] m32_axi_awburst;

  // value method fpga_wr_awlock
  output m32_axi_awlock;

  // value method fpga_wr_awcache
  output [3 : 0] m32_axi_awcache;

  // value method fpga_wr_awprot
  output [2 : 0] m32_axi_awprot;

  // value method fpga_wr_awqos
  output [3 : 0] m32_axi_awqos;

  // value method fpga_wr_awregion
  output [3 : 0] m32_axi_awregion;

  // value method fpga_wr_awuser

  // action method fpga_wr_pwready
  input  m32_axi_wready;

  // value method fpga_wr_wvalid
  output m32_axi_wvalid;

  // value method fpga_wr_wdata
  output [511 : 0] m32_axi_wdata;

  // value method fpga_wr_wstrb
  output [63 : 0] m32_axi_wstrb;

  // value method fpga_wr_wlast
  output m32_axi_wlast;

  // value method fpga_wr_wuser

  // action method fpga_wr_pbvalid
  input  m32_axi_bvalid;

  // value method fpga_wr_bready
  output m32_axi_bready;

  // action method fpga_wr_bin
  input  [1 : 0] m32_axi_bresp;
  input  m32_axi_bid;

  // value method interrupt_write
  output IRQ_write;

  // value method interrupt_read
  output IRQ_read;

  // signals for module outputs
  wire [511 : 0] m32_axi_wdata;
  wire [255 : 0] m64_axi_wdata;
  wire [63 : 0] S_AXI_rdata,
		m32_axi_araddr,
		m32_axi_awaddr,
		m32_axi_wstrb,
		m64_axi_araddr,
		m64_axi_awaddr;
  wire [31 : 0] m64_axi_wstrb;
  wire [7 : 0] m32_axi_arlen, m32_axi_awlen, m64_axi_arlen, m64_axi_awlen;
  wire [3 : 0] m32_axi_arcache,
	       m32_axi_arqos,
	       m32_axi_arregion,
	       m32_axi_awcache,
	       m32_axi_awqos,
	       m32_axi_awregion,
	       m64_axi_arcache,
	       m64_axi_arqos,
	       m64_axi_arregion,
	       m64_axi_awcache,
	       m64_axi_awqos,
	       m64_axi_awregion;
  wire [2 : 0] m32_axi_arprot,
	       m32_axi_arsize,
	       m32_axi_awprot,
	       m32_axi_awsize,
	       m64_axi_arprot,
	       m64_axi_arsize,
	       m64_axi_awprot,
	       m64_axi_awsize;
  wire [1 : 0] S_AXI_bresp,
	       S_AXI_rresp,
	       m32_axi_arburst,
	       m32_axi_awburst,
	       m64_axi_arburst,
	       m64_axi_awburst;
  wire IRQ_read,
       IRQ_write,
       S_AXI_arready,
       S_AXI_awready,
       S_AXI_bvalid,
       S_AXI_rvalid,
       S_AXI_wready,
       m32_axi_arid,
       m32_axi_arlock,
       m32_axi_arvalid,
       m32_axi_awid,
       m32_axi_awlock,
       m32_axi_awvalid,
       m32_axi_bready,
       m32_axi_rready,
       m32_axi_wlast,
       m32_axi_wvalid,
       m64_axi_arid,
       m64_axi_arlock,
       m64_axi_arvalid,
       m64_axi_awid,
       m64_axi_awlock,
       m64_axi_awvalid,
       m64_axi_bready,
       m64_axi_rready,
       m64_axi_wlast,
       m64_axi_wvalid;

  // inlined wires
  reg [3 : 0] blueDMA_readChannel_fromMaster_master_rd_warcache$wget,
	      blueDMA_readChannel_toMaster_master_wr_wawcache$wget,
	      blueDMA_writeChannel_fromMaster_master_rd_warcache$wget,
	      blueDMA_writeChannel_toMaster_master_wr_wawcache$wget;
  wire [1023 : 0] blueDMA_readChannel_byteAlignerFrom_buffer$port0__write_1,
		  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read,
		  blueDMA_readChannel_byteAlignerFrom_buffer$port1__write_1,
		  blueDMA_readChannel_byteAlignerFrom_buffer$port2__read,
		  blueDMA_writeChannel_byteAlignerTo_buffer$port0__write_1,
		  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read,
		  blueDMA_writeChannel_byteAlignerTo_buffer$port1__write_1,
		  blueDMA_writeChannel_byteAlignerTo_buffer$port2__read;
  wire [767 : 0] blueDMA_readChannel_mimo_impl_buffer$port0__write_1,
		 blueDMA_readChannel_mimo_impl_buffer$port1__read,
		 blueDMA_readChannel_mimo_impl_buffer$port1__write_1,
		 blueDMA_readChannel_mimo_impl_buffer$port2__read,
		 blueDMA_writeChannel_mimo_impl_buffer$port0__write_1,
		 blueDMA_writeChannel_mimo_impl_buffer$port1__read,
		 blueDMA_writeChannel_mimo_impl_buffer$port1__write_1,
		 blueDMA_writeChannel_mimo_impl_buffer$port2__read;
  wire [515 : 0] blueDMA_readChannel_fromMaster_master_rd_rinpkg$wget;
  wire [511 : 0] blueDMA_readChannel_byteAlignerTo_buffer$port0__write_1,
		 blueDMA_readChannel_byteAlignerTo_buffer$port1__read,
		 blueDMA_readChannel_byteAlignerTo_buffer$port1__write_1,
		 blueDMA_readChannel_byteAlignerTo_buffer$port2__read,
		 blueDMA_writeChannel_byteAlignerFrom_buffer$port0__write_1,
		 blueDMA_writeChannel_byteAlignerFrom_buffer$port1__read,
		 blueDMA_writeChannel_byteAlignerFrom_buffer$port1__write_1,
		 blueDMA_writeChannel_byteAlignerFrom_buffer$port2__read;
  wire [259 : 0] blueDMA_writeChannel_fromMaster_master_rd_rinpkg$wget;
  wire [72 : 0] blueDMA_s_config_writeSlave_dataIn_rv$port0__write_1,
		blueDMA_s_config_writeSlave_dataIn_rv$port1__read,
		blueDMA_s_config_writeSlave_dataIn_rv$port2__read;
  wire [67 : 0] blueDMA_s_config_writeSlave_addrIn_rv$port0__write_1,
		blueDMA_s_config_writeSlave_addrIn_rv$port1__read,
		blueDMA_s_config_writeSlave_addrIn_rv$port2__read;
  wire [31 : 0] blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1,
		blueDMA_readChannel_mimo_impl_totalWordCounterIn$port2__read,
		blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1,
		blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port2__read;
  wire [7 : 0] blueDMA_readChannel_mimo_impl_wordInCntr$port0__write_1,
	       blueDMA_readChannel_mimo_impl_wordInCntr$port1__write_1,
	       blueDMA_readChannel_mimo_impl_wordInCntr$port2__read,
	       blueDMA_writeChannel_mimo_impl_wordInCntr$port0__write_1,
	       blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1,
	       blueDMA_writeChannel_mimo_impl_wordInCntr$port2__read;
  wire [6 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1,
	       blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port1__write_1,
	       blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port2__read,
	       blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1,
	       blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port1__write_1,
	       blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port2__read;
  wire [5 : 0] blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1,
	       blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port1__write_1,
	       blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port2__read,
	       blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1,
	       blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port1__write_1,
	       blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port2__read;
  wire [2 : 0] blueDMA_readChannel_toMaster_master_wr_rinpkg$wget,
	       blueDMA_writeChannel_toMaster_master_wr_rinpkg$wget;
  wire blueDMA_readChannel_byteAlignerFrom_buffer$EN_port0__write,
       blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$EN_port0__write,
       blueDMA_readChannel_byteAlignerFrom_fetchedDatum$EN_port0__write,
       blueDMA_readChannel_byteAlignerFrom_fetchedDatum$port1__read,
       blueDMA_readChannel_byteAlignerFrom_fetchedDatum$port2__read,
       blueDMA_readChannel_byteAlignerTo_buffer$EN_port0__write,
       blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$EN_port0__write,
       blueDMA_readChannel_byteAlignerTo_fetchedDatum$EN_port0__write,
       blueDMA_readChannel_byteAlignerTo_fetchedDatum$port1__read,
       blueDMA_readChannel_byteAlignerTo_fetchedDatum$port2__read,
       blueDMA_readChannel_mimo_impl_totalWordCounterIn$EN_port1__write,
       blueDMA_readChannel_mimo_impl_wordInCntr$EN_port1__write,
       blueDMA_s_config_readIsHandled$whas,
       blueDMA_s_config_writeIsHandled$whas,
       blueDMA_s_config_writeSlave_addrIn_rv$EN_port0__write,
       blueDMA_s_config_writeSlave_addrIn_rv$EN_port1__write,
       blueDMA_s_config_writeSlave_dataIn_rv$EN_port0__write,
       blueDMA_s_config_writeSlave_dataIn_rv$EN_port1__write,
       blueDMA_writeChannel_byteAlignerFrom_buffer$EN_port0__write,
       blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$EN_port0__write,
       blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$EN_port0__write,
       blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$port1__read,
       blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$port2__read,
       blueDMA_writeChannel_byteAlignerTo_buffer$EN_port0__write,
       blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$EN_port0__write,
       blueDMA_writeChannel_byteAlignerTo_fetchedDatum$EN_port0__write,
       blueDMA_writeChannel_byteAlignerTo_fetchedDatum$port1__read,
       blueDMA_writeChannel_byteAlignerTo_fetchedDatum$port2__read,
       blueDMA_writeChannel_mimo_impl_totalWordCounterIn$EN_port1__write,
       blueDMA_writeChannel_mimo_impl_wordInCntr$EN_port1__write;

  // register blueDMA_fpga_addr
  reg [63 : 0] blueDMA_fpga_addr;
  wire [63 : 0] blueDMA_fpga_addr$D_IN;
  wire blueDMA_fpga_addr$EN;

  // register blueDMA_host_addr
  reg [63 : 0] blueDMA_host_addr;
  wire [63 : 0] blueDMA_host_addr$D_IN;
  wire blueDMA_host_addr$EN;

  // register blueDMA_id
  reg [63 : 0] blueDMA_id;
  wire [63 : 0] blueDMA_id$D_IN;
  wire blueDMA_id$EN;

  // register blueDMA_readChannel_byteAlignerFrom_addr_1_alignment
  reg blueDMA_readChannel_byteAlignerFrom_addr_1_alignment;
  wire blueDMA_readChannel_byteAlignerFrom_addr_1_alignment$D_IN,
       blueDMA_readChannel_byteAlignerFrom_addr_1_alignment$EN;

  // register blueDMA_readChannel_byteAlignerFrom_alignment_after
  reg blueDMA_readChannel_byteAlignerFrom_alignment_after;
  wire blueDMA_readChannel_byteAlignerFrom_alignment_after$D_IN,
       blueDMA_readChannel_byteAlignerFrom_alignment_after$EN;

  // register blueDMA_readChannel_byteAlignerFrom_alignment_initial
  reg blueDMA_readChannel_byteAlignerFrom_alignment_initial;
  wire blueDMA_readChannel_byteAlignerFrom_alignment_initial$D_IN,
       blueDMA_readChannel_byteAlignerFrom_alignment_initial$EN;

  // register blueDMA_readChannel_byteAlignerFrom_buffer
  reg [1023 : 0] blueDMA_readChannel_byteAlignerFrom_buffer;
  wire [1023 : 0] blueDMA_readChannel_byteAlignerFrom_buffer$D_IN;
  wire blueDMA_readChannel_byteAlignerFrom_buffer$EN;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_in
  reg [31 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_in;
  wire [31 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_in$D_IN;
  wire blueDMA_readChannel_byteAlignerFrom_bytes_in$EN;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer
  reg [6 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer;
  wire [6 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$D_IN;
  wire blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$EN;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_out
  reg [31 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_out;
  reg [31 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_out$D_IN;
  wire blueDMA_readChannel_byteAlignerFrom_bytes_out$EN;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_out_needed
  reg [6 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_out_needed;
  wire [6 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$D_IN;
  wire blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$EN;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_total
  reg [31 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_total;
  wire [31 : 0] blueDMA_readChannel_byteAlignerFrom_bytes_total$D_IN;
  wire blueDMA_readChannel_byteAlignerFrom_bytes_total$EN;

  // register blueDMA_readChannel_byteAlignerFrom_fetchedDatum
  reg blueDMA_readChannel_byteAlignerFrom_fetchedDatum;
  wire blueDMA_readChannel_byteAlignerFrom_fetchedDatum$D_IN,
       blueDMA_readChannel_byteAlignerFrom_fetchedDatum$EN;

  // register blueDMA_readChannel_byteAlignerTo_buffer
  reg [511 : 0] blueDMA_readChannel_byteAlignerTo_buffer;
  wire [511 : 0] blueDMA_readChannel_byteAlignerTo_buffer$D_IN;
  wire blueDMA_readChannel_byteAlignerTo_buffer$EN;

  // register blueDMA_readChannel_byteAlignerTo_bytes_in
  reg [31 : 0] blueDMA_readChannel_byteAlignerTo_bytes_in;
  wire [31 : 0] blueDMA_readChannel_byteAlignerTo_bytes_in$D_IN;
  wire blueDMA_readChannel_byteAlignerTo_bytes_in$EN;

  // register blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer
  reg [5 : 0] blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer;
  wire [5 : 0] blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$D_IN;
  wire blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$EN;

  // register blueDMA_readChannel_byteAlignerTo_bytes_out
  reg [31 : 0] blueDMA_readChannel_byteAlignerTo_bytes_out;
  reg [31 : 0] blueDMA_readChannel_byteAlignerTo_bytes_out$D_IN;
  wire blueDMA_readChannel_byteAlignerTo_bytes_out$EN;

  // register blueDMA_readChannel_byteAlignerTo_bytes_out_needed
  reg [5 : 0] blueDMA_readChannel_byteAlignerTo_bytes_out_needed;
  wire [5 : 0] blueDMA_readChannel_byteAlignerTo_bytes_out_needed$D_IN;
  wire blueDMA_readChannel_byteAlignerTo_bytes_out_needed$EN;

  // register blueDMA_readChannel_byteAlignerTo_bytes_total
  reg [31 : 0] blueDMA_readChannel_byteAlignerTo_bytes_total;
  wire [31 : 0] blueDMA_readChannel_byteAlignerTo_bytes_total$D_IN;
  wire blueDMA_readChannel_byteAlignerTo_bytes_total$EN;

  // register blueDMA_readChannel_byteAlignerTo_fetchedDatum
  reg blueDMA_readChannel_byteAlignerTo_fetchedDatum;
  wire blueDMA_readChannel_byteAlignerTo_fetchedDatum$D_IN,
       blueDMA_readChannel_byteAlignerTo_fetchedDatum$EN;

  // register blueDMA_readChannel_cycleCounter
  reg [31 : 0] blueDMA_readChannel_cycleCounter;
  wire [31 : 0] blueDMA_readChannel_cycleCounter$D_IN;
  wire blueDMA_readChannel_cycleCounter$EN;

  // register blueDMA_readChannel_doneInterruptReg
  reg blueDMA_readChannel_doneInterruptReg;
  wire blueDMA_readChannel_doneInterruptReg$D_IN,
       blueDMA_readChannel_doneInterruptReg$EN;

  // register blueDMA_readChannel_fromLastCycle
  reg blueDMA_readChannel_fromLastCycle;
  wire blueDMA_readChannel_fromLastCycle$D_IN,
       blueDMA_readChannel_fromLastCycle$EN;

  // register blueDMA_readChannel_fromMaster_task_data_output_reg
  reg [44 : 0] blueDMA_readChannel_fromMaster_task_data_output_reg;
  wire [44 : 0] blueDMA_readChannel_fromMaster_task_data_output_reg$D_IN;
  wire blueDMA_readChannel_fromMaster_task_data_output_reg$EN;

  // register blueDMA_readChannel_fromMaster_task_data_requests_reg
  reg [112 : 0] blueDMA_readChannel_fromMaster_task_data_requests_reg;
  wire [112 : 0] blueDMA_readChannel_fromMaster_task_data_requests_reg$D_IN;
  wire blueDMA_readChannel_fromMaster_task_data_requests_reg$EN;

  // register blueDMA_readChannel_mimo_impl_buffer
  reg [767 : 0] blueDMA_readChannel_mimo_impl_buffer;
  wire [767 : 0] blueDMA_readChannel_mimo_impl_buffer$D_IN;
  wire blueDMA_readChannel_mimo_impl_buffer$EN;

  // register blueDMA_readChannel_mimo_impl_firstWordOffset_out_r
  reg blueDMA_readChannel_mimo_impl_firstWordOffset_out_r;
  wire blueDMA_readChannel_mimo_impl_firstWordOffset_out_r$D_IN,
       blueDMA_readChannel_mimo_impl_firstWordOffset_out_r$EN;

  // register blueDMA_readChannel_mimo_impl_firstWordOffset_out_val
  reg blueDMA_readChannel_mimo_impl_firstWordOffset_out_val;
  wire blueDMA_readChannel_mimo_impl_firstWordOffset_out_val$D_IN,
       blueDMA_readChannel_mimo_impl_firstWordOffset_out_val$EN;

  // register blueDMA_readChannel_mimo_impl_hasWordsIn
  reg blueDMA_readChannel_mimo_impl_hasWordsIn;
  wire blueDMA_readChannel_mimo_impl_hasWordsIn$D_IN,
       blueDMA_readChannel_mimo_impl_hasWordsIn$EN;

  // register blueDMA_readChannel_mimo_impl_hasWordsOut
  reg blueDMA_readChannel_mimo_impl_hasWordsOut;
  wire blueDMA_readChannel_mimo_impl_hasWordsOut$D_IN,
       blueDMA_readChannel_mimo_impl_hasWordsOut$EN;

  // register blueDMA_readChannel_mimo_impl_totalWordCounterIn
  reg [31 : 0] blueDMA_readChannel_mimo_impl_totalWordCounterIn;
  wire [31 : 0] blueDMA_readChannel_mimo_impl_totalWordCounterIn$D_IN;
  wire blueDMA_readChannel_mimo_impl_totalWordCounterIn$EN;

  // register blueDMA_readChannel_mimo_impl_totalWordCounterOut
  reg [31 : 0] blueDMA_readChannel_mimo_impl_totalWordCounterOut;
  wire [31 : 0] blueDMA_readChannel_mimo_impl_totalWordCounterOut$D_IN;
  wire blueDMA_readChannel_mimo_impl_totalWordCounterOut$EN;

  // register blueDMA_readChannel_mimo_impl_wordInCntr
  reg [7 : 0] blueDMA_readChannel_mimo_impl_wordInCntr;
  wire [7 : 0] blueDMA_readChannel_mimo_impl_wordInCntr$D_IN;
  wire blueDMA_readChannel_mimo_impl_wordInCntr$EN;

  // register blueDMA_readChannel_opInProgress
  reg blueDMA_readChannel_opInProgress;
  wire blueDMA_readChannel_opInProgress$D_IN,
       blueDMA_readChannel_opInProgress$EN;

  // register blueDMA_readChannel_perf_cycleCounterCur
  reg [31 : 0] blueDMA_readChannel_perf_cycleCounterCur;
  wire [31 : 0] blueDMA_readChannel_perf_cycleCounterCur$D_IN;
  wire blueDMA_readChannel_perf_cycleCounterCur$EN;

  // register blueDMA_readChannel_perf_cycleCounterCurStart
  reg [31 : 0] blueDMA_readChannel_perf_cycleCounterCurStart;
  wire [31 : 0] blueDMA_readChannel_perf_cycleCounterCurStart$D_IN;
  wire blueDMA_readChannel_perf_cycleCounterCurStart$EN;

  // register blueDMA_readChannel_perf_cycleCounterInterval
  reg [31 : 0] blueDMA_readChannel_perf_cycleCounterInterval;
  wire [31 : 0] blueDMA_readChannel_perf_cycleCounterInterval$D_IN;
  wire blueDMA_readChannel_perf_cycleCounterInterval$EN;

  // register blueDMA_readChannel_perf_cycleCounterIntervalStart
  reg [31 : 0] blueDMA_readChannel_perf_cycleCounterIntervalStart;
  wire [31 : 0] blueDMA_readChannel_perf_cycleCounterIntervalStart$D_IN;
  wire blueDMA_readChannel_perf_cycleCounterIntervalStart$EN;

  // register blueDMA_readChannel_perf_intervalCounter
  reg [11 : 0] blueDMA_readChannel_perf_intervalCounter;
  wire [11 : 0] blueDMA_readChannel_perf_intervalCounter$D_IN;
  wire blueDMA_readChannel_perf_intervalCounter$EN;

  // register blueDMA_readChannel_perf_intervalSet
  reg [11 : 0] blueDMA_readChannel_perf_intervalSet;
  wire [11 : 0] blueDMA_readChannel_perf_intervalSet$D_IN;
  wire blueDMA_readChannel_perf_intervalSet$EN;

  // register blueDMA_readChannel_toLastCycle
  reg blueDMA_readChannel_toLastCycle;
  wire blueDMA_readChannel_toLastCycle$D_IN,
       blueDMA_readChannel_toLastCycle$EN;

  // register blueDMA_readChannel_toMaster_beatsThisRequestCntr
  reg [7 : 0] blueDMA_readChannel_toMaster_beatsThisRequestCntr;
  wire [7 : 0] blueDMA_readChannel_toMaster_beatsThisRequestCntr$D_IN;
  wire blueDMA_readChannel_toMaster_beatsThisRequestCntr$EN;

  // register blueDMA_readChannel_toMaster_outstanding_writes
  reg [7 : 0] blueDMA_readChannel_toMaster_outstanding_writes;
  wire [7 : 0] blueDMA_readChannel_toMaster_outstanding_writes$D_IN;
  wire blueDMA_readChannel_toMaster_outstanding_writes$EN;

  // register blueDMA_readChannel_toMaster_task_data_output_reg
  reg [42 : 0] blueDMA_readChannel_toMaster_task_data_output_reg;
  wire [42 : 0] blueDMA_readChannel_toMaster_task_data_output_reg$D_IN;
  wire blueDMA_readChannel_toMaster_task_data_output_reg$EN;

  // register blueDMA_readChannel_toMaster_task_data_requests_reg
  reg [113 : 0] blueDMA_readChannel_toMaster_task_data_requests_reg;
  wire [113 : 0] blueDMA_readChannel_toMaster_task_data_requests_reg$D_IN;
  wire blueDMA_readChannel_toMaster_task_data_requests_reg$EN;

  // register blueDMA_readChannel_total_requests_reg
  reg [31 : 0] blueDMA_readChannel_total_requests_reg;
  wire [31 : 0] blueDMA_readChannel_total_requests_reg$D_IN;
  wire blueDMA_readChannel_total_requests_reg$EN;

  // register blueDMA_s_config_readBusy
  reg blueDMA_s_config_readBusy;
  wire blueDMA_s_config_readBusy$D_IN, blueDMA_s_config_readBusy$EN;

  // register blueDMA_s_config_writeBusy
  reg blueDMA_s_config_writeBusy;
  wire blueDMA_s_config_writeBusy$D_IN, blueDMA_s_config_writeBusy$EN;

  // register blueDMA_s_config_writeSlave_addrIn_rv
  reg [67 : 0] blueDMA_s_config_writeSlave_addrIn_rv;
  wire [67 : 0] blueDMA_s_config_writeSlave_addrIn_rv$D_IN;
  wire blueDMA_s_config_writeSlave_addrIn_rv$EN;

  // register blueDMA_s_config_writeSlave_dataIn_rv
  reg [72 : 0] blueDMA_s_config_writeSlave_dataIn_rv;
  wire [72 : 0] blueDMA_s_config_writeSlave_dataIn_rv$D_IN;
  wire blueDMA_s_config_writeSlave_dataIn_rv$EN;

  // register blueDMA_transfer_length
  reg [63 : 0] blueDMA_transfer_length;
  wire [63 : 0] blueDMA_transfer_length$D_IN;
  wire blueDMA_transfer_length$EN;

  // register blueDMA_writeChannel_byteAlignerFrom_buffer
  reg [511 : 0] blueDMA_writeChannel_byteAlignerFrom_buffer;
  wire [511 : 0] blueDMA_writeChannel_byteAlignerFrom_buffer$D_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_buffer$EN;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_in
  reg [31 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_in;
  wire [31 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_in$D_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_bytes_in$EN;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer
  reg [5 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer;
  wire [5 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$D_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$EN;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_out
  reg [31 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_out;
  reg [31 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_out$D_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_bytes_out$EN;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed
  reg [5 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed;
  wire [5 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$D_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$EN;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_total
  reg [31 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_total;
  wire [31 : 0] blueDMA_writeChannel_byteAlignerFrom_bytes_total$D_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_bytes_total$EN;

  // register blueDMA_writeChannel_byteAlignerFrom_fetchedDatum
  reg blueDMA_writeChannel_byteAlignerFrom_fetchedDatum;
  wire blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$D_IN,
       blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$EN;

  // register blueDMA_writeChannel_byteAlignerTo_addr_1_alignment
  reg blueDMA_writeChannel_byteAlignerTo_addr_1_alignment;
  wire blueDMA_writeChannel_byteAlignerTo_addr_1_alignment$D_IN,
       blueDMA_writeChannel_byteAlignerTo_addr_1_alignment$EN;

  // register blueDMA_writeChannel_byteAlignerTo_alignment_after
  reg blueDMA_writeChannel_byteAlignerTo_alignment_after;
  wire blueDMA_writeChannel_byteAlignerTo_alignment_after$D_IN,
       blueDMA_writeChannel_byteAlignerTo_alignment_after$EN;

  // register blueDMA_writeChannel_byteAlignerTo_alignment_initial
  reg blueDMA_writeChannel_byteAlignerTo_alignment_initial;
  wire blueDMA_writeChannel_byteAlignerTo_alignment_initial$D_IN,
       blueDMA_writeChannel_byteAlignerTo_alignment_initial$EN;

  // register blueDMA_writeChannel_byteAlignerTo_buffer
  reg [1023 : 0] blueDMA_writeChannel_byteAlignerTo_buffer;
  wire [1023 : 0] blueDMA_writeChannel_byteAlignerTo_buffer$D_IN;
  wire blueDMA_writeChannel_byteAlignerTo_buffer$EN;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_in
  reg [31 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_in;
  wire [31 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_in$D_IN;
  wire blueDMA_writeChannel_byteAlignerTo_bytes_in$EN;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer
  reg [6 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer;
  wire [6 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$D_IN;
  wire blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$EN;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_out
  reg [31 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_out;
  reg [31 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_out$D_IN;
  wire blueDMA_writeChannel_byteAlignerTo_bytes_out$EN;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_out_needed
  reg [6 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_out_needed;
  wire [6 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$D_IN;
  wire blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$EN;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_total
  reg [31 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_total;
  wire [31 : 0] blueDMA_writeChannel_byteAlignerTo_bytes_total$D_IN;
  wire blueDMA_writeChannel_byteAlignerTo_bytes_total$EN;

  // register blueDMA_writeChannel_byteAlignerTo_fetchedDatum
  reg blueDMA_writeChannel_byteAlignerTo_fetchedDatum;
  wire blueDMA_writeChannel_byteAlignerTo_fetchedDatum$D_IN,
       blueDMA_writeChannel_byteAlignerTo_fetchedDatum$EN;

  // register blueDMA_writeChannel_cycleCounter
  reg [31 : 0] blueDMA_writeChannel_cycleCounter;
  wire [31 : 0] blueDMA_writeChannel_cycleCounter$D_IN;
  wire blueDMA_writeChannel_cycleCounter$EN;

  // register blueDMA_writeChannel_doneInterruptReg
  reg blueDMA_writeChannel_doneInterruptReg;
  wire blueDMA_writeChannel_doneInterruptReg$D_IN,
       blueDMA_writeChannel_doneInterruptReg$EN;

  // register blueDMA_writeChannel_fromLastCycle
  reg blueDMA_writeChannel_fromLastCycle;
  wire blueDMA_writeChannel_fromLastCycle$D_IN,
       blueDMA_writeChannel_fromLastCycle$EN;

  // register blueDMA_writeChannel_fromMaster_task_data_output_reg
  reg [42 : 0] blueDMA_writeChannel_fromMaster_task_data_output_reg;
  wire [42 : 0] blueDMA_writeChannel_fromMaster_task_data_output_reg$D_IN;
  wire blueDMA_writeChannel_fromMaster_task_data_output_reg$EN;

  // register blueDMA_writeChannel_fromMaster_task_data_requests_reg
  reg [113 : 0] blueDMA_writeChannel_fromMaster_task_data_requests_reg;
  wire [113 : 0] blueDMA_writeChannel_fromMaster_task_data_requests_reg$D_IN;
  wire blueDMA_writeChannel_fromMaster_task_data_requests_reg$EN;

  // register blueDMA_writeChannel_mimo_impl_buffer
  reg [767 : 0] blueDMA_writeChannel_mimo_impl_buffer;
  wire [767 : 0] blueDMA_writeChannel_mimo_impl_buffer$D_IN;
  wire blueDMA_writeChannel_mimo_impl_buffer$EN;

  // register blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r
  reg blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r;
  wire blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r$D_IN,
       blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r$EN;

  // register blueDMA_writeChannel_mimo_impl_hasWordsIn
  reg blueDMA_writeChannel_mimo_impl_hasWordsIn;
  wire blueDMA_writeChannel_mimo_impl_hasWordsIn$D_IN,
       blueDMA_writeChannel_mimo_impl_hasWordsIn$EN;

  // register blueDMA_writeChannel_mimo_impl_hasWordsOut
  reg blueDMA_writeChannel_mimo_impl_hasWordsOut;
  wire blueDMA_writeChannel_mimo_impl_hasWordsOut$D_IN,
       blueDMA_writeChannel_mimo_impl_hasWordsOut$EN;

  // register blueDMA_writeChannel_mimo_impl_totalWordCounterIn
  reg [31 : 0] blueDMA_writeChannel_mimo_impl_totalWordCounterIn;
  wire [31 : 0] blueDMA_writeChannel_mimo_impl_totalWordCounterIn$D_IN;
  wire blueDMA_writeChannel_mimo_impl_totalWordCounterIn$EN;

  // register blueDMA_writeChannel_mimo_impl_totalWordCounterOut
  reg [31 : 0] blueDMA_writeChannel_mimo_impl_totalWordCounterOut;
  wire [31 : 0] blueDMA_writeChannel_mimo_impl_totalWordCounterOut$D_IN;
  wire blueDMA_writeChannel_mimo_impl_totalWordCounterOut$EN;

  // register blueDMA_writeChannel_mimo_impl_wordInCntr
  reg [7 : 0] blueDMA_writeChannel_mimo_impl_wordInCntr;
  wire [7 : 0] blueDMA_writeChannel_mimo_impl_wordInCntr$D_IN;
  wire blueDMA_writeChannel_mimo_impl_wordInCntr$EN;

  // register blueDMA_writeChannel_opInProgress
  reg blueDMA_writeChannel_opInProgress;
  wire blueDMA_writeChannel_opInProgress$D_IN,
       blueDMA_writeChannel_opInProgress$EN;

  // register blueDMA_writeChannel_perf_cycleCounterCur
  reg [31 : 0] blueDMA_writeChannel_perf_cycleCounterCur;
  wire [31 : 0] blueDMA_writeChannel_perf_cycleCounterCur$D_IN;
  wire blueDMA_writeChannel_perf_cycleCounterCur$EN;

  // register blueDMA_writeChannel_perf_cycleCounterCurStart
  reg [31 : 0] blueDMA_writeChannel_perf_cycleCounterCurStart;
  wire [31 : 0] blueDMA_writeChannel_perf_cycleCounterCurStart$D_IN;
  wire blueDMA_writeChannel_perf_cycleCounterCurStart$EN;

  // register blueDMA_writeChannel_perf_cycleCounterInterval
  reg [31 : 0] blueDMA_writeChannel_perf_cycleCounterInterval;
  wire [31 : 0] blueDMA_writeChannel_perf_cycleCounterInterval$D_IN;
  wire blueDMA_writeChannel_perf_cycleCounterInterval$EN;

  // register blueDMA_writeChannel_perf_cycleCounterIntervalStart
  reg [31 : 0] blueDMA_writeChannel_perf_cycleCounterIntervalStart;
  wire [31 : 0] blueDMA_writeChannel_perf_cycleCounterIntervalStart$D_IN;
  wire blueDMA_writeChannel_perf_cycleCounterIntervalStart$EN;

  // register blueDMA_writeChannel_perf_intervalCounter
  reg [11 : 0] blueDMA_writeChannel_perf_intervalCounter;
  wire [11 : 0] blueDMA_writeChannel_perf_intervalCounter$D_IN;
  wire blueDMA_writeChannel_perf_intervalCounter$EN;

  // register blueDMA_writeChannel_perf_intervalSet
  reg [11 : 0] blueDMA_writeChannel_perf_intervalSet;
  wire [11 : 0] blueDMA_writeChannel_perf_intervalSet$D_IN;
  wire blueDMA_writeChannel_perf_intervalSet$EN;

  // register blueDMA_writeChannel_toLastCycle
  reg blueDMA_writeChannel_toLastCycle;
  wire blueDMA_writeChannel_toLastCycle$D_IN,
       blueDMA_writeChannel_toLastCycle$EN;

  // register blueDMA_writeChannel_toMaster_beatsThisRequestCntr
  reg [7 : 0] blueDMA_writeChannel_toMaster_beatsThisRequestCntr;
  wire [7 : 0] blueDMA_writeChannel_toMaster_beatsThisRequestCntr$D_IN;
  wire blueDMA_writeChannel_toMaster_beatsThisRequestCntr$EN;

  // register blueDMA_writeChannel_toMaster_outstanding_writes
  reg [7 : 0] blueDMA_writeChannel_toMaster_outstanding_writes;
  wire [7 : 0] blueDMA_writeChannel_toMaster_outstanding_writes$D_IN;
  wire blueDMA_writeChannel_toMaster_outstanding_writes$EN;

  // register blueDMA_writeChannel_toMaster_task_data_output_reg
  reg [44 : 0] blueDMA_writeChannel_toMaster_task_data_output_reg;
  wire [44 : 0] blueDMA_writeChannel_toMaster_task_data_output_reg$D_IN;
  wire blueDMA_writeChannel_toMaster_task_data_output_reg$EN;

  // register blueDMA_writeChannel_toMaster_task_data_requests_reg
  reg [112 : 0] blueDMA_writeChannel_toMaster_task_data_requests_reg;
  wire [112 : 0] blueDMA_writeChannel_toMaster_task_data_requests_reg$D_IN;
  wire blueDMA_writeChannel_toMaster_task_data_requests_reg$EN;

  // register blueDMA_writeChannel_total_requests_reg
  reg [31 : 0] blueDMA_writeChannel_total_requests_reg;
  wire [31 : 0] blueDMA_writeChannel_total_requests_reg$D_IN;
  wire blueDMA_writeChannel_total_requests_reg$EN;

  // ports of submodule blueDMA_cmdsIn
  wire blueDMA_cmdsIn$CLR,
       blueDMA_cmdsIn$DEQ,
       blueDMA_cmdsIn$D_IN,
       blueDMA_cmdsIn$D_OUT,
       blueDMA_cmdsIn$EMPTY_N,
       blueDMA_cmdsIn$ENQ,
       blueDMA_cmdsIn$FULL_N;

  // ports of submodule blueDMA_readChannel_byteAlignerFrom_addr_ff
  wire [159 : 0] blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT,
		 blueDMA_readChannel_byteAlignerFrom_addr_ff$sD_IN;
  wire blueDMA_readChannel_byteAlignerFrom_addr_ff$dDEQ,
       blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N,
       blueDMA_readChannel_byteAlignerFrom_addr_ff$sENQ;

  // ports of submodule blueDMA_readChannel_byteAlignerFrom_incoming
  wire [511 : 0] blueDMA_readChannel_byteAlignerFrom_incoming$D_IN,
		 blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT;
  wire blueDMA_readChannel_byteAlignerFrom_incoming$CLR,
       blueDMA_readChannel_byteAlignerFrom_incoming$DEQ,
       blueDMA_readChannel_byteAlignerFrom_incoming$EMPTY_N,
       blueDMA_readChannel_byteAlignerFrom_incoming$ENQ;

  // ports of submodule blueDMA_readChannel_byteAlignerFrom_outgoing
  wire [511 : 0] blueDMA_readChannel_byteAlignerFrom_outgoing$D_IN;
  wire blueDMA_readChannel_byteAlignerFrom_outgoing$CLR,
       blueDMA_readChannel_byteAlignerFrom_outgoing$DEQ,
       blueDMA_readChannel_byteAlignerFrom_outgoing$ENQ,
       blueDMA_readChannel_byteAlignerFrom_outgoing$FULL_N;

  // ports of submodule blueDMA_readChannel_byteAlignerTo_addr_ff
  wire [159 : 0] blueDMA_readChannel_byteAlignerTo_addr_ff$dD_OUT,
		 blueDMA_readChannel_byteAlignerTo_addr_ff$sD_IN;
  wire blueDMA_readChannel_byteAlignerTo_addr_ff$dDEQ,
       blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N,
       blueDMA_readChannel_byteAlignerTo_addr_ff$sENQ;

  // ports of submodule blueDMA_readChannel_byteAlignerTo_incoming
  wire [255 : 0] blueDMA_readChannel_byteAlignerTo_incoming$D_IN,
		 blueDMA_readChannel_byteAlignerTo_incoming$D_OUT;
  wire blueDMA_readChannel_byteAlignerTo_incoming$CLR,
       blueDMA_readChannel_byteAlignerTo_incoming$DEQ,
       blueDMA_readChannel_byteAlignerTo_incoming$EMPTY_N,
       blueDMA_readChannel_byteAlignerTo_incoming$ENQ;

  // ports of submodule blueDMA_readChannel_byteAlignerTo_outgoing
  wire [255 : 0] blueDMA_readChannel_byteAlignerTo_outgoing$D_IN;
  wire blueDMA_readChannel_byteAlignerTo_outgoing$CLR,
       blueDMA_readChannel_byteAlignerTo_outgoing$DEQ,
       blueDMA_readChannel_byteAlignerTo_outgoing$ENQ,
       blueDMA_readChannel_byteAlignerTo_outgoing$FULL_N;

  // ports of submodule blueDMA_readChannel_clockConverter_fifo
  wire [511 : 0] blueDMA_readChannel_clockConverter_fifo$dD_OUT,
		 blueDMA_readChannel_clockConverter_fifo$sD_IN;
  wire blueDMA_readChannel_clockConverter_fifo$dDEQ,
       blueDMA_readChannel_clockConverter_fifo$dEMPTY_N,
       blueDMA_readChannel_clockConverter_fifo$sENQ,
       blueDMA_readChannel_clockConverter_fifo$sFULL_N;

  // ports of submodule blueDMA_readChannel_cmdIn
  wire [159 : 0] blueDMA_readChannel_cmdIn$D_IN,
		 blueDMA_readChannel_cmdIn$D_OUT;
  wire blueDMA_readChannel_cmdIn$CLR,
       blueDMA_readChannel_cmdIn$DEQ,
       blueDMA_readChannel_cmdIn$EMPTY_N,
       blueDMA_readChannel_cmdIn$ENQ,
       blueDMA_readChannel_cmdIn$FULL_N;

  // ports of submodule blueDMA_readChannel_fromDone
  wire blueDMA_readChannel_fromDone$dDEQ,
       blueDMA_readChannel_fromDone$dEMPTY_N,
       blueDMA_readChannel_fromDone$sD_IN,
       blueDMA_readChannel_fromDone$sENQ,
       blueDMA_readChannel_fromDone$sFULL_N;

  // ports of submodule blueDMA_readChannel_fromMasterReq_ff
  wire [99 : 0] blueDMA_readChannel_fromMasterReq_ff$dD_OUT,
		blueDMA_readChannel_fromMasterReq_ff$sD_IN;
  wire blueDMA_readChannel_fromMasterReq_ff$dDEQ,
       blueDMA_readChannel_fromMasterReq_ff$dEMPTY_N,
       blueDMA_readChannel_fromMasterReq_ff$sENQ,
       blueDMA_readChannel_fromMasterReq_ff$sFULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_master_rd_in
  wire [93 : 0] blueDMA_readChannel_fromMaster_master_rd_in$D_IN,
		blueDMA_readChannel_fromMaster_master_rd_in$D_OUT;
  wire blueDMA_readChannel_fromMaster_master_rd_in$CLR,
       blueDMA_readChannel_fromMaster_master_rd_in$DEQ,
       blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N,
       blueDMA_readChannel_fromMaster_master_rd_in$ENQ,
       blueDMA_readChannel_fromMaster_master_rd_in$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_master_rd_out
  wire [515 : 0] blueDMA_readChannel_fromMaster_master_rd_out$D_IN,
		 blueDMA_readChannel_fromMaster_master_rd_out$D_OUT;
  wire blueDMA_readChannel_fromMaster_master_rd_out$CLR,
       blueDMA_readChannel_fromMaster_master_rd_out$DEQ,
       blueDMA_readChannel_fromMaster_master_rd_out$EMPTY_N,
       blueDMA_readChannel_fromMaster_master_rd_out$ENQ,
       blueDMA_readChannel_fromMaster_master_rd_out$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_maxOutstandingFIFO
  wire blueDMA_readChannel_fromMaster_maxOutstandingFIFO$CLR,
       blueDMA_readChannel_fromMaster_maxOutstandingFIFO$DEQ,
       blueDMA_readChannel_fromMaster_maxOutstandingFIFO$D_IN,
       blueDMA_readChannel_fromMaster_maxOutstandingFIFO$EMPTY_N,
       blueDMA_readChannel_fromMaster_maxOutstandingFIFO$ENQ,
       blueDMA_readChannel_fromMaster_maxOutstandingFIFO$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_outgoingBuffer
  wire [511 : 0] blueDMA_readChannel_fromMaster_outgoingBuffer$D_IN,
		 blueDMA_readChannel_fromMaster_outgoingBuffer$D_OUT;
  wire blueDMA_readChannel_fromMaster_outgoingBuffer$CLR,
       blueDMA_readChannel_fromMaster_outgoingBuffer$DEQ,
       blueDMA_readChannel_fromMaster_outgoingBuffer$EMPTY_N,
       blueDMA_readChannel_fromMaster_outgoingBuffer$ENQ,
       blueDMA_readChannel_fromMaster_outgoingBuffer$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_reqGen_incomingBuffer
  wire [99 : 0] blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_IN,
		blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT;
  wire blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$CLR,
       blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$DEQ,
       blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N,
       blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$ENQ,
       blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer
  wire [111 : 0] blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_IN,
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT;
  wire blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$CLR,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$DEQ,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$ENQ,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2
  wire [137 : 0] blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_IN,
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT;
  wire blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$CLR,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$DEQ,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$ENQ,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3
  wire [146 : 0] blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_IN,
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT;
  wire blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$CLR,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$DEQ,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$EMPTY_N,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$ENQ,
       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N;

  // ports of submodule blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer
  wire [157 : 0] blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$D_IN,
		 blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$D_OUT;
  wire blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$CLR,
       blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$DEQ,
       blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$EMPTY_N,
       blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$ENQ,
       blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$FULL_N;

  // ports of submodule blueDMA_readChannel_mimoConv_ff
  wire [63 : 0] blueDMA_readChannel_mimoConv_ff$dD_OUT,
		blueDMA_readChannel_mimoConv_ff$sD_IN;
  wire blueDMA_readChannel_mimoConv_ff$dDEQ,
       blueDMA_readChannel_mimoConv_ff$dEMPTY_N,
       blueDMA_readChannel_mimoConv_ff$sENQ,
       blueDMA_readChannel_mimoConv_ff$sFULL_N;

  // ports of submodule blueDMA_readChannel_mimo_impl_cmdsIn
  wire [63 : 0] blueDMA_readChannel_mimo_impl_cmdsIn$D_IN,
		blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT;
  wire blueDMA_readChannel_mimo_impl_cmdsIn$CLR,
       blueDMA_readChannel_mimo_impl_cmdsIn$DEQ,
       blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N,
       blueDMA_readChannel_mimo_impl_cmdsIn$ENQ,
       blueDMA_readChannel_mimo_impl_cmdsIn$FULL_N;

  // ports of submodule blueDMA_readChannel_mimo_impl_incomingFIFO
  wire [511 : 0] blueDMA_readChannel_mimo_impl_incomingFIFO$D_IN,
		 blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT;
  wire blueDMA_readChannel_mimo_impl_incomingFIFO$CLR,
       blueDMA_readChannel_mimo_impl_incomingFIFO$DEQ,
       blueDMA_readChannel_mimo_impl_incomingFIFO$EMPTY_N,
       blueDMA_readChannel_mimo_impl_incomingFIFO$ENQ,
       blueDMA_readChannel_mimo_impl_incomingFIFO$FULL_N;

  // ports of submodule blueDMA_readChannel_mimo_impl_outgoing
  wire [255 : 0] blueDMA_readChannel_mimo_impl_outgoing$D_IN,
		 blueDMA_readChannel_mimo_impl_outgoing$D_OUT;
  wire blueDMA_readChannel_mimo_impl_outgoing$CLR,
       blueDMA_readChannel_mimo_impl_outgoing$DEQ,
       blueDMA_readChannel_mimo_impl_outgoing$EMPTY_N,
       blueDMA_readChannel_mimo_impl_outgoing$ENQ,
       blueDMA_readChannel_mimo_impl_outgoing$FULL_N;

  // ports of submodule blueDMA_readChannel_toDone
  wire blueDMA_readChannel_toDone$dDEQ,
       blueDMA_readChannel_toDone$dEMPTY_N,
       blueDMA_readChannel_toDone$sD_IN,
       blueDMA_readChannel_toDone$sENQ,
       blueDMA_readChannel_toDone$sFULL_N;

  // ports of submodule blueDMA_readChannel_toMasterReq_ff
  wire [99 : 0] blueDMA_readChannel_toMasterReq_ff$dD_OUT,
		blueDMA_readChannel_toMasterReq_ff$sD_IN;
  wire blueDMA_readChannel_toMasterReq_ff$dDEQ,
       blueDMA_readChannel_toMasterReq_ff$dEMPTY_N,
       blueDMA_readChannel_toMasterReq_ff$sENQ,
       blueDMA_readChannel_toMasterReq_ff$sFULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_beatsPerRequestFIFO
  wire [7 : 0] blueDMA_readChannel_toMaster_beatsPerRequestFIFO$D_IN,
	       blueDMA_readChannel_toMaster_beatsPerRequestFIFO$D_OUT;
  wire blueDMA_readChannel_toMaster_beatsPerRequestFIFO$CLR,
       blueDMA_readChannel_toMaster_beatsPerRequestFIFO$DEQ,
       blueDMA_readChannel_toMaster_beatsPerRequestFIFO$EMPTY_N,
       blueDMA_readChannel_toMaster_beatsPerRequestFIFO$ENQ,
       blueDMA_readChannel_toMaster_beatsPerRequestFIFO$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_incomingBuffer
  wire [255 : 0] blueDMA_readChannel_toMaster_incomingBuffer$D_IN,
		 blueDMA_readChannel_toMaster_incomingBuffer$D_OUT;
  wire blueDMA_readChannel_toMaster_incomingBuffer$CLR,
       blueDMA_readChannel_toMaster_incomingBuffer$DEQ,
       blueDMA_readChannel_toMaster_incomingBuffer$EMPTY_N,
       blueDMA_readChannel_toMaster_incomingBuffer$ENQ,
       blueDMA_readChannel_toMaster_incomingBuffer$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_master_wr_in_addr
  wire [93 : 0] blueDMA_readChannel_toMaster_master_wr_in_addr$D_IN,
		blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT;
  wire blueDMA_readChannel_toMaster_master_wr_in_addr$CLR,
       blueDMA_readChannel_toMaster_master_wr_in_addr$DEQ,
       blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N,
       blueDMA_readChannel_toMaster_master_wr_in_addr$ENQ,
       blueDMA_readChannel_toMaster_master_wr_in_addr$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_master_wr_in_data
  wire [288 : 0] blueDMA_readChannel_toMaster_master_wr_in_data$D_IN,
		 blueDMA_readChannel_toMaster_master_wr_in_data$D_OUT;
  wire blueDMA_readChannel_toMaster_master_wr_in_data$CLR,
       blueDMA_readChannel_toMaster_master_wr_in_data$DEQ,
       blueDMA_readChannel_toMaster_master_wr_in_data$EMPTY_N,
       blueDMA_readChannel_toMaster_master_wr_in_data$ENQ,
       blueDMA_readChannel_toMaster_master_wr_in_data$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_master_wr_out
  wire [2 : 0] blueDMA_readChannel_toMaster_master_wr_out$D_IN;
  wire blueDMA_readChannel_toMaster_master_wr_out$CLR,
       blueDMA_readChannel_toMaster_master_wr_out$DEQ,
       blueDMA_readChannel_toMaster_master_wr_out$EMPTY_N,
       blueDMA_readChannel_toMaster_master_wr_out$ENQ,
       blueDMA_readChannel_toMaster_master_wr_out$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_reqGen_incomingBuffer
  wire [99 : 0] blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_IN,
		blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT;
  wire blueDMA_readChannel_toMaster_reqGen_incomingBuffer$CLR,
       blueDMA_readChannel_toMaster_reqGen_incomingBuffer$DEQ,
       blueDMA_readChannel_toMaster_reqGen_incomingBuffer$EMPTY_N,
       blueDMA_readChannel_toMaster_reqGen_incomingBuffer$ENQ,
       blueDMA_readChannel_toMaster_reqGen_incomingBuffer$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer
  wire [109 : 0] blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_IN,
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT;
  wire blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$CLR,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$DEQ,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$ENQ,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2
  wire [136 : 0] blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_IN,
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT;
  wire blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$CLR,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$DEQ,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$ENQ,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3
  wire [145 : 0] blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_IN,
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT;
  wire blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$CLR,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$DEQ,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$EMPTY_N,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$ENQ,
       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$FULL_N;

  // ports of submodule blueDMA_readChannel_toMaster_reqGen_outgoingBuffer
  wire [156 : 0] blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$D_IN,
		 blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$D_OUT;
  wire blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$CLR,
       blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$DEQ,
       blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$EMPTY_N,
       blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$ENQ,
       blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$FULL_N;

  // ports of submodule blueDMA_s_config_readSlave_in
  wire [66 : 0] blueDMA_s_config_readSlave_in$D_IN,
		blueDMA_s_config_readSlave_in$D_OUT;
  wire blueDMA_s_config_readSlave_in$CLR,
       blueDMA_s_config_readSlave_in$DEQ,
       blueDMA_s_config_readSlave_in$EMPTY_N,
       blueDMA_s_config_readSlave_in$ENQ,
       blueDMA_s_config_readSlave_in$FULL_N;

  // ports of submodule blueDMA_s_config_readSlave_out
  reg [65 : 0] blueDMA_s_config_readSlave_out$D_IN;
  wire [65 : 0] blueDMA_s_config_readSlave_out$D_OUT;
  wire blueDMA_s_config_readSlave_out$CLR,
       blueDMA_s_config_readSlave_out$DEQ,
       blueDMA_s_config_readSlave_out$EMPTY_N,
       blueDMA_s_config_readSlave_out$ENQ,
       blueDMA_s_config_readSlave_out$FULL_N;

  // ports of submodule blueDMA_s_config_writeSlave_in
  wire [138 : 0] blueDMA_s_config_writeSlave_in$D_IN,
		 blueDMA_s_config_writeSlave_in$D_OUT;
  wire blueDMA_s_config_writeSlave_in$CLR,
       blueDMA_s_config_writeSlave_in$DEQ,
       blueDMA_s_config_writeSlave_in$EMPTY_N,
       blueDMA_s_config_writeSlave_in$ENQ,
       blueDMA_s_config_writeSlave_in$FULL_N;

  // ports of submodule blueDMA_s_config_writeSlave_out
  wire [1 : 0] blueDMA_s_config_writeSlave_out$D_IN,
	       blueDMA_s_config_writeSlave_out$D_OUT;
  wire blueDMA_s_config_writeSlave_out$CLR,
       blueDMA_s_config_writeSlave_out$DEQ,
       blueDMA_s_config_writeSlave_out$EMPTY_N,
       blueDMA_s_config_writeSlave_out$ENQ,
       blueDMA_s_config_writeSlave_out$FULL_N;

  // ports of submodule blueDMA_writeChannel_byteAlignerFrom_addr_ff
  wire [159 : 0] blueDMA_writeChannel_byteAlignerFrom_addr_ff$dD_OUT,
		 blueDMA_writeChannel_byteAlignerFrom_addr_ff$sD_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_addr_ff$dDEQ,
       blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N,
       blueDMA_writeChannel_byteAlignerFrom_addr_ff$sENQ;

  // ports of submodule blueDMA_writeChannel_byteAlignerFrom_incoming
  wire [255 : 0] blueDMA_writeChannel_byteAlignerFrom_incoming$D_IN,
		 blueDMA_writeChannel_byteAlignerFrom_incoming$D_OUT;
  wire blueDMA_writeChannel_byteAlignerFrom_incoming$CLR,
       blueDMA_writeChannel_byteAlignerFrom_incoming$DEQ,
       blueDMA_writeChannel_byteAlignerFrom_incoming$EMPTY_N,
       blueDMA_writeChannel_byteAlignerFrom_incoming$ENQ;

  // ports of submodule blueDMA_writeChannel_byteAlignerFrom_outgoing
  wire [255 : 0] blueDMA_writeChannel_byteAlignerFrom_outgoing$D_IN;
  wire blueDMA_writeChannel_byteAlignerFrom_outgoing$CLR,
       blueDMA_writeChannel_byteAlignerFrom_outgoing$DEQ,
       blueDMA_writeChannel_byteAlignerFrom_outgoing$ENQ,
       blueDMA_writeChannel_byteAlignerFrom_outgoing$FULL_N;

  // ports of submodule blueDMA_writeChannel_byteAlignerTo_addr_ff
  wire [159 : 0] blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT,
		 blueDMA_writeChannel_byteAlignerTo_addr_ff$sD_IN;
  wire blueDMA_writeChannel_byteAlignerTo_addr_ff$dDEQ,
       blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N,
       blueDMA_writeChannel_byteAlignerTo_addr_ff$sENQ;

  // ports of submodule blueDMA_writeChannel_byteAlignerTo_incoming
  wire [511 : 0] blueDMA_writeChannel_byteAlignerTo_incoming$D_IN,
		 blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT;
  wire blueDMA_writeChannel_byteAlignerTo_incoming$CLR,
       blueDMA_writeChannel_byteAlignerTo_incoming$DEQ,
       blueDMA_writeChannel_byteAlignerTo_incoming$EMPTY_N,
       blueDMA_writeChannel_byteAlignerTo_incoming$ENQ;

  // ports of submodule blueDMA_writeChannel_byteAlignerTo_outgoing
  wire [511 : 0] blueDMA_writeChannel_byteAlignerTo_outgoing$D_IN;
  wire blueDMA_writeChannel_byteAlignerTo_outgoing$CLR,
       blueDMA_writeChannel_byteAlignerTo_outgoing$DEQ,
       blueDMA_writeChannel_byteAlignerTo_outgoing$ENQ,
       blueDMA_writeChannel_byteAlignerTo_outgoing$FULL_N;

  // ports of submodule blueDMA_writeChannel_clockConverter_fifo
  wire [511 : 0] blueDMA_writeChannel_clockConverter_fifo$dD_OUT,
		 blueDMA_writeChannel_clockConverter_fifo$sD_IN;
  wire blueDMA_writeChannel_clockConverter_fifo$dDEQ,
       blueDMA_writeChannel_clockConverter_fifo$dEMPTY_N,
       blueDMA_writeChannel_clockConverter_fifo$sENQ,
       blueDMA_writeChannel_clockConverter_fifo$sFULL_N;

  // ports of submodule blueDMA_writeChannel_cmdIn
  wire [159 : 0] blueDMA_writeChannel_cmdIn$D_IN,
		 blueDMA_writeChannel_cmdIn$D_OUT;
  wire blueDMA_writeChannel_cmdIn$CLR,
       blueDMA_writeChannel_cmdIn$DEQ,
       blueDMA_writeChannel_cmdIn$EMPTY_N,
       blueDMA_writeChannel_cmdIn$ENQ,
       blueDMA_writeChannel_cmdIn$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromDone
  wire blueDMA_writeChannel_fromDone$dDEQ,
       blueDMA_writeChannel_fromDone$dEMPTY_N,
       blueDMA_writeChannel_fromDone$sD_IN,
       blueDMA_writeChannel_fromDone$sENQ,
       blueDMA_writeChannel_fromDone$sFULL_N;

  // ports of submodule blueDMA_writeChannel_fromMasterReq_ff
  wire [99 : 0] blueDMA_writeChannel_fromMasterReq_ff$dD_OUT,
		blueDMA_writeChannel_fromMasterReq_ff$sD_IN;
  wire blueDMA_writeChannel_fromMasterReq_ff$dDEQ,
       blueDMA_writeChannel_fromMasterReq_ff$dEMPTY_N,
       blueDMA_writeChannel_fromMasterReq_ff$sENQ,
       blueDMA_writeChannel_fromMasterReq_ff$sFULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_master_rd_in
  wire [93 : 0] blueDMA_writeChannel_fromMaster_master_rd_in$D_IN,
		blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT;
  wire blueDMA_writeChannel_fromMaster_master_rd_in$CLR,
       blueDMA_writeChannel_fromMaster_master_rd_in$DEQ,
       blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N,
       blueDMA_writeChannel_fromMaster_master_rd_in$ENQ,
       blueDMA_writeChannel_fromMaster_master_rd_in$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_master_rd_out
  wire [259 : 0] blueDMA_writeChannel_fromMaster_master_rd_out$D_IN,
		 blueDMA_writeChannel_fromMaster_master_rd_out$D_OUT;
  wire blueDMA_writeChannel_fromMaster_master_rd_out$CLR,
       blueDMA_writeChannel_fromMaster_master_rd_out$DEQ,
       blueDMA_writeChannel_fromMaster_master_rd_out$EMPTY_N,
       blueDMA_writeChannel_fromMaster_master_rd_out$ENQ,
       blueDMA_writeChannel_fromMaster_master_rd_out$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_maxOutstandingFIFO
  wire blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$CLR,
       blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$DEQ,
       blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$D_IN,
       blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$EMPTY_N,
       blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$ENQ,
       blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_outgoingBuffer
  wire [255 : 0] blueDMA_writeChannel_fromMaster_outgoingBuffer$D_IN,
		 blueDMA_writeChannel_fromMaster_outgoingBuffer$D_OUT;
  wire blueDMA_writeChannel_fromMaster_outgoingBuffer$CLR,
       blueDMA_writeChannel_fromMaster_outgoingBuffer$DEQ,
       blueDMA_writeChannel_fromMaster_outgoingBuffer$EMPTY_N,
       blueDMA_writeChannel_fromMaster_outgoingBuffer$ENQ,
       blueDMA_writeChannel_fromMaster_outgoingBuffer$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer
  wire [99 : 0] blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_IN,
		blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT;
  wire blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$CLR,
       blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$DEQ,
       blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N,
       blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$ENQ,
       blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer
  wire [109 : 0] blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_IN,
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT;
  wire blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$CLR,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$DEQ,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$ENQ,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2
  wire [136 : 0] blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_IN,
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT;
  wire blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$CLR,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$DEQ,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$ENQ,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3
  wire [145 : 0] blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_IN,
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT;
  wire blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$CLR,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$DEQ,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$EMPTY_N,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$ENQ,
       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N;

  // ports of submodule blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer
  wire [156 : 0] blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$D_IN,
		 blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$D_OUT;
  wire blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$CLR,
       blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$DEQ,
       blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$EMPTY_N,
       blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$ENQ,
       blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$FULL_N;

  // ports of submodule blueDMA_writeChannel_mimoConv_ff
  wire [63 : 0] blueDMA_writeChannel_mimoConv_ff$dD_OUT,
		blueDMA_writeChannel_mimoConv_ff$sD_IN;
  wire blueDMA_writeChannel_mimoConv_ff$dDEQ,
       blueDMA_writeChannel_mimoConv_ff$dEMPTY_N,
       blueDMA_writeChannel_mimoConv_ff$sENQ,
       blueDMA_writeChannel_mimoConv_ff$sFULL_N;

  // ports of submodule blueDMA_writeChannel_mimo_impl_cmdsIn
  wire [63 : 0] blueDMA_writeChannel_mimo_impl_cmdsIn$D_IN,
		blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT;
  wire blueDMA_writeChannel_mimo_impl_cmdsIn$CLR,
       blueDMA_writeChannel_mimo_impl_cmdsIn$DEQ,
       blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N,
       blueDMA_writeChannel_mimo_impl_cmdsIn$ENQ,
       blueDMA_writeChannel_mimo_impl_cmdsIn$FULL_N;

  // ports of submodule blueDMA_writeChannel_mimo_impl_incomingFIFO
  wire [255 : 0] blueDMA_writeChannel_mimo_impl_incomingFIFO$D_IN,
		 blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT;
  wire blueDMA_writeChannel_mimo_impl_incomingFIFO$CLR,
       blueDMA_writeChannel_mimo_impl_incomingFIFO$DEQ,
       blueDMA_writeChannel_mimo_impl_incomingFIFO$EMPTY_N,
       blueDMA_writeChannel_mimo_impl_incomingFIFO$ENQ,
       blueDMA_writeChannel_mimo_impl_incomingFIFO$FULL_N;

  // ports of submodule blueDMA_writeChannel_mimo_impl_outgoing
  wire [511 : 0] blueDMA_writeChannel_mimo_impl_outgoing$D_IN,
		 blueDMA_writeChannel_mimo_impl_outgoing$D_OUT;
  wire blueDMA_writeChannel_mimo_impl_outgoing$CLR,
       blueDMA_writeChannel_mimo_impl_outgoing$DEQ,
       blueDMA_writeChannel_mimo_impl_outgoing$EMPTY_N,
       blueDMA_writeChannel_mimo_impl_outgoing$ENQ,
       blueDMA_writeChannel_mimo_impl_outgoing$FULL_N;

  // ports of submodule blueDMA_writeChannel_toDone
  wire blueDMA_writeChannel_toDone$dDEQ,
       blueDMA_writeChannel_toDone$dEMPTY_N,
       blueDMA_writeChannel_toDone$sD_IN,
       blueDMA_writeChannel_toDone$sENQ,
       blueDMA_writeChannel_toDone$sFULL_N;

  // ports of submodule blueDMA_writeChannel_toMasterReq_ff
  wire [99 : 0] blueDMA_writeChannel_toMasterReq_ff$dD_OUT,
		blueDMA_writeChannel_toMasterReq_ff$sD_IN;
  wire blueDMA_writeChannel_toMasterReq_ff$dDEQ,
       blueDMA_writeChannel_toMasterReq_ff$dEMPTY_N,
       blueDMA_writeChannel_toMasterReq_ff$sENQ,
       blueDMA_writeChannel_toMasterReq_ff$sFULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_beatsPerRequestFIFO
  wire [7 : 0] blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$D_IN,
	       blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$D_OUT;
  wire blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$CLR,
       blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$DEQ,
       blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$EMPTY_N,
       blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$ENQ,
       blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_incomingBuffer
  wire [511 : 0] blueDMA_writeChannel_toMaster_incomingBuffer$D_IN,
		 blueDMA_writeChannel_toMaster_incomingBuffer$D_OUT;
  wire blueDMA_writeChannel_toMaster_incomingBuffer$CLR,
       blueDMA_writeChannel_toMaster_incomingBuffer$DEQ,
       blueDMA_writeChannel_toMaster_incomingBuffer$EMPTY_N,
       blueDMA_writeChannel_toMaster_incomingBuffer$ENQ,
       blueDMA_writeChannel_toMaster_incomingBuffer$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_master_wr_in_addr
  wire [93 : 0] blueDMA_writeChannel_toMaster_master_wr_in_addr$D_IN,
		blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT;
  wire blueDMA_writeChannel_toMaster_master_wr_in_addr$CLR,
       blueDMA_writeChannel_toMaster_master_wr_in_addr$DEQ,
       blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N,
       blueDMA_writeChannel_toMaster_master_wr_in_addr$ENQ,
       blueDMA_writeChannel_toMaster_master_wr_in_addr$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_master_wr_in_data
  wire [576 : 0] blueDMA_writeChannel_toMaster_master_wr_in_data$D_IN,
		 blueDMA_writeChannel_toMaster_master_wr_in_data$D_OUT;
  wire blueDMA_writeChannel_toMaster_master_wr_in_data$CLR,
       blueDMA_writeChannel_toMaster_master_wr_in_data$DEQ,
       blueDMA_writeChannel_toMaster_master_wr_in_data$EMPTY_N,
       blueDMA_writeChannel_toMaster_master_wr_in_data$ENQ,
       blueDMA_writeChannel_toMaster_master_wr_in_data$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_master_wr_out
  wire [2 : 0] blueDMA_writeChannel_toMaster_master_wr_out$D_IN;
  wire blueDMA_writeChannel_toMaster_master_wr_out$CLR,
       blueDMA_writeChannel_toMaster_master_wr_out$DEQ,
       blueDMA_writeChannel_toMaster_master_wr_out$EMPTY_N,
       blueDMA_writeChannel_toMaster_master_wr_out$ENQ,
       blueDMA_writeChannel_toMaster_master_wr_out$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_reqGen_incomingBuffer
  wire [99 : 0] blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_IN,
		blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT;
  wire blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$CLR,
       blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$DEQ,
       blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$EMPTY_N,
       blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$ENQ,
       blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer
  wire [111 : 0] blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_IN,
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT;
  wire blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$CLR,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$DEQ,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$ENQ,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2
  wire [137 : 0] blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_IN,
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT;
  wire blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$CLR,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$DEQ,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$ENQ,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3
  wire [146 : 0] blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_IN,
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT;
  wire blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$CLR,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$DEQ,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$EMPTY_N,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$ENQ,
       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$FULL_N;

  // ports of submodule blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer
  wire [157 : 0] blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$D_IN,
		 blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$D_OUT;
  wire blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$CLR,
       blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$DEQ,
       blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$EMPTY_N,
       blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$ENQ,
       blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast,
       CAN_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast,
       CAN_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast,
       CAN_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast,
       WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData,
       WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput,
       WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast,
       WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData,
       WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput,
       WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast,
       WILL_FIRE_RL_blueDMA_readChannel_fromMaster_fillBuffer,
       WILL_FIRE_RL_blueDMA_readChannel_fromMaster_forwardData,
       WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest,
       WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest,
       WILL_FIRE_RL_blueDMA_readChannel_handleCommand,
       WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_enqueueOut,
       WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput,
       WILL_FIRE_RL_blueDMA_readChannel_setInterrupt,
       WILL_FIRE_RL_blueDMA_readChannel_toMaster_fillBuffer,
       WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData,
       WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest,
       WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteFallback,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4,
       WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5,
       WILL_FIRE_RL_blueDMA_s_config_axiReadFallback,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_1,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_2,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8,
       WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9,
       WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData,
       WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput,
       WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast,
       WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData,
       WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput,
       WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast,
       WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_fillBuffer,
       WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_forwardData,
       WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest,
       WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest,
       WILL_FIRE_RL_blueDMA_writeChannel_handleCommand,
       WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_enqueueOut,
       WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput,
       WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt,
       WILL_FIRE_RL_blueDMA_writeChannel_toMaster_fillBuffer,
       WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData,
       WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest,
       WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest;

  // inputs to muxes for submodule ports
  wire [1023 : 0] MUX_blueDMA_readChannel_byteAlignerFrom_buffer$port0__write_1__VAL_1,
		  MUX_blueDMA_writeChannel_byteAlignerTo_buffer$port0__write_1__VAL_1;
  wire [511 : 0] MUX_blueDMA_readChannel_byteAlignerTo_buffer$port0__write_1__VAL_1,
		 MUX_blueDMA_writeChannel_byteAlignerFrom_buffer$port0__write_1__VAL_1;
  wire [113 : 0] MUX_blueDMA_readChannel_toMaster_task_data_requests_reg$write_1__VAL_1,
		 MUX_blueDMA_writeChannel_fromMaster_task_data_requests_reg$write_1__VAL_1;
  wire [112 : 0] MUX_blueDMA_readChannel_fromMaster_task_data_requests_reg$write_1__VAL_1,
		 MUX_blueDMA_writeChannel_toMaster_task_data_requests_reg$write_1__VAL_1;
  wire [65 : 0] MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_1,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_10,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_11,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_12,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_2,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_3,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_4,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_5,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_6,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_7,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_8,
		MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_9;
  wire [44 : 0] MUX_blueDMA_readChannel_fromMaster_task_data_output_reg$write_1__VAL_1,
		MUX_blueDMA_writeChannel_toMaster_task_data_output_reg$write_1__VAL_1;
  wire [42 : 0] MUX_blueDMA_readChannel_toMaster_task_data_output_reg$write_1__VAL_1,
		MUX_blueDMA_writeChannel_fromMaster_task_data_output_reg$write_1__VAL_1;
  wire [31 : 0] MUX_blueDMA_readChannel_byteAlignerFrom_bytes_in$write_1__VAL_1,
		MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_1,
		MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_2,
		MUX_blueDMA_readChannel_byteAlignerTo_bytes_in$write_1__VAL_1,
		MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_1,
		MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_2,
		MUX_blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_1,
		MUX_blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_2,
		MUX_blueDMA_readChannel_mimo_impl_totalWordCounterOut$write_1__VAL_1,
		MUX_blueDMA_readChannel_mimo_impl_totalWordCounterOut$write_1__VAL_2,
		MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_in$write_1__VAL_1,
		MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_1,
		MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_2,
		MUX_blueDMA_writeChannel_byteAlignerTo_bytes_in$write_1__VAL_1,
		MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_1,
		MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_2,
		MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_1,
		MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_2,
		MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterOut$write_1__VAL_1,
		MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterOut$write_1__VAL_2;
  wire [7 : 0] MUX_blueDMA_readChannel_mimo_impl_wordInCntr$port1__write_1__VAL_2,
	       MUX_blueDMA_readChannel_toMaster_beatsThisRequestCntr$write_1__VAL_1,
	       MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__VAL_1,
	       MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__VAL_2,
	       MUX_blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1__VAL_1,
	       MUX_blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1__VAL_2,
	       MUX_blueDMA_writeChannel_toMaster_beatsThisRequestCntr$write_1__VAL_1,
	       MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__VAL_1,
	       MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__VAL_2;
  wire [6 : 0] MUX_blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1__VAL_1,
	       MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$write_1__VAL_1,
	       MUX_blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1__VAL_1,
	       MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$write_1__VAL_1;
  wire [5 : 0] MUX_blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1__VAL_1,
	       MUX_blueDMA_readChannel_byteAlignerTo_bytes_out_needed$write_1__VAL_1,
	       MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1__VAL_1,
	       MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$write_1__VAL_1;
  wire MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__SEL_2,
       MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__SEL_2;

  // remaining internal signals
  reg [63 : 0] v__h252397, v__h4021;
  reg [7 : 0] CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q2,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q3,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q4,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8,
	      CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249,
	      IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955,
	      IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402,
	      IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943,
	      IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978,
	      n__h142273,
	      n__h142280,
	      n__h142287,
	      n__h142294,
	      n__h142301,
	      n__h142308,
	      n__h142315,
	      n__h142322,
	      n__h142329,
	      n__h142336,
	      n__h142343,
	      n__h142350,
	      n__h142357,
	      n__h142364,
	      n__h142371,
	      n__h142378,
	      n__h142385,
	      n__h142392,
	      n__h142399,
	      n__h142406,
	      n__h142413,
	      n__h142420,
	      n__h142427,
	      n__h142434,
	      n__h142441,
	      n__h142448,
	      n__h142455,
	      n__h142462,
	      n__h142469,
	      n__h142476,
	      n__h142483,
	      n__h142490,
	      n__h142497,
	      n__h142504,
	      n__h142511,
	      n__h142518,
	      n__h142525,
	      n__h142532,
	      n__h142539,
	      n__h142546,
	      n__h142553,
	      n__h142560,
	      n__h142567,
	      n__h142574,
	      n__h142581,
	      n__h142588,
	      n__h142595,
	      n__h142602,
	      n__h142609,
	      n__h142616,
	      n__h142623,
	      n__h142630,
	      n__h142637,
	      n__h142644,
	      n__h142651,
	      n__h142658,
	      n__h142665,
	      n__h142672,
	      n__h142679,
	      n__h142686,
	      n__h142693,
	      n__h142700,
	      n__h142707,
	      n__h142714,
	      n__h914731,
	      n__h914738,
	      n__h914745,
	      n__h914752,
	      n__h914759,
	      n__h914766,
	      n__h914773,
	      n__h914780,
	      n__h914787,
	      n__h914794,
	      n__h914801,
	      n__h914808,
	      n__h914815,
	      n__h914822,
	      n__h914829,
	      n__h914836,
	      n__h914843,
	      n__h914850,
	      n__h914857,
	      n__h914864,
	      n__h914871,
	      n__h914878,
	      n__h914885,
	      n__h914892,
	      n__h914899,
	      n__h914906,
	      n__h914913,
	      n__h914920,
	      n__h914927,
	      n__h914934,
	      n__h914941,
	      n__h914948,
	      n__h914955,
	      n__h914962,
	      n__h914969,
	      n__h914976,
	      n__h914983,
	      n__h914990,
	      n__h914997,
	      n__h915004,
	      n__h915011,
	      n__h915018,
	      n__h915025,
	      n__h915032,
	      n__h915039,
	      n__h915046,
	      n__h915053,
	      n__h915060,
	      n__h915067,
	      n__h915074,
	      n__h915081,
	      n__h915088,
	      n__h915095,
	      n__h915102,
	      n__h915109,
	      n__h915116,
	      n__h915123,
	      n__h915130,
	      n__h915137,
	      n__h915144,
	      n__h915151,
	      n__h915158,
	      n__h915165,
	      n__h915172;
  reg [3 : 0] CASE_blueDMA_readChannel_fromMaster_master_rd__ETC__q74,
	      CASE_blueDMA_readChannel_toMaster_master_wr_wa_ETC__q75,
	      CASE_blueDMA_writeChannel_fromMaster_master_rd_ETC__q72,
	      CASE_blueDMA_writeChannel_toMaster_master_wr_w_ETC__q73;
  wire [63 : 0] _theResult____h1136,
		_theResult____h249537,
		_theResult____h253585,
		_theResult____h5209,
		bytes_first___1__h1167,
		bytes_first___1__h249568,
		bytes_first___1__h253616,
		bytes_first___1__h5240,
		bytes_first__h1135,
		bytes_first__h249536,
		bytes_first__h253584,
		bytes_first__h5208,
		v__h1078556,
		v__h1078699,
		v__h1078842,
		v__h1078986,
		v__h1079130,
		v__h1079273,
		v__h1079417,
		v__h1079561,
		x__h1141,
		x__h249542,
		x__h253590,
		x__h5214,
		x_strb__h9132;
  wire [31 : 0] _theResult____h1313,
		_theResult____h249714,
		_theResult____h253762,
		_theResult____h5386,
		b__h1038262,
		b__h122383,
		b__h177348,
		b__h208827,
		b__h949806,
		b__h981285,
		blueDMA_readChannel_fromMaster_reqGen_incoming_ETC__q77,
		blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q1,
		blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q66,
		blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q67,
		blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q84,
		blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q85,
		blueDMA_readChannel_toMaster_reqGen_incomingBu_ETC__q78,
		blueDMA_writeChannel_fromMaster_reqGen_incomin_ETC__q80,
		blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q68,
		blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q69,
		blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q82,
		blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q83,
		blueDMA_writeChannel_toMaster_reqGen_incomingB_ETC__q81,
		transfers_total___1__h1321,
		transfers_total___1__h249722,
		transfers_total___1__h253770,
		transfers_total___1__h5394,
		transfers_total__h1312,
		transfers_total__h1318,
		transfers_total__h249713,
		transfers_total__h249719,
		transfers_total__h253761,
		transfers_total__h253767,
		transfers_total__h5385,
		transfers_total__h5391,
		value__h879002,
		x__h1315,
		x__h1341,
		x__h249716,
		x__h249742,
		x__h253764,
		x__h253790,
		x__h5388,
		x__h5414,
		x_strb__h257505,
		y__h1208,
		y__h1342,
		y__h1344,
		y__h249609,
		y__h249743,
		y__h249745,
		y__h253657,
		y__h253791,
		y__h253793,
		y__h5281,
		y__h5415,
		y__h5417;
  wire [26 : 0] _theResult____h1664,
		_theResult____h254113,
		blueDMA_readChannel_toMaster_reqGen_intermedia_ETC___d9364,
		blueDMA_writeChannel_fromMaster_reqGen_interme_ETC___d75,
		request_data_requests_total__h1631,
		request_data_requests_total__h254080,
		requests_total___1__h1671,
		requests_total___1__h254120,
		requests_total__h1584,
		requests_total__h1668,
		requests_total__h254033,
		requests_total__h254117,
		x_requests_total__h257123,
		x_requests_total__h3975,
		x_transfers_total__h263015,
		x_transfers_total__h4310;
  wire [25 : 0] _theResult____h250065,
		_theResult____h5737,
		blueDMA_readChannel_fromMaster_reqGen_intermed_ETC___d9171,
		blueDMA_writeChannel_toMaster_reqGen_intermedi_ETC___d268,
		request_data_requests_total__h250032,
		request_data_requests_total__h5704,
		requests_total___1__h250072,
		requests_total___1__h5744,
		requests_total__h249985,
		requests_total__h250069,
		requests_total__h5657,
		requests_total__h5741,
		x_requests_total__h252351,
		x_requests_total__h8750,
		x_transfers_total__h20050,
		x_transfers_total__h252686;
  wire [20 : 0] x_address_dynamic__h252353,
		x_address_dynamic__h257125,
		x_address_dynamic__h3977,
		x_address_dynamic__h8752;
  wire [12 : 0] x__h1542, x__h249943, x__h253991, x__h5615;
  wire [11 : 0] addr_last__h1488,
		addr_last__h1489,
		addr_last__h249889,
		addr_last__h249890,
		addr_last__h253937,
		addr_last__h253938,
		addr_last__h5561,
		addr_last__h5562,
		barrier_transfers__h1532,
		barrier_transfers__h249933,
		barrier_transfers__h253981,
		barrier_transfers__h5605,
		y__h1509,
		y__h249910,
		y__h253958,
		y__h5582;
  wire [8 : 0] burst_length__h1486,
	       burst_length__h249887,
	       burst_length__h253935,
	       burst_length__h5559,
	       requests_first__h1417,
	       requests_first__h249818,
	       requests_first__h253866,
	       requests_first__h5490,
	       x__h1657,
	       x__h250058,
	       x__h252267,
	       x__h252277,
	       x__h254106,
	       x__h257010,
	       x__h257020,
	       x__h3891,
	       x__h3901,
	       x__h5730,
	       x__h8637,
	       x__h8647;
  wire [7 : 0] IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10000,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10006,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10012,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10018,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10024,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10030,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10036,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10042,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10048,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10054,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10060,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10066,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10072,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10078,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10084,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9742,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9748,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9754,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9760,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9766,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9772,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9778,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9784,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9790,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9796,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9802,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9808,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9814,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9820,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9826,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9832,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9838,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9844,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9850,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9856,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9862,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9868,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9874,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9880,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9886,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9892,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9898,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9904,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9910,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9916,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9922,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9928,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9934,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9940,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9946,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9952,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9958,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9964,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9970,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9976,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9982,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9988,
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9994,
	       _2_MINUS_b74138__q71,
	       _theResult_____2__h252215,
	       _theResult_____2__h3839,
	       _theResult_____3__h256958,
	       _theResult_____3__h8585,
	       b__h274138,
	       beatsThisRequestCntrT__h257391,
	       beatsThisRequestCntrT__h9018,
	       blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q70,
	       n__h278279,
	       n__h278286,
	       n__h278293,
	       n__h278300,
	       n__h278307,
	       n__h278314,
	       n__h278321,
	       n__h278328,
	       n__h278335,
	       n__h278342,
	       n__h278349,
	       n__h278356,
	       n__h278363,
	       n__h278370,
	       n__h278377,
	       n__h278384,
	       n__h278391,
	       n__h278398,
	       n__h278405,
	       n__h278412,
	       n__h278419,
	       n__h278426,
	       n__h278433,
	       n__h278440,
	       n__h278447,
	       n__h278454,
	       n__h278461,
	       n__h278468,
	       n__h278475,
	       n__h278482,
	       n__h278489,
	       n__h278496,
	       n__h278503,
	       n__h278510,
	       n__h278517,
	       n__h278524,
	       n__h278531,
	       n__h278538,
	       n__h278545,
	       n__h278552,
	       n__h278559,
	       n__h278566,
	       n__h278573,
	       n__h278580,
	       n__h278587,
	       n__h278594,
	       n__h278601,
	       n__h278608,
	       n__h278615,
	       n__h278622,
	       n__h278629,
	       n__h278636,
	       n__h278643,
	       n__h278650,
	       n__h278657,
	       n__h278664,
	       n__h278671,
	       n__h278678,
	       n__h278685,
	       n__h278692,
	       n__h278699,
	       n__h278706,
	       n__h278713,
	       n__h278720,
	       x__h280781,
	       x__h37337;
  wire [6 : 0] IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412,
	       _64_MINUS_0_CONCAT_blueDMA_readChannel_byteAlig_ETC___d21286,
	       _64_MINUS_0_CONCAT_blueDMA_writeChannel_byteAli_ETC___d8992,
	       b__h1007285,
	       b__h177460,
	       b__h234809,
	       b__h949918,
	       endByte___1__h12041,
	       endByte___1__h12067,
	       startByte___1__h12040,
	       x__h12027,
	       x__h280860;
  wire [5 : 0] IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508,
	       b__h1022259,
	       b__h1051513,
	       b__h106380,
	       b__h135648,
	       blueDMA_readChannel_byteAlignerFrom_addr_ffdD_ETC__q76,
	       blueDMA_writeChannel_byteAlignerTo_addr_ffdD__ETC__q79,
	       endByte___1__h259006,
	       endByte___1__h259032,
	       startByte___1__h259005,
	       x__h148537,
	       x__h148737,
	       x__h148937,
	       x__h149137,
	       x__h149337,
	       x__h149537,
	       x__h149737,
	       x__h149937,
	       x__h150137,
	       x__h150337,
	       x__h150537,
	       x__h150737,
	       x__h150937,
	       x__h151137,
	       x__h151337,
	       x__h151537,
	       x__h151737,
	       x__h151937,
	       x__h152137,
	       x__h152337,
	       x__h152537,
	       x__h152737,
	       x__h152937,
	       x__h153137,
	       x__h153337,
	       x__h153537,
	       x__h153737,
	       x__h153937,
	       x__h154137,
	       x__h154337,
	       x__h154537,
	       x__h154736,
	       x__h154935,
	       x__h155134,
	       x__h155333,
	       x__h155532,
	       x__h155731,
	       x__h155930,
	       x__h156129,
	       x__h156328,
	       x__h156527,
	       x__h156726,
	       x__h156925,
	       x__h157124,
	       x__h157323,
	       x__h157522,
	       x__h157721,
	       x__h157920,
	       x__h158119,
	       x__h158318,
	       x__h158517,
	       x__h158716,
	       x__h158915,
	       x__h159114,
	       x__h159313,
	       x__h159512,
	       x__h159711,
	       x__h159910,
	       x__h160109,
	       x__h160308,
	       x__h160507,
	       x__h160706,
	       x__h160905,
	       x__h258992,
	       x__h920995,
	       x__h921195,
	       x__h921395,
	       x__h921595,
	       x__h921795,
	       x__h921995,
	       x__h922195,
	       x__h922395,
	       x__h922595,
	       x__h922795,
	       x__h922995,
	       x__h923195,
	       x__h923395,
	       x__h923595,
	       x__h923795,
	       x__h923995,
	       x__h924195,
	       x__h924395,
	       x__h924595,
	       x__h924795,
	       x__h924995,
	       x__h925195,
	       x__h925395,
	       x__h925595,
	       x__h925795,
	       x__h925995,
	       x__h926195,
	       x__h926395,
	       x__h926595,
	       x__h926795,
	       x__h926995,
	       x__h927194,
	       x__h927393,
	       x__h927592,
	       x__h927791,
	       x__h927990,
	       x__h928189,
	       x__h928388,
	       x__h928587,
	       x__h928786,
	       x__h928985,
	       x__h929184,
	       x__h929383,
	       x__h929582,
	       x__h929781,
	       x__h929980,
	       x__h930179,
	       x__h930378,
	       x__h930577,
	       x__h930776,
	       x__h930975,
	       x__h931174,
	       x__h931373,
	       x__h931572,
	       x__h931771,
	       x__h931970,
	       x__h932169,
	       x__h932368,
	       x__h932567,
	       x__h932766,
	       x__h932965,
	       x__h933164,
	       x__h933363;
  wire _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701,
       blueDMA_readChannel_byteAlignerFrom_bytes_in_6_ETC___d16535,
       blueDMA_readChannel_byteAlignerFrom_bytes_left_ETC___d21297,
       blueDMA_readChannel_byteAlignerTo_bytes_in_134_ETC___d21343,
       blueDMA_readChannel_byteAlignerTo_bytes_left_i_ETC___d21358,
       blueDMA_readChannel_perf_intervalCounter_1400__ETC___d21443,
       blueDMA_readChannel_toMaster_beatsThisRequestC_ETC___d9487,
       blueDMA_writeChannel_byteAlignerFrom_bytes_in__ETC___d4184,
       blueDMA_writeChannel_byteAlignerFrom_bytes_lef_ETC___d4199,
       blueDMA_writeChannel_byteAlignerTo_bytes_in_23_ETC___d4241,
       blueDMA_writeChannel_byteAlignerTo_bytes_left__ETC___d9003,
       blueDMA_writeChannel_perf_intervalCounter_049__ETC___d9092,
       blueDMA_writeChannel_toMaster_beatsThisRequest_ETC___d391;

  // value method s_rd_arready
  assign S_AXI_arready = blueDMA_s_config_readSlave_in$FULL_N ;

  // value method s_rd_rvalid
  assign S_AXI_rvalid = blueDMA_s_config_readSlave_out$EMPTY_N ;

  // value method s_rd_rdata
  assign S_AXI_rdata =
	     blueDMA_s_config_readSlave_out$EMPTY_N ?
	       blueDMA_s_config_readSlave_out$D_OUT[65:2] :
	       64'd0 ;

  // value method s_rd_rresp
  assign S_AXI_rresp =
	     blueDMA_s_config_readSlave_out$EMPTY_N ?
	       blueDMA_s_config_readSlave_out$D_OUT[1:0] :
	       2'd0 ;

  // value method s_wr_awready
  assign S_AXI_awready = !blueDMA_s_config_writeSlave_addrIn_rv[67] ;

  // value method s_wr_wready
  assign S_AXI_wready = !blueDMA_s_config_writeSlave_dataIn_rv[72] ;

  // value method s_wr_bvalid
  assign S_AXI_bvalid = blueDMA_s_config_writeSlave_out$EMPTY_N ;

  // value method s_wr_bresp
  assign S_AXI_bresp =
	     blueDMA_s_config_writeSlave_out$EMPTY_N ?
	       blueDMA_s_config_writeSlave_out$D_OUT :
	       2'd0 ;

  // value method pcie_rd_arvalid
  assign m64_axi_arvalid =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ;

  // value method pcie_rd_arid
  assign m64_axi_arid =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[93] ;

  // value method pcie_rd_araddr
  assign m64_axi_araddr =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[92:29] :
	       64'd0 ;

  // value method pcie_rd_arlen
  assign m64_axi_arlen =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[28:21] :
	       8'd0 ;

  // value method pcie_rd_arsize
  assign m64_axi_arsize =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[20:18] :
	       3'd0 ;

  // value method pcie_rd_arburst
  assign m64_axi_arburst =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[17:16] :
	       2'd0 ;

  // value method pcie_rd_arlock
  assign m64_axi_arlock =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[15] ;

  // value method pcie_rd_arcache
  assign m64_axi_arcache =
	     (!blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ||
	      blueDMA_writeChannel_fromMaster_master_rd_warcache$wget ==
	      4'd0) ?
	       4'd0 :
	       CASE_blueDMA_writeChannel_fromMaster_master_rd_ETC__q72 ;

  // value method pcie_rd_arprot
  assign m64_axi_arprot =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[10:8] :
	       3'd0 ;

  // value method pcie_rd_arqos
  assign m64_axi_arqos =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[7:4] :
	       4'd0 ;

  // value method pcie_rd_arregion
  assign m64_axi_arregion =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[3:0] :
	       4'd0 ;

  // value method pcie_rd_rready
  assign m64_axi_rready =
	     blueDMA_writeChannel_fromMaster_master_rd_out$FULL_N ;

  // value method pcie_wr_awvalid
  assign m64_axi_awvalid =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ;

  // value method pcie_wr_awid
  assign m64_axi_awid =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N &&
	     blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[93] ;

  // value method pcie_wr_awaddr
  assign m64_axi_awaddr =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[92:29] :
	       64'd0 ;

  // value method pcie_wr_awlen
  assign m64_axi_awlen =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[28:21] :
	       8'd0 ;

  // value method pcie_wr_awsize
  assign m64_axi_awsize =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[20:18] :
	       3'd0 ;

  // value method pcie_wr_awburst
  assign m64_axi_awburst =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[17:16] :
	       2'd0 ;

  // value method pcie_wr_awlock
  assign m64_axi_awlock =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N &&
	     blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[15] ;

  // value method pcie_wr_awcache
  assign m64_axi_awcache =
	     (!blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ||
	      blueDMA_readChannel_toMaster_master_wr_wawcache$wget == 4'd0) ?
	       4'd0 :
	       CASE_blueDMA_readChannel_toMaster_master_wr_wa_ETC__q75 ;

  // value method pcie_wr_awprot
  assign m64_axi_awprot =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[10:8] :
	       3'd0 ;

  // value method pcie_wr_awqos
  assign m64_axi_awqos =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[7:4] :
	       4'd0 ;

  // value method pcie_wr_awregion
  assign m64_axi_awregion =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[3:0] :
	       4'd0 ;

  // value method pcie_wr_wvalid
  assign m64_axi_wvalid =
	     blueDMA_readChannel_toMaster_master_wr_in_data$EMPTY_N ;

  // value method pcie_wr_wdata
  assign m64_axi_wdata =
	     blueDMA_readChannel_toMaster_master_wr_in_data$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_data$D_OUT[288:33] :
	       256'd0 ;

  // value method pcie_wr_wstrb
  assign m64_axi_wstrb =
	     blueDMA_readChannel_toMaster_master_wr_in_data$EMPTY_N ?
	       blueDMA_readChannel_toMaster_master_wr_in_data$D_OUT[32:1] :
	       32'd0 ;

  // value method pcie_wr_wlast
  assign m64_axi_wlast =
	     blueDMA_readChannel_toMaster_master_wr_in_data$EMPTY_N &&
	     blueDMA_readChannel_toMaster_master_wr_in_data$D_OUT[0] ;

  // value method pcie_wr_bready
  assign m64_axi_bready = blueDMA_readChannel_toMaster_master_wr_out$FULL_N ;

  // value method fpga_rd_arvalid
  assign m32_axi_arvalid =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ;

  // value method fpga_rd_arid
  assign m32_axi_arid =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[93] ;

  // value method fpga_rd_araddr
  assign m32_axi_araddr =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[92:29] :
	       64'd0 ;

  // value method fpga_rd_arlen
  assign m32_axi_arlen =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[28:21] :
	       8'd0 ;

  // value method fpga_rd_arsize
  assign m32_axi_arsize =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[20:18] :
	       3'd0 ;

  // value method fpga_rd_arburst
  assign m32_axi_arburst =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[17:16] :
	       2'd0 ;

  // value method fpga_rd_arlock
  assign m32_axi_arlock =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[15] ;

  // value method fpga_rd_arcache
  assign m32_axi_arcache =
	     (!blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ||
	      blueDMA_readChannel_fromMaster_master_rd_warcache$wget ==
	      4'd0) ?
	       4'd0 :
	       CASE_blueDMA_readChannel_fromMaster_master_rd__ETC__q74 ;

  // value method fpga_rd_arprot
  assign m32_axi_arprot =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[10:8] :
	       3'd0 ;

  // value method fpga_rd_arqos
  assign m32_axi_arqos =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[7:4] :
	       4'd0 ;

  // value method fpga_rd_arregion
  assign m32_axi_arregion =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N ?
	       blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[3:0] :
	       4'd0 ;

  // value method fpga_rd_rready
  assign m32_axi_rready =
	     blueDMA_readChannel_fromMaster_master_rd_out$FULL_N ;

  // value method fpga_wr_awvalid
  assign m32_axi_awvalid =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ;

  // value method fpga_wr_awid
  assign m32_axi_awid =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[93] ;

  // value method fpga_wr_awaddr
  assign m32_axi_awaddr =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[92:29] :
	       64'd0 ;

  // value method fpga_wr_awlen
  assign m32_axi_awlen =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[28:21] :
	       8'd0 ;

  // value method fpga_wr_awsize
  assign m32_axi_awsize =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[20:18] :
	       3'd0 ;

  // value method fpga_wr_awburst
  assign m32_axi_awburst =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[17:16] :
	       2'd0 ;

  // value method fpga_wr_awlock
  assign m32_axi_awlock =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[15] ;

  // value method fpga_wr_awcache
  assign m32_axi_awcache =
	     (!blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ||
	      blueDMA_writeChannel_toMaster_master_wr_wawcache$wget == 4'd0) ?
	       4'd0 :
	       CASE_blueDMA_writeChannel_toMaster_master_wr_w_ETC__q73 ;

  // value method fpga_wr_awprot
  assign m32_axi_awprot =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[10:8] :
	       3'd0 ;

  // value method fpga_wr_awqos
  assign m32_axi_awqos =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[7:4] :
	       4'd0 ;

  // value method fpga_wr_awregion
  assign m32_axi_awregion =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[3:0] :
	       4'd0 ;

  // value method fpga_wr_wvalid
  assign m32_axi_wvalid =
	     blueDMA_writeChannel_toMaster_master_wr_in_data$EMPTY_N ;

  // value method fpga_wr_wdata
  assign m32_axi_wdata =
	     blueDMA_writeChannel_toMaster_master_wr_in_data$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_data$D_OUT[576:65] :
	       512'd0 ;

  // value method fpga_wr_wstrb
  assign m32_axi_wstrb =
	     blueDMA_writeChannel_toMaster_master_wr_in_data$EMPTY_N ?
	       blueDMA_writeChannel_toMaster_master_wr_in_data$D_OUT[64:1] :
	       64'd0 ;

  // value method fpga_wr_wlast
  assign m32_axi_wlast =
	     blueDMA_writeChannel_toMaster_master_wr_in_data$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_master_wr_in_data$D_OUT[0] ;

  // value method fpga_wr_bready
  assign m32_axi_bready = blueDMA_writeChannel_toMaster_master_wr_out$FULL_N ;

  // value method interrupt_write
  assign IRQ_write = blueDMA_writeChannel_doneInterruptReg ;

  // value method interrupt_read
  assign IRQ_read = blueDMA_readChannel_doneInterruptReg ;

  // submodule blueDMA_cmdsIn
  FIFO2 #(.width(32'd1), .guarded(32'd1)) blueDMA_cmdsIn(.RST(s_axi_aresetn),
							 .CLK(s_axi_aclk),
							 .D_IN(blueDMA_cmdsIn$D_IN),
							 .ENQ(blueDMA_cmdsIn$ENQ),
							 .DEQ(blueDMA_cmdsIn$DEQ),
							 .CLR(blueDMA_cmdsIn$CLR),
							 .D_OUT(blueDMA_cmdsIn$D_OUT),
							 .FULL_N(blueDMA_cmdsIn$FULL_N),
							 .EMPTY_N(blueDMA_cmdsIn$EMPTY_N));

  // submodule blueDMA_readChannel_byteAlignerFrom_addr_ff
  SyncFIFO1 #(.dataWidth(32'd160)) blueDMA_readChannel_byteAlignerFrom_addr_ff(.sCLK(s_axi_aclk),
									       .dCLK(m32_axi_aclk),
									       .sRST(s_axi_aresetn),
									       .sD_IN(blueDMA_readChannel_byteAlignerFrom_addr_ff$sD_IN),
									       .sENQ(blueDMA_readChannel_byteAlignerFrom_addr_ff$sENQ),
									       .dDEQ(blueDMA_readChannel_byteAlignerFrom_addr_ff$dDEQ),
									       .sFULL_N(),
									       .dEMPTY_N(blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N),
									       .dD_OUT(blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT));

  // submodule blueDMA_readChannel_byteAlignerFrom_incoming
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_readChannel_byteAlignerFrom_incoming(.RST(m32_axi_aresetn),
									.CLK(m32_axi_aclk),
									.D_IN(blueDMA_readChannel_byteAlignerFrom_incoming$D_IN),
									.ENQ(blueDMA_readChannel_byteAlignerFrom_incoming$ENQ),
									.DEQ(blueDMA_readChannel_byteAlignerFrom_incoming$DEQ),
									.CLR(blueDMA_readChannel_byteAlignerFrom_incoming$CLR),
									.D_OUT(blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT),
									.FULL_N(),
									.EMPTY_N(blueDMA_readChannel_byteAlignerFrom_incoming$EMPTY_N));

  // submodule blueDMA_readChannel_byteAlignerFrom_outgoing
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_readChannel_byteAlignerFrom_outgoing(.RST(m32_axi_aresetn),
									.CLK(m32_axi_aclk),
									.D_IN(blueDMA_readChannel_byteAlignerFrom_outgoing$D_IN),
									.ENQ(blueDMA_readChannel_byteAlignerFrom_outgoing$ENQ),
									.DEQ(blueDMA_readChannel_byteAlignerFrom_outgoing$DEQ),
									.CLR(blueDMA_readChannel_byteAlignerFrom_outgoing$CLR),
									.D_OUT(),
									.FULL_N(blueDMA_readChannel_byteAlignerFrom_outgoing$FULL_N),
									.EMPTY_N());

  // submodule blueDMA_readChannel_byteAlignerTo_addr_ff
  SyncFIFO1 #(.dataWidth(32'd160)) blueDMA_readChannel_byteAlignerTo_addr_ff(.sCLK(s_axi_aclk),
									     .dCLK(m64_axi_aclk),
									     .sRST(s_axi_aresetn),
									     .sD_IN(blueDMA_readChannel_byteAlignerTo_addr_ff$sD_IN),
									     .sENQ(blueDMA_readChannel_byteAlignerTo_addr_ff$sENQ),
									     .dDEQ(blueDMA_readChannel_byteAlignerTo_addr_ff$dDEQ),
									     .sFULL_N(),
									     .dEMPTY_N(blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N),
									     .dD_OUT(blueDMA_readChannel_byteAlignerTo_addr_ff$dD_OUT));

  // submodule blueDMA_readChannel_byteAlignerTo_incoming
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_readChannel_byteAlignerTo_incoming(.RST(m64_axi_aresetn),
								      .CLK(m64_axi_aclk),
								      .D_IN(blueDMA_readChannel_byteAlignerTo_incoming$D_IN),
								      .ENQ(blueDMA_readChannel_byteAlignerTo_incoming$ENQ),
								      .DEQ(blueDMA_readChannel_byteAlignerTo_incoming$DEQ),
								      .CLR(blueDMA_readChannel_byteAlignerTo_incoming$CLR),
								      .D_OUT(blueDMA_readChannel_byteAlignerTo_incoming$D_OUT),
								      .FULL_N(),
								      .EMPTY_N(blueDMA_readChannel_byteAlignerTo_incoming$EMPTY_N));

  // submodule blueDMA_readChannel_byteAlignerTo_outgoing
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_readChannel_byteAlignerTo_outgoing(.RST(m64_axi_aresetn),
								      .CLK(m64_axi_aclk),
								      .D_IN(blueDMA_readChannel_byteAlignerTo_outgoing$D_IN),
								      .ENQ(blueDMA_readChannel_byteAlignerTo_outgoing$ENQ),
								      .DEQ(blueDMA_readChannel_byteAlignerTo_outgoing$DEQ),
								      .CLR(blueDMA_readChannel_byteAlignerTo_outgoing$CLR),
								      .D_OUT(),
								      .FULL_N(blueDMA_readChannel_byteAlignerTo_outgoing$FULL_N),
								      .EMPTY_N());

  // submodule blueDMA_readChannel_clockConverter_fifo
  SyncFIFO #(.dataWidth(32'd512),
	     .depth(32'd512),
	     .indxWidth(32'd9)) blueDMA_readChannel_clockConverter_fifo(.sCLK(m32_axi_aclk),
									.dCLK(m64_axi_aclk),
									.sRST(m32_axi_aresetn),
									.sD_IN(blueDMA_readChannel_clockConverter_fifo$sD_IN),
									.sENQ(blueDMA_readChannel_clockConverter_fifo$sENQ),
									.dDEQ(blueDMA_readChannel_clockConverter_fifo$dDEQ),
									.sFULL_N(blueDMA_readChannel_clockConverter_fifo$sFULL_N),
									.dEMPTY_N(blueDMA_readChannel_clockConverter_fifo$dEMPTY_N),
									.dD_OUT(blueDMA_readChannel_clockConverter_fifo$dD_OUT));

  // submodule blueDMA_readChannel_cmdIn
  SizedFIFO #(.p1width(32'd160),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(32'd1)) blueDMA_readChannel_cmdIn(.RST(s_axi_aresetn),
							 .CLK(s_axi_aclk),
							 .D_IN(blueDMA_readChannel_cmdIn$D_IN),
							 .ENQ(blueDMA_readChannel_cmdIn$ENQ),
							 .DEQ(blueDMA_readChannel_cmdIn$DEQ),
							 .CLR(blueDMA_readChannel_cmdIn$CLR),
							 .D_OUT(blueDMA_readChannel_cmdIn$D_OUT),
							 .FULL_N(blueDMA_readChannel_cmdIn$FULL_N),
							 .EMPTY_N(blueDMA_readChannel_cmdIn$EMPTY_N));

  // submodule blueDMA_readChannel_fromDone
  SyncFIFO1 #(.dataWidth(32'd1)) blueDMA_readChannel_fromDone(.sCLK(m32_axi_aclk),
							      .dCLK(s_axi_aclk),
							      .sRST(m32_axi_aresetn),
							      .sD_IN(blueDMA_readChannel_fromDone$sD_IN),
							      .sENQ(blueDMA_readChannel_fromDone$sENQ),
							      .dDEQ(blueDMA_readChannel_fromDone$dDEQ),
							      .sFULL_N(blueDMA_readChannel_fromDone$sFULL_N),
							      .dEMPTY_N(blueDMA_readChannel_fromDone$dEMPTY_N),
							      .dD_OUT());

  // submodule blueDMA_readChannel_fromMasterReq_ff
  SyncFIFO1 #(.dataWidth(32'd100)) blueDMA_readChannel_fromMasterReq_ff(.sCLK(s_axi_aclk),
									.dCLK(m32_axi_aclk),
									.sRST(s_axi_aresetn),
									.sD_IN(blueDMA_readChannel_fromMasterReq_ff$sD_IN),
									.sENQ(blueDMA_readChannel_fromMasterReq_ff$sENQ),
									.dDEQ(blueDMA_readChannel_fromMasterReq_ff$dDEQ),
									.sFULL_N(blueDMA_readChannel_fromMasterReq_ff$sFULL_N),
									.dEMPTY_N(blueDMA_readChannel_fromMasterReq_ff$dEMPTY_N),
									.dD_OUT(blueDMA_readChannel_fromMasterReq_ff$dD_OUT));

  // submodule blueDMA_readChannel_fromMaster_master_rd_in
  SizedFIFO #(.p1width(32'd94),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_readChannel_fromMaster_master_rd_in(.RST(m32_axi_aresetn),
									   .CLK(m32_axi_aclk),
									   .D_IN(blueDMA_readChannel_fromMaster_master_rd_in$D_IN),
									   .ENQ(blueDMA_readChannel_fromMaster_master_rd_in$ENQ),
									   .DEQ(blueDMA_readChannel_fromMaster_master_rd_in$DEQ),
									   .CLR(blueDMA_readChannel_fromMaster_master_rd_in$CLR),
									   .D_OUT(blueDMA_readChannel_fromMaster_master_rd_in$D_OUT),
									   .FULL_N(blueDMA_readChannel_fromMaster_master_rd_in$FULL_N),
									   .EMPTY_N(blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_master_rd_out
  FIFO2 #(.width(32'd516),
	  .guarded(32'd1)) blueDMA_readChannel_fromMaster_master_rd_out(.RST(m32_axi_aresetn),
									.CLK(m32_axi_aclk),
									.D_IN(blueDMA_readChannel_fromMaster_master_rd_out$D_IN),
									.ENQ(blueDMA_readChannel_fromMaster_master_rd_out$ENQ),
									.DEQ(blueDMA_readChannel_fromMaster_master_rd_out$DEQ),
									.CLR(blueDMA_readChannel_fromMaster_master_rd_out$CLR),
									.D_OUT(blueDMA_readChannel_fromMaster_master_rd_out$D_OUT),
									.FULL_N(blueDMA_readChannel_fromMaster_master_rd_out$FULL_N),
									.EMPTY_N(blueDMA_readChannel_fromMaster_master_rd_out$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_maxOutstandingFIFO
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_readChannel_fromMaster_maxOutstandingFIFO(.RST(m32_axi_aresetn),
										 .CLK(m32_axi_aclk),
										 .D_IN(blueDMA_readChannel_fromMaster_maxOutstandingFIFO$D_IN),
										 .ENQ(blueDMA_readChannel_fromMaster_maxOutstandingFIFO$ENQ),
										 .DEQ(blueDMA_readChannel_fromMaster_maxOutstandingFIFO$DEQ),
										 .CLR(blueDMA_readChannel_fromMaster_maxOutstandingFIFO$CLR),
										 .D_OUT(),
										 .FULL_N(blueDMA_readChannel_fromMaster_maxOutstandingFIFO$FULL_N),
										 .EMPTY_N(blueDMA_readChannel_fromMaster_maxOutstandingFIFO$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_outgoingBuffer
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_readChannel_fromMaster_outgoingBuffer(.RST(m32_axi_aresetn),
									 .CLK(m32_axi_aclk),
									 .D_IN(blueDMA_readChannel_fromMaster_outgoingBuffer$D_IN),
									 .ENQ(blueDMA_readChannel_fromMaster_outgoingBuffer$ENQ),
									 .DEQ(blueDMA_readChannel_fromMaster_outgoingBuffer$DEQ),
									 .CLR(blueDMA_readChannel_fromMaster_outgoingBuffer$CLR),
									 .D_OUT(blueDMA_readChannel_fromMaster_outgoingBuffer$D_OUT),
									 .FULL_N(blueDMA_readChannel_fromMaster_outgoingBuffer$FULL_N),
									 .EMPTY_N(blueDMA_readChannel_fromMaster_outgoingBuffer$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_reqGen_incomingBuffer
  FIFO2 #(.width(32'd100),
	  .guarded(32'd1)) blueDMA_readChannel_fromMaster_reqGen_incomingBuffer(.RST(m32_axi_aresetn),
										.CLK(m32_axi_aclk),
										.D_IN(blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_IN),
										.ENQ(blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$ENQ),
										.DEQ(blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$DEQ),
										.CLR(blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$CLR),
										.D_OUT(blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT),
										.FULL_N(blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$FULL_N),
										.EMPTY_N(blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer
  FIFO2 #(.width(32'd112),
	  .guarded(32'd1)) blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer(.RST(m32_axi_aresetn),
										    .CLK(m32_axi_aclk),
										    .D_IN(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_IN),
										    .ENQ(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$ENQ),
										    .DEQ(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$DEQ),
										    .CLR(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$CLR),
										    .D_OUT(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT),
										    .FULL_N(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$FULL_N),
										    .EMPTY_N(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2
  FIFO2 #(.width(32'd138),
	  .guarded(32'd1)) blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2(.RST(m32_axi_aresetn),
										     .CLK(m32_axi_aclk),
										     .D_IN(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_IN),
										     .ENQ(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$ENQ),
										     .DEQ(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$DEQ),
										     .CLR(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$CLR),
										     .D_OUT(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT),
										     .FULL_N(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N),
										     .EMPTY_N(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3
  FIFO2 #(.width(32'd147),
	  .guarded(32'd1)) blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3(.RST(m32_axi_aresetn),
										     .CLK(m32_axi_aclk),
										     .D_IN(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_IN),
										     .ENQ(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$ENQ),
										     .DEQ(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$DEQ),
										     .CLR(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$CLR),
										     .D_OUT(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT),
										     .FULL_N(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N),
										     .EMPTY_N(blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$EMPTY_N));

  // submodule blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer
  FIFO2 #(.width(32'd158),
	  .guarded(32'd1)) blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer(.RST(m32_axi_aresetn),
										.CLK(m32_axi_aclk),
										.D_IN(blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$D_IN),
										.ENQ(blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$ENQ),
										.DEQ(blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$DEQ),
										.CLR(blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$CLR),
										.D_OUT(blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$D_OUT),
										.FULL_N(blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$FULL_N),
										.EMPTY_N(blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$EMPTY_N));

  // submodule blueDMA_readChannel_mimoConv_ff
  SyncFIFO1 #(.dataWidth(32'd64)) blueDMA_readChannel_mimoConv_ff(.sCLK(s_axi_aclk),
								  .dCLK(m64_axi_aclk),
								  .sRST(s_axi_aresetn),
								  .sD_IN(blueDMA_readChannel_mimoConv_ff$sD_IN),
								  .sENQ(blueDMA_readChannel_mimoConv_ff$sENQ),
								  .dDEQ(blueDMA_readChannel_mimoConv_ff$dDEQ),
								  .sFULL_N(blueDMA_readChannel_mimoConv_ff$sFULL_N),
								  .dEMPTY_N(blueDMA_readChannel_mimoConv_ff$dEMPTY_N),
								  .dD_OUT(blueDMA_readChannel_mimoConv_ff$dD_OUT));

  // submodule blueDMA_readChannel_mimo_impl_cmdsIn
  FIFO2 #(.width(32'd64),
	  .guarded(32'd1)) blueDMA_readChannel_mimo_impl_cmdsIn(.RST(m64_axi_aresetn),
								.CLK(m64_axi_aclk),
								.D_IN(blueDMA_readChannel_mimo_impl_cmdsIn$D_IN),
								.ENQ(blueDMA_readChannel_mimo_impl_cmdsIn$ENQ),
								.DEQ(blueDMA_readChannel_mimo_impl_cmdsIn$DEQ),
								.CLR(blueDMA_readChannel_mimo_impl_cmdsIn$CLR),
								.D_OUT(blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT),
								.FULL_N(blueDMA_readChannel_mimo_impl_cmdsIn$FULL_N),
								.EMPTY_N(blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N));

  // submodule blueDMA_readChannel_mimo_impl_incomingFIFO
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_readChannel_mimo_impl_incomingFIFO(.RST(m64_axi_aresetn),
								      .CLK(m64_axi_aclk),
								      .D_IN(blueDMA_readChannel_mimo_impl_incomingFIFO$D_IN),
								      .ENQ(blueDMA_readChannel_mimo_impl_incomingFIFO$ENQ),
								      .DEQ(blueDMA_readChannel_mimo_impl_incomingFIFO$DEQ),
								      .CLR(blueDMA_readChannel_mimo_impl_incomingFIFO$CLR),
								      .D_OUT(blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT),
								      .FULL_N(blueDMA_readChannel_mimo_impl_incomingFIFO$FULL_N),
								      .EMPTY_N(blueDMA_readChannel_mimo_impl_incomingFIFO$EMPTY_N));

  // submodule blueDMA_readChannel_mimo_impl_outgoing
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_readChannel_mimo_impl_outgoing(.RST(m64_axi_aresetn),
								  .CLK(m64_axi_aclk),
								  .D_IN(blueDMA_readChannel_mimo_impl_outgoing$D_IN),
								  .ENQ(blueDMA_readChannel_mimo_impl_outgoing$ENQ),
								  .DEQ(blueDMA_readChannel_mimo_impl_outgoing$DEQ),
								  .CLR(blueDMA_readChannel_mimo_impl_outgoing$CLR),
								  .D_OUT(blueDMA_readChannel_mimo_impl_outgoing$D_OUT),
								  .FULL_N(blueDMA_readChannel_mimo_impl_outgoing$FULL_N),
								  .EMPTY_N(blueDMA_readChannel_mimo_impl_outgoing$EMPTY_N));

  // submodule blueDMA_readChannel_toDone
  SyncFIFO1 #(.dataWidth(32'd1)) blueDMA_readChannel_toDone(.sCLK(m64_axi_aclk),
							    .dCLK(s_axi_aclk),
							    .sRST(m64_axi_aresetn),
							    .sD_IN(blueDMA_readChannel_toDone$sD_IN),
							    .sENQ(blueDMA_readChannel_toDone$sENQ),
							    .dDEQ(blueDMA_readChannel_toDone$dDEQ),
							    .sFULL_N(blueDMA_readChannel_toDone$sFULL_N),
							    .dEMPTY_N(blueDMA_readChannel_toDone$dEMPTY_N),
							    .dD_OUT());

  // submodule blueDMA_readChannel_toMasterReq_ff
  SyncFIFO1 #(.dataWidth(32'd100)) blueDMA_readChannel_toMasterReq_ff(.sCLK(s_axi_aclk),
								      .dCLK(m64_axi_aclk),
								      .sRST(s_axi_aresetn),
								      .sD_IN(blueDMA_readChannel_toMasterReq_ff$sD_IN),
								      .sENQ(blueDMA_readChannel_toMasterReq_ff$sENQ),
								      .dDEQ(blueDMA_readChannel_toMasterReq_ff$dDEQ),
								      .sFULL_N(blueDMA_readChannel_toMasterReq_ff$sFULL_N),
								      .dEMPTY_N(blueDMA_readChannel_toMasterReq_ff$dEMPTY_N),
								      .dD_OUT(blueDMA_readChannel_toMasterReq_ff$dD_OUT));

  // submodule blueDMA_readChannel_toMaster_beatsPerRequestFIFO
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_readChannel_toMaster_beatsPerRequestFIFO(.RST(m64_axi_aresetn),
										.CLK(m64_axi_aclk),
										.D_IN(blueDMA_readChannel_toMaster_beatsPerRequestFIFO$D_IN),
										.ENQ(blueDMA_readChannel_toMaster_beatsPerRequestFIFO$ENQ),
										.DEQ(blueDMA_readChannel_toMaster_beatsPerRequestFIFO$DEQ),
										.CLR(blueDMA_readChannel_toMaster_beatsPerRequestFIFO$CLR),
										.D_OUT(blueDMA_readChannel_toMaster_beatsPerRequestFIFO$D_OUT),
										.FULL_N(blueDMA_readChannel_toMaster_beatsPerRequestFIFO$FULL_N),
										.EMPTY_N(blueDMA_readChannel_toMaster_beatsPerRequestFIFO$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_incomingBuffer
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_incomingBuffer(.RST(m64_axi_aresetn),
								       .CLK(m64_axi_aclk),
								       .D_IN(blueDMA_readChannel_toMaster_incomingBuffer$D_IN),
								       .ENQ(blueDMA_readChannel_toMaster_incomingBuffer$ENQ),
								       .DEQ(blueDMA_readChannel_toMaster_incomingBuffer$DEQ),
								       .CLR(blueDMA_readChannel_toMaster_incomingBuffer$CLR),
								       .D_OUT(blueDMA_readChannel_toMaster_incomingBuffer$D_OUT),
								       .FULL_N(blueDMA_readChannel_toMaster_incomingBuffer$FULL_N),
								       .EMPTY_N(blueDMA_readChannel_toMaster_incomingBuffer$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_master_wr_in_addr
  SizedFIFO #(.p1width(32'd94),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_readChannel_toMaster_master_wr_in_addr(.RST(m64_axi_aresetn),
									      .CLK(m64_axi_aclk),
									      .D_IN(blueDMA_readChannel_toMaster_master_wr_in_addr$D_IN),
									      .ENQ(blueDMA_readChannel_toMaster_master_wr_in_addr$ENQ),
									      .DEQ(blueDMA_readChannel_toMaster_master_wr_in_addr$DEQ),
									      .CLR(blueDMA_readChannel_toMaster_master_wr_in_addr$CLR),
									      .D_OUT(blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT),
									      .FULL_N(blueDMA_readChannel_toMaster_master_wr_in_addr$FULL_N),
									      .EMPTY_N(blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_master_wr_in_data
  FIFO2 #(.width(32'd289),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_master_wr_in_data(.RST(m64_axi_aresetn),
									  .CLK(m64_axi_aclk),
									  .D_IN(blueDMA_readChannel_toMaster_master_wr_in_data$D_IN),
									  .ENQ(blueDMA_readChannel_toMaster_master_wr_in_data$ENQ),
									  .DEQ(blueDMA_readChannel_toMaster_master_wr_in_data$DEQ),
									  .CLR(blueDMA_readChannel_toMaster_master_wr_in_data$CLR),
									  .D_OUT(blueDMA_readChannel_toMaster_master_wr_in_data$D_OUT),
									  .FULL_N(blueDMA_readChannel_toMaster_master_wr_in_data$FULL_N),
									  .EMPTY_N(blueDMA_readChannel_toMaster_master_wr_in_data$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_master_wr_out
  FIFO2 #(.width(32'd3),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_master_wr_out(.RST(m64_axi_aresetn),
								      .CLK(m64_axi_aclk),
								      .D_IN(blueDMA_readChannel_toMaster_master_wr_out$D_IN),
								      .ENQ(blueDMA_readChannel_toMaster_master_wr_out$ENQ),
								      .DEQ(blueDMA_readChannel_toMaster_master_wr_out$DEQ),
								      .CLR(blueDMA_readChannel_toMaster_master_wr_out$CLR),
								      .D_OUT(),
								      .FULL_N(blueDMA_readChannel_toMaster_master_wr_out$FULL_N),
								      .EMPTY_N(blueDMA_readChannel_toMaster_master_wr_out$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_reqGen_incomingBuffer
  FIFO2 #(.width(32'd100),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_reqGen_incomingBuffer(.RST(m64_axi_aresetn),
									      .CLK(m64_axi_aclk),
									      .D_IN(blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_IN),
									      .ENQ(blueDMA_readChannel_toMaster_reqGen_incomingBuffer$ENQ),
									      .DEQ(blueDMA_readChannel_toMaster_reqGen_incomingBuffer$DEQ),
									      .CLR(blueDMA_readChannel_toMaster_reqGen_incomingBuffer$CLR),
									      .D_OUT(blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT),
									      .FULL_N(blueDMA_readChannel_toMaster_reqGen_incomingBuffer$FULL_N),
									      .EMPTY_N(blueDMA_readChannel_toMaster_reqGen_incomingBuffer$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer
  FIFO2 #(.width(32'd110),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_reqGen_intermediateBuffer(.RST(m64_axi_aresetn),
										  .CLK(m64_axi_aclk),
										  .D_IN(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_IN),
										  .ENQ(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$ENQ),
										  .DEQ(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$DEQ),
										  .CLR(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$CLR),
										  .D_OUT(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT),
										  .FULL_N(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$FULL_N),
										  .EMPTY_N(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2
  FIFO2 #(.width(32'd137),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2(.RST(m64_axi_aresetn),
										   .CLK(m64_axi_aclk),
										   .D_IN(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_IN),
										   .ENQ(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$ENQ),
										   .DEQ(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$DEQ),
										   .CLR(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$CLR),
										   .D_OUT(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT),
										   .FULL_N(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$FULL_N),
										   .EMPTY_N(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3
  FIFO2 #(.width(32'd146),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3(.RST(m64_axi_aresetn),
										   .CLK(m64_axi_aclk),
										   .D_IN(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_IN),
										   .ENQ(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$ENQ),
										   .DEQ(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$DEQ),
										   .CLR(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$CLR),
										   .D_OUT(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT),
										   .FULL_N(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$FULL_N),
										   .EMPTY_N(blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$EMPTY_N));

  // submodule blueDMA_readChannel_toMaster_reqGen_outgoingBuffer
  FIFO2 #(.width(32'd157),
	  .guarded(32'd1)) blueDMA_readChannel_toMaster_reqGen_outgoingBuffer(.RST(m64_axi_aresetn),
									      .CLK(m64_axi_aclk),
									      .D_IN(blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$D_IN),
									      .ENQ(blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$ENQ),
									      .DEQ(blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$DEQ),
									      .CLR(blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$CLR),
									      .D_OUT(blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$D_OUT),
									      .FULL_N(blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$FULL_N),
									      .EMPTY_N(blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$EMPTY_N));

  // submodule blueDMA_s_config_readSlave_in
  FIFO1 #(.width(32'd67),
	  .guarded(32'd1)) blueDMA_s_config_readSlave_in(.RST(s_axi_aresetn),
							 .CLK(s_axi_aclk),
							 .D_IN(blueDMA_s_config_readSlave_in$D_IN),
							 .ENQ(blueDMA_s_config_readSlave_in$ENQ),
							 .DEQ(blueDMA_s_config_readSlave_in$DEQ),
							 .CLR(blueDMA_s_config_readSlave_in$CLR),
							 .D_OUT(blueDMA_s_config_readSlave_in$D_OUT),
							 .FULL_N(blueDMA_s_config_readSlave_in$FULL_N),
							 .EMPTY_N(blueDMA_s_config_readSlave_in$EMPTY_N));

  // submodule blueDMA_s_config_readSlave_out
  FIFO1 #(.width(32'd66),
	  .guarded(32'd1)) blueDMA_s_config_readSlave_out(.RST(s_axi_aresetn),
							  .CLK(s_axi_aclk),
							  .D_IN(blueDMA_s_config_readSlave_out$D_IN),
							  .ENQ(blueDMA_s_config_readSlave_out$ENQ),
							  .DEQ(blueDMA_s_config_readSlave_out$DEQ),
							  .CLR(blueDMA_s_config_readSlave_out$CLR),
							  .D_OUT(blueDMA_s_config_readSlave_out$D_OUT),
							  .FULL_N(blueDMA_s_config_readSlave_out$FULL_N),
							  .EMPTY_N(blueDMA_s_config_readSlave_out$EMPTY_N));

  // submodule blueDMA_s_config_writeSlave_in
  FIFO1 #(.width(32'd139),
	  .guarded(32'd1)) blueDMA_s_config_writeSlave_in(.RST(s_axi_aresetn),
							  .CLK(s_axi_aclk),
							  .D_IN(blueDMA_s_config_writeSlave_in$D_IN),
							  .ENQ(blueDMA_s_config_writeSlave_in$ENQ),
							  .DEQ(blueDMA_s_config_writeSlave_in$DEQ),
							  .CLR(blueDMA_s_config_writeSlave_in$CLR),
							  .D_OUT(blueDMA_s_config_writeSlave_in$D_OUT),
							  .FULL_N(blueDMA_s_config_writeSlave_in$FULL_N),
							  .EMPTY_N(blueDMA_s_config_writeSlave_in$EMPTY_N));

  // submodule blueDMA_s_config_writeSlave_out
  FIFO1 #(.width(32'd2),
	  .guarded(32'd1)) blueDMA_s_config_writeSlave_out(.RST(s_axi_aresetn),
							   .CLK(s_axi_aclk),
							   .D_IN(blueDMA_s_config_writeSlave_out$D_IN),
							   .ENQ(blueDMA_s_config_writeSlave_out$ENQ),
							   .DEQ(blueDMA_s_config_writeSlave_out$DEQ),
							   .CLR(blueDMA_s_config_writeSlave_out$CLR),
							   .D_OUT(blueDMA_s_config_writeSlave_out$D_OUT),
							   .FULL_N(blueDMA_s_config_writeSlave_out$FULL_N),
							   .EMPTY_N(blueDMA_s_config_writeSlave_out$EMPTY_N));

  // submodule blueDMA_writeChannel_byteAlignerFrom_addr_ff
  SyncFIFO1 #(.dataWidth(32'd160)) blueDMA_writeChannel_byteAlignerFrom_addr_ff(.sCLK(s_axi_aclk),
										.dCLK(m64_axi_aclk),
										.sRST(s_axi_aresetn),
										.sD_IN(blueDMA_writeChannel_byteAlignerFrom_addr_ff$sD_IN),
										.sENQ(blueDMA_writeChannel_byteAlignerFrom_addr_ff$sENQ),
										.dDEQ(blueDMA_writeChannel_byteAlignerFrom_addr_ff$dDEQ),
										.sFULL_N(),
										.dEMPTY_N(blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N),
										.dD_OUT(blueDMA_writeChannel_byteAlignerFrom_addr_ff$dD_OUT));

  // submodule blueDMA_writeChannel_byteAlignerFrom_incoming
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_writeChannel_byteAlignerFrom_incoming(.RST(m64_axi_aresetn),
									 .CLK(m64_axi_aclk),
									 .D_IN(blueDMA_writeChannel_byteAlignerFrom_incoming$D_IN),
									 .ENQ(blueDMA_writeChannel_byteAlignerFrom_incoming$ENQ),
									 .DEQ(blueDMA_writeChannel_byteAlignerFrom_incoming$DEQ),
									 .CLR(blueDMA_writeChannel_byteAlignerFrom_incoming$CLR),
									 .D_OUT(blueDMA_writeChannel_byteAlignerFrom_incoming$D_OUT),
									 .FULL_N(),
									 .EMPTY_N(blueDMA_writeChannel_byteAlignerFrom_incoming$EMPTY_N));

  // submodule blueDMA_writeChannel_byteAlignerFrom_outgoing
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_writeChannel_byteAlignerFrom_outgoing(.RST(m64_axi_aresetn),
									 .CLK(m64_axi_aclk),
									 .D_IN(blueDMA_writeChannel_byteAlignerFrom_outgoing$D_IN),
									 .ENQ(blueDMA_writeChannel_byteAlignerFrom_outgoing$ENQ),
									 .DEQ(blueDMA_writeChannel_byteAlignerFrom_outgoing$DEQ),
									 .CLR(blueDMA_writeChannel_byteAlignerFrom_outgoing$CLR),
									 .D_OUT(),
									 .FULL_N(blueDMA_writeChannel_byteAlignerFrom_outgoing$FULL_N),
									 .EMPTY_N());

  // submodule blueDMA_writeChannel_byteAlignerTo_addr_ff
  SyncFIFO1 #(.dataWidth(32'd160)) blueDMA_writeChannel_byteAlignerTo_addr_ff(.sCLK(s_axi_aclk),
									      .dCLK(m32_axi_aclk),
									      .sRST(s_axi_aresetn),
									      .sD_IN(blueDMA_writeChannel_byteAlignerTo_addr_ff$sD_IN),
									      .sENQ(blueDMA_writeChannel_byteAlignerTo_addr_ff$sENQ),
									      .dDEQ(blueDMA_writeChannel_byteAlignerTo_addr_ff$dDEQ),
									      .sFULL_N(),
									      .dEMPTY_N(blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N),
									      .dD_OUT(blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT));

  // submodule blueDMA_writeChannel_byteAlignerTo_incoming
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_writeChannel_byteAlignerTo_incoming(.RST(m32_axi_aresetn),
								       .CLK(m32_axi_aclk),
								       .D_IN(blueDMA_writeChannel_byteAlignerTo_incoming$D_IN),
								       .ENQ(blueDMA_writeChannel_byteAlignerTo_incoming$ENQ),
								       .DEQ(blueDMA_writeChannel_byteAlignerTo_incoming$DEQ),
								       .CLR(blueDMA_writeChannel_byteAlignerTo_incoming$CLR),
								       .D_OUT(blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT),
								       .FULL_N(),
								       .EMPTY_N(blueDMA_writeChannel_byteAlignerTo_incoming$EMPTY_N));

  // submodule blueDMA_writeChannel_byteAlignerTo_outgoing
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_writeChannel_byteAlignerTo_outgoing(.RST(m32_axi_aresetn),
								       .CLK(m32_axi_aclk),
								       .D_IN(blueDMA_writeChannel_byteAlignerTo_outgoing$D_IN),
								       .ENQ(blueDMA_writeChannel_byteAlignerTo_outgoing$ENQ),
								       .DEQ(blueDMA_writeChannel_byteAlignerTo_outgoing$DEQ),
								       .CLR(blueDMA_writeChannel_byteAlignerTo_outgoing$CLR),
								       .D_OUT(),
								       .FULL_N(blueDMA_writeChannel_byteAlignerTo_outgoing$FULL_N),
								       .EMPTY_N());

  // submodule blueDMA_writeChannel_clockConverter_fifo
  SyncFIFO #(.dataWidth(32'd512),
	     .depth(32'd512),
	     .indxWidth(32'd9)) blueDMA_writeChannel_clockConverter_fifo(.sCLK(m64_axi_aclk),
									 .dCLK(m32_axi_aclk),
									 .sRST(m64_axi_aresetn),
									 .sD_IN(blueDMA_writeChannel_clockConverter_fifo$sD_IN),
									 .sENQ(blueDMA_writeChannel_clockConverter_fifo$sENQ),
									 .dDEQ(blueDMA_writeChannel_clockConverter_fifo$dDEQ),
									 .sFULL_N(blueDMA_writeChannel_clockConverter_fifo$sFULL_N),
									 .dEMPTY_N(blueDMA_writeChannel_clockConverter_fifo$dEMPTY_N),
									 .dD_OUT(blueDMA_writeChannel_clockConverter_fifo$dD_OUT));

  // submodule blueDMA_writeChannel_cmdIn
  SizedFIFO #(.p1width(32'd160),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(32'd1)) blueDMA_writeChannel_cmdIn(.RST(s_axi_aresetn),
							  .CLK(s_axi_aclk),
							  .D_IN(blueDMA_writeChannel_cmdIn$D_IN),
							  .ENQ(blueDMA_writeChannel_cmdIn$ENQ),
							  .DEQ(blueDMA_writeChannel_cmdIn$DEQ),
							  .CLR(blueDMA_writeChannel_cmdIn$CLR),
							  .D_OUT(blueDMA_writeChannel_cmdIn$D_OUT),
							  .FULL_N(blueDMA_writeChannel_cmdIn$FULL_N),
							  .EMPTY_N(blueDMA_writeChannel_cmdIn$EMPTY_N));

  // submodule blueDMA_writeChannel_fromDone
  SyncFIFO1 #(.dataWidth(32'd1)) blueDMA_writeChannel_fromDone(.sCLK(m64_axi_aclk),
							       .dCLK(s_axi_aclk),
							       .sRST(m64_axi_aresetn),
							       .sD_IN(blueDMA_writeChannel_fromDone$sD_IN),
							       .sENQ(blueDMA_writeChannel_fromDone$sENQ),
							       .dDEQ(blueDMA_writeChannel_fromDone$dDEQ),
							       .sFULL_N(blueDMA_writeChannel_fromDone$sFULL_N),
							       .dEMPTY_N(blueDMA_writeChannel_fromDone$dEMPTY_N),
							       .dD_OUT());

  // submodule blueDMA_writeChannel_fromMasterReq_ff
  SyncFIFO1 #(.dataWidth(32'd100)) blueDMA_writeChannel_fromMasterReq_ff(.sCLK(s_axi_aclk),
									 .dCLK(m64_axi_aclk),
									 .sRST(s_axi_aresetn),
									 .sD_IN(blueDMA_writeChannel_fromMasterReq_ff$sD_IN),
									 .sENQ(blueDMA_writeChannel_fromMasterReq_ff$sENQ),
									 .dDEQ(blueDMA_writeChannel_fromMasterReq_ff$dDEQ),
									 .sFULL_N(blueDMA_writeChannel_fromMasterReq_ff$sFULL_N),
									 .dEMPTY_N(blueDMA_writeChannel_fromMasterReq_ff$dEMPTY_N),
									 .dD_OUT(blueDMA_writeChannel_fromMasterReq_ff$dD_OUT));

  // submodule blueDMA_writeChannel_fromMaster_master_rd_in
  SizedFIFO #(.p1width(32'd94),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_writeChannel_fromMaster_master_rd_in(.RST(m64_axi_aresetn),
									    .CLK(m64_axi_aclk),
									    .D_IN(blueDMA_writeChannel_fromMaster_master_rd_in$D_IN),
									    .ENQ(blueDMA_writeChannel_fromMaster_master_rd_in$ENQ),
									    .DEQ(blueDMA_writeChannel_fromMaster_master_rd_in$DEQ),
									    .CLR(blueDMA_writeChannel_fromMaster_master_rd_in$CLR),
									    .D_OUT(blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT),
									    .FULL_N(blueDMA_writeChannel_fromMaster_master_rd_in$FULL_N),
									    .EMPTY_N(blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_master_rd_out
  FIFO2 #(.width(32'd260),
	  .guarded(32'd1)) blueDMA_writeChannel_fromMaster_master_rd_out(.RST(m64_axi_aresetn),
									 .CLK(m64_axi_aclk),
									 .D_IN(blueDMA_writeChannel_fromMaster_master_rd_out$D_IN),
									 .ENQ(blueDMA_writeChannel_fromMaster_master_rd_out$ENQ),
									 .DEQ(blueDMA_writeChannel_fromMaster_master_rd_out$DEQ),
									 .CLR(blueDMA_writeChannel_fromMaster_master_rd_out$CLR),
									 .D_OUT(blueDMA_writeChannel_fromMaster_master_rd_out$D_OUT),
									 .FULL_N(blueDMA_writeChannel_fromMaster_master_rd_out$FULL_N),
									 .EMPTY_N(blueDMA_writeChannel_fromMaster_master_rd_out$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_maxOutstandingFIFO
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_writeChannel_fromMaster_maxOutstandingFIFO(.RST(m64_axi_aresetn),
										  .CLK(m64_axi_aclk),
										  .D_IN(blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$D_IN),
										  .ENQ(blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$ENQ),
										  .DEQ(blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$DEQ),
										  .CLR(blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$CLR),
										  .D_OUT(),
										  .FULL_N(blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$FULL_N),
										  .EMPTY_N(blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_outgoingBuffer
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_writeChannel_fromMaster_outgoingBuffer(.RST(m64_axi_aresetn),
									  .CLK(m64_axi_aclk),
									  .D_IN(blueDMA_writeChannel_fromMaster_outgoingBuffer$D_IN),
									  .ENQ(blueDMA_writeChannel_fromMaster_outgoingBuffer$ENQ),
									  .DEQ(blueDMA_writeChannel_fromMaster_outgoingBuffer$DEQ),
									  .CLR(blueDMA_writeChannel_fromMaster_outgoingBuffer$CLR),
									  .D_OUT(blueDMA_writeChannel_fromMaster_outgoingBuffer$D_OUT),
									  .FULL_N(blueDMA_writeChannel_fromMaster_outgoingBuffer$FULL_N),
									  .EMPTY_N(blueDMA_writeChannel_fromMaster_outgoingBuffer$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer
  FIFO2 #(.width(32'd100),
	  .guarded(32'd1)) blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer(.RST(m64_axi_aresetn),
										 .CLK(m64_axi_aclk),
										 .D_IN(blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_IN),
										 .ENQ(blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$ENQ),
										 .DEQ(blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$DEQ),
										 .CLR(blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$CLR),
										 .D_OUT(blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT),
										 .FULL_N(blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$FULL_N),
										 .EMPTY_N(blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer
  FIFO2 #(.width(32'd110),
	  .guarded(32'd1)) blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer(.RST(m64_axi_aresetn),
										     .CLK(m64_axi_aclk),
										     .D_IN(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_IN),
										     .ENQ(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$ENQ),
										     .DEQ(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$DEQ),
										     .CLR(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$CLR),
										     .D_OUT(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT),
										     .FULL_N(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$FULL_N),
										     .EMPTY_N(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2
  FIFO2 #(.width(32'd137),
	  .guarded(32'd1)) blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2(.RST(m64_axi_aresetn),
										      .CLK(m64_axi_aclk),
										      .D_IN(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_IN),
										      .ENQ(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$ENQ),
										      .DEQ(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$DEQ),
										      .CLR(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$CLR),
										      .D_OUT(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT),
										      .FULL_N(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N),
										      .EMPTY_N(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3
  FIFO2 #(.width(32'd146),
	  .guarded(32'd1)) blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3(.RST(m64_axi_aresetn),
										      .CLK(m64_axi_aclk),
										      .D_IN(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_IN),
										      .ENQ(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$ENQ),
										      .DEQ(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$DEQ),
										      .CLR(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$CLR),
										      .D_OUT(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT),
										      .FULL_N(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N),
										      .EMPTY_N(blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$EMPTY_N));

  // submodule blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer
  FIFO2 #(.width(32'd157),
	  .guarded(32'd1)) blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer(.RST(m64_axi_aresetn),
										 .CLK(m64_axi_aclk),
										 .D_IN(blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$D_IN),
										 .ENQ(blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$ENQ),
										 .DEQ(blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$DEQ),
										 .CLR(blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$CLR),
										 .D_OUT(blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$D_OUT),
										 .FULL_N(blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$FULL_N),
										 .EMPTY_N(blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$EMPTY_N));

  // submodule blueDMA_writeChannel_mimoConv_ff
  SyncFIFO1 #(.dataWidth(32'd64)) blueDMA_writeChannel_mimoConv_ff(.sCLK(s_axi_aclk),
								   .dCLK(m64_axi_aclk),
								   .sRST(s_axi_aresetn),
								   .sD_IN(blueDMA_writeChannel_mimoConv_ff$sD_IN),
								   .sENQ(blueDMA_writeChannel_mimoConv_ff$sENQ),
								   .dDEQ(blueDMA_writeChannel_mimoConv_ff$dDEQ),
								   .sFULL_N(blueDMA_writeChannel_mimoConv_ff$sFULL_N),
								   .dEMPTY_N(blueDMA_writeChannel_mimoConv_ff$dEMPTY_N),
								   .dD_OUT(blueDMA_writeChannel_mimoConv_ff$dD_OUT));

  // submodule blueDMA_writeChannel_mimo_impl_cmdsIn
  FIFO2 #(.width(32'd64),
	  .guarded(32'd1)) blueDMA_writeChannel_mimo_impl_cmdsIn(.RST(m64_axi_aresetn),
								 .CLK(m64_axi_aclk),
								 .D_IN(blueDMA_writeChannel_mimo_impl_cmdsIn$D_IN),
								 .ENQ(blueDMA_writeChannel_mimo_impl_cmdsIn$ENQ),
								 .DEQ(blueDMA_writeChannel_mimo_impl_cmdsIn$DEQ),
								 .CLR(blueDMA_writeChannel_mimo_impl_cmdsIn$CLR),
								 .D_OUT(blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT),
								 .FULL_N(blueDMA_writeChannel_mimo_impl_cmdsIn$FULL_N),
								 .EMPTY_N(blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N));

  // submodule blueDMA_writeChannel_mimo_impl_incomingFIFO
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) blueDMA_writeChannel_mimo_impl_incomingFIFO(.RST(m64_axi_aresetn),
								       .CLK(m64_axi_aclk),
								       .D_IN(blueDMA_writeChannel_mimo_impl_incomingFIFO$D_IN),
								       .ENQ(blueDMA_writeChannel_mimo_impl_incomingFIFO$ENQ),
								       .DEQ(blueDMA_writeChannel_mimo_impl_incomingFIFO$DEQ),
								       .CLR(blueDMA_writeChannel_mimo_impl_incomingFIFO$CLR),
								       .D_OUT(blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT),
								       .FULL_N(blueDMA_writeChannel_mimo_impl_incomingFIFO$FULL_N),
								       .EMPTY_N(blueDMA_writeChannel_mimo_impl_incomingFIFO$EMPTY_N));

  // submodule blueDMA_writeChannel_mimo_impl_outgoing
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_writeChannel_mimo_impl_outgoing(.RST(m64_axi_aresetn),
								   .CLK(m64_axi_aclk),
								   .D_IN(blueDMA_writeChannel_mimo_impl_outgoing$D_IN),
								   .ENQ(blueDMA_writeChannel_mimo_impl_outgoing$ENQ),
								   .DEQ(blueDMA_writeChannel_mimo_impl_outgoing$DEQ),
								   .CLR(blueDMA_writeChannel_mimo_impl_outgoing$CLR),
								   .D_OUT(blueDMA_writeChannel_mimo_impl_outgoing$D_OUT),
								   .FULL_N(blueDMA_writeChannel_mimo_impl_outgoing$FULL_N),
								   .EMPTY_N(blueDMA_writeChannel_mimo_impl_outgoing$EMPTY_N));

  // submodule blueDMA_writeChannel_toDone
  SyncFIFO1 #(.dataWidth(32'd1)) blueDMA_writeChannel_toDone(.sCLK(m32_axi_aclk),
							     .dCLK(s_axi_aclk),
							     .sRST(m32_axi_aresetn),
							     .sD_IN(blueDMA_writeChannel_toDone$sD_IN),
							     .sENQ(blueDMA_writeChannel_toDone$sENQ),
							     .dDEQ(blueDMA_writeChannel_toDone$dDEQ),
							     .sFULL_N(blueDMA_writeChannel_toDone$sFULL_N),
							     .dEMPTY_N(blueDMA_writeChannel_toDone$dEMPTY_N),
							     .dD_OUT());

  // submodule blueDMA_writeChannel_toMasterReq_ff
  SyncFIFO1 #(.dataWidth(32'd100)) blueDMA_writeChannel_toMasterReq_ff(.sCLK(s_axi_aclk),
								       .dCLK(m32_axi_aclk),
								       .sRST(s_axi_aresetn),
								       .sD_IN(blueDMA_writeChannel_toMasterReq_ff$sD_IN),
								       .sENQ(blueDMA_writeChannel_toMasterReq_ff$sENQ),
								       .dDEQ(blueDMA_writeChannel_toMasterReq_ff$dDEQ),
								       .sFULL_N(blueDMA_writeChannel_toMasterReq_ff$sFULL_N),
								       .dEMPTY_N(blueDMA_writeChannel_toMasterReq_ff$dEMPTY_N),
								       .dD_OUT(blueDMA_writeChannel_toMasterReq_ff$dD_OUT));

  // submodule blueDMA_writeChannel_toMaster_beatsPerRequestFIFO
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_writeChannel_toMaster_beatsPerRequestFIFO(.RST(m32_axi_aresetn),
										 .CLK(m32_axi_aclk),
										 .D_IN(blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$D_IN),
										 .ENQ(blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$ENQ),
										 .DEQ(blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$DEQ),
										 .CLR(blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$CLR),
										 .D_OUT(blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$D_OUT),
										 .FULL_N(blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$FULL_N),
										 .EMPTY_N(blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_incomingBuffer
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_incomingBuffer(.RST(m32_axi_aresetn),
									.CLK(m32_axi_aclk),
									.D_IN(blueDMA_writeChannel_toMaster_incomingBuffer$D_IN),
									.ENQ(blueDMA_writeChannel_toMaster_incomingBuffer$ENQ),
									.DEQ(blueDMA_writeChannel_toMaster_incomingBuffer$DEQ),
									.CLR(blueDMA_writeChannel_toMaster_incomingBuffer$CLR),
									.D_OUT(blueDMA_writeChannel_toMaster_incomingBuffer$D_OUT),
									.FULL_N(blueDMA_writeChannel_toMaster_incomingBuffer$FULL_N),
									.EMPTY_N(blueDMA_writeChannel_toMaster_incomingBuffer$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_master_wr_in_addr
  SizedFIFO #(.p1width(32'd94),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) blueDMA_writeChannel_toMaster_master_wr_in_addr(.RST(m32_axi_aresetn),
									       .CLK(m32_axi_aclk),
									       .D_IN(blueDMA_writeChannel_toMaster_master_wr_in_addr$D_IN),
									       .ENQ(blueDMA_writeChannel_toMaster_master_wr_in_addr$ENQ),
									       .DEQ(blueDMA_writeChannel_toMaster_master_wr_in_addr$DEQ),
									       .CLR(blueDMA_writeChannel_toMaster_master_wr_in_addr$CLR),
									       .D_OUT(blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT),
									       .FULL_N(blueDMA_writeChannel_toMaster_master_wr_in_addr$FULL_N),
									       .EMPTY_N(blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_master_wr_in_data
  FIFO2 #(.width(32'd577),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_master_wr_in_data(.RST(m32_axi_aresetn),
									   .CLK(m32_axi_aclk),
									   .D_IN(blueDMA_writeChannel_toMaster_master_wr_in_data$D_IN),
									   .ENQ(blueDMA_writeChannel_toMaster_master_wr_in_data$ENQ),
									   .DEQ(blueDMA_writeChannel_toMaster_master_wr_in_data$DEQ),
									   .CLR(blueDMA_writeChannel_toMaster_master_wr_in_data$CLR),
									   .D_OUT(blueDMA_writeChannel_toMaster_master_wr_in_data$D_OUT),
									   .FULL_N(blueDMA_writeChannel_toMaster_master_wr_in_data$FULL_N),
									   .EMPTY_N(blueDMA_writeChannel_toMaster_master_wr_in_data$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_master_wr_out
  FIFO2 #(.width(32'd3),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_master_wr_out(.RST(m32_axi_aresetn),
								       .CLK(m32_axi_aclk),
								       .D_IN(blueDMA_writeChannel_toMaster_master_wr_out$D_IN),
								       .ENQ(blueDMA_writeChannel_toMaster_master_wr_out$ENQ),
								       .DEQ(blueDMA_writeChannel_toMaster_master_wr_out$DEQ),
								       .CLR(blueDMA_writeChannel_toMaster_master_wr_out$CLR),
								       .D_OUT(),
								       .FULL_N(blueDMA_writeChannel_toMaster_master_wr_out$FULL_N),
								       .EMPTY_N(blueDMA_writeChannel_toMaster_master_wr_out$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_reqGen_incomingBuffer
  FIFO2 #(.width(32'd100),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_reqGen_incomingBuffer(.RST(m32_axi_aresetn),
									       .CLK(m32_axi_aclk),
									       .D_IN(blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_IN),
									       .ENQ(blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$ENQ),
									       .DEQ(blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$DEQ),
									       .CLR(blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$CLR),
									       .D_OUT(blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT),
									       .FULL_N(blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$FULL_N),
									       .EMPTY_N(blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer
  FIFO2 #(.width(32'd112),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer(.RST(m32_axi_aresetn),
										   .CLK(m32_axi_aclk),
										   .D_IN(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_IN),
										   .ENQ(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$ENQ),
										   .DEQ(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$DEQ),
										   .CLR(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$CLR),
										   .D_OUT(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT),
										   .FULL_N(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$FULL_N),
										   .EMPTY_N(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2
  FIFO2 #(.width(32'd138),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2(.RST(m32_axi_aresetn),
										    .CLK(m32_axi_aclk),
										    .D_IN(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_IN),
										    .ENQ(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$ENQ),
										    .DEQ(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$DEQ),
										    .CLR(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$CLR),
										    .D_OUT(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT),
										    .FULL_N(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$FULL_N),
										    .EMPTY_N(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3
  FIFO2 #(.width(32'd147),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3(.RST(m32_axi_aresetn),
										    .CLK(m32_axi_aclk),
										    .D_IN(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_IN),
										    .ENQ(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$ENQ),
										    .DEQ(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$DEQ),
										    .CLR(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$CLR),
										    .D_OUT(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT),
										    .FULL_N(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$FULL_N),
										    .EMPTY_N(blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$EMPTY_N));

  // submodule blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer
  FIFO2 #(.width(32'd158),
	  .guarded(32'd1)) blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer(.RST(m32_axi_aresetn),
									       .CLK(m32_axi_aclk),
									       .D_IN(blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$D_IN),
									       .ENQ(blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$ENQ),
									       .DEQ(blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$DEQ),
									       .CLR(blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$CLR),
									       .D_OUT(blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$D_OUT),
									       .FULL_N(blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$FULL_N),
									       .EMPTY_N(blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$EMPTY_N));

  // rule RL_blueDMA_writeChannel_fromMaster_fillBuffer
  assign WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_fillBuffer =
	     blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_task_data_output_reg[32:6] ==
	     27'd0 &&
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[95:69] ==
	     27'd0 ;

  // rule RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest
  assign WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$FULL_N ;

  // rule RL_blueDMA_writeChannel_fromMaster_placeRequest
  assign WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest =
	     blueDMA_writeChannel_fromMaster_master_rd_in$FULL_N &&
	     blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$FULL_N &&
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[95:69] !=
	     27'd0 ;

  // rule RL_blueDMA_writeChannel_fromMaster_forwardData
  assign WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_forwardData =
	     blueDMA_writeChannel_fromMaster_master_rd_out$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_outgoingBuffer$FULL_N &&
	     blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_task_data_output_reg[32:6] !=
	     27'd0 ;

  // rule RL_blueDMA_writeChannel_toMaster_fillBuffer
  assign WILL_FIRE_RL_blueDMA_writeChannel_toMaster_fillBuffer =
	     blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_task_data_output_reg[32:7] ==
	     26'd0 &&
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[94:69] ==
	     26'd0 &&
	     blueDMA_writeChannel_toMaster_outstanding_writes == 8'd0 ;

  // rule RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest
  assign WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$FULL_N ;

  // rule RL_blueDMA_writeChannel_toMaster_placeRequest
  assign WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$FULL_N &&
	     blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$FULL_N &&
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[94:69] !=
	     26'd0 &&
	     blueDMA_writeChannel_toMaster_incomingBuffer$EMPTY_N ;

  // rule RL_blueDMA_writeChannel_toMaster_forwardData
  assign WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData =
	     blueDMA_writeChannel_toMaster_incomingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_master_wr_in_data$FULL_N &&
	     blueDMA_writeChannel_toMaster_task_data_output_reg[32:7] !=
	     26'd0 ;

  // rule RL_blueDMA_writeChannel_mimo_impl_enqueueOut
  assign WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_enqueueOut =
	     blueDMA_writeChannel_mimo_impl_outgoing$FULL_N &&
	     blueDMA_writeChannel_mimo_impl_hasWordsOut &&
	     (blueDMA_writeChannel_mimo_impl_wordInCntr >= 8'd64 ||
	      !blueDMA_writeChannel_mimo_impl_hasWordsIn) ;

  // rule RL_blueDMA_writeChannel_mimo_impl_processInput
  assign WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput =
	     blueDMA_writeChannel_mimo_impl_incomingFIFO$EMPTY_N &&
	     8'd96 - x__h37337 >= 8'd32 &&
	     blueDMA_writeChannel_mimo_impl_totalWordCounterIn != 32'd0 ;

  // rule RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput
  assign WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput =
	     blueDMA_writeChannel_byteAlignerFrom_outgoing$FULL_N &&
	     !blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     blueDMA_writeChannel_byteAlignerFrom_fetchedDatum &&
	     !blueDMA_writeChannel_byteAlignerFrom_bytes_lef_ETC___d4199 &&
	     !blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData
  assign WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData =
	     blueDMA_writeChannel_byteAlignerFrom_incoming$EMPTY_N &&
	     !blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     !blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$port1__read &&
	     blueDMA_writeChannel_byteAlignerFrom_bytes_in__ETC___d4184 &&
	     !blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast
  assign CAN_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast =
	     blueDMA_writeChannel_byteAlignerFrom_outgoing$FULL_N &&
	     !blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     !blueDMA_writeChannel_byteAlignerFrom_fetchedDatum &&
	     !blueDMA_writeChannel_byteAlignerFrom_bytes_in__ETC___d4184 &&
	     blueDMA_writeChannel_byteAlignerFrom_bytes_out <
	     blueDMA_writeChannel_byteAlignerFrom_bytes_total ;
  assign WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast =
	     CAN_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast &&
	     !blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput
  assign WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput =
	     blueDMA_writeChannel_byteAlignerTo_outgoing$FULL_N &&
	     !blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     blueDMA_writeChannel_byteAlignerTo_fetchedDatum &&
	     !blueDMA_writeChannel_byteAlignerTo_bytes_left__ETC___d9003 &&
	     !blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData
  assign WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData =
	     blueDMA_writeChannel_byteAlignerTo_incoming$EMPTY_N &&
	     !blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     !blueDMA_writeChannel_byteAlignerTo_fetchedDatum$port1__read &&
	     blueDMA_writeChannel_byteAlignerTo_bytes_in_23_ETC___d4241 &&
	     !blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast
  assign CAN_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast =
	     blueDMA_writeChannel_byteAlignerTo_outgoing$FULL_N &&
	     !blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     !blueDMA_writeChannel_byteAlignerTo_fetchedDatum &&
	     !blueDMA_writeChannel_byteAlignerTo_bytes_in_23_ETC___d4241 &&
	     blueDMA_writeChannel_byteAlignerTo_bytes_out <
	     blueDMA_writeChannel_byteAlignerTo_bytes_total ;
  assign WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast =
	     CAN_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast &&
	     !blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_readChannel_fromMaster_fillBuffer
  assign WILL_FIRE_RL_blueDMA_readChannel_fromMaster_fillBuffer =
	     blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_task_data_output_reg[32:7] ==
	     26'd0 &&
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[94:69] ==
	     26'd0 ;

  // rule RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest
  assign WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$FULL_N ;

  // rule RL_blueDMA_readChannel_fromMaster_placeRequest
  assign WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest =
	     blueDMA_readChannel_fromMaster_master_rd_in$FULL_N &&
	     blueDMA_readChannel_fromMaster_maxOutstandingFIFO$FULL_N &&
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[94:69] !=
	     26'd0 ;

  // rule RL_blueDMA_readChannel_fromMaster_forwardData
  assign WILL_FIRE_RL_blueDMA_readChannel_fromMaster_forwardData =
	     blueDMA_readChannel_fromMaster_master_rd_out$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_outgoingBuffer$FULL_N &&
	     blueDMA_readChannel_fromMaster_maxOutstandingFIFO$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_task_data_output_reg[32:7] !=
	     26'd0 ;

  // rule RL_blueDMA_readChannel_toMaster_fillBuffer
  assign WILL_FIRE_RL_blueDMA_readChannel_toMaster_fillBuffer =
	     blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$EMPTY_N &&
	     blueDMA_readChannel_toMaster_task_data_output_reg[32:6] ==
	     27'd0 &&
	     blueDMA_readChannel_toMaster_task_data_requests_reg[95:69] ==
	     27'd0 &&
	     blueDMA_readChannel_toMaster_outstanding_writes == 8'd0 ;

  // rule RL_blueDMA_readChannel_toMaster_reqGen_finishRequest
  assign WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$EMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$FULL_N ;

  // rule RL_blueDMA_readChannel_toMaster_placeRequest
  assign WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$FULL_N &&
	     blueDMA_readChannel_toMaster_beatsPerRequestFIFO$FULL_N &&
	     blueDMA_readChannel_toMaster_task_data_requests_reg[95:69] !=
	     27'd0 &&
	     blueDMA_readChannel_toMaster_incomingBuffer$EMPTY_N ;

  // rule RL_blueDMA_readChannel_toMaster_forwardData
  assign WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData =
	     blueDMA_readChannel_toMaster_incomingBuffer$EMPTY_N &&
	     blueDMA_readChannel_toMaster_beatsPerRequestFIFO$EMPTY_N &&
	     blueDMA_readChannel_toMaster_master_wr_in_data$FULL_N &&
	     blueDMA_readChannel_toMaster_task_data_output_reg[32:6] !=
	     27'd0 ;

  // rule RL_blueDMA_readChannel_mimo_impl_enqueueOut
  assign WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_enqueueOut =
	     blueDMA_readChannel_mimo_impl_outgoing$FULL_N &&
	     blueDMA_readChannel_mimo_impl_hasWordsOut &&
	     (blueDMA_readChannel_mimo_impl_wordInCntr >= 8'd32 ||
	      !blueDMA_readChannel_mimo_impl_hasWordsIn) ;

  // rule RL_blueDMA_readChannel_mimo_impl_processInput
  assign WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput =
	     blueDMA_readChannel_mimo_impl_incomingFIFO$EMPTY_N &&
	     8'd96 - x__h280781 >= 8'd64 &&
	     blueDMA_readChannel_mimo_impl_totalWordCounterIn != 32'd0 ;

  // rule RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput
  assign WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput =
	     blueDMA_readChannel_byteAlignerFrom_outgoing$FULL_N &&
	     !blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     blueDMA_readChannel_byteAlignerFrom_fetchedDatum &&
	     !blueDMA_readChannel_byteAlignerFrom_bytes_left_ETC___d21297 &&
	     !blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData
  assign WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData =
	     blueDMA_readChannel_byteAlignerFrom_incoming$EMPTY_N &&
	     !blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     !blueDMA_readChannel_byteAlignerFrom_fetchedDatum$port1__read &&
	     blueDMA_readChannel_byteAlignerFrom_bytes_in_6_ETC___d16535 &&
	     !blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast
  assign CAN_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast =
	     blueDMA_readChannel_byteAlignerFrom_outgoing$FULL_N &&
	     !blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     !blueDMA_readChannel_byteAlignerFrom_fetchedDatum &&
	     !blueDMA_readChannel_byteAlignerFrom_bytes_in_6_ETC___d16535 &&
	     blueDMA_readChannel_byteAlignerFrom_bytes_out <
	     blueDMA_readChannel_byteAlignerFrom_bytes_total ;
  assign WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast =
	     CAN_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast &&
	     !blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_readChannel_byteAlignerTo_forwardOutput
  assign WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput =
	     blueDMA_readChannel_byteAlignerTo_outgoing$FULL_N &&
	     !blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     blueDMA_readChannel_byteAlignerTo_fetchedDatum &&
	     !blueDMA_readChannel_byteAlignerTo_bytes_left_i_ETC___d21358 &&
	     !blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_readChannel_byteAlignerTo_fetchNewData
  assign WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData =
	     blueDMA_readChannel_byteAlignerTo_incoming$EMPTY_N &&
	     !blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     !blueDMA_readChannel_byteAlignerTo_fetchedDatum$port1__read &&
	     blueDMA_readChannel_byteAlignerTo_bytes_in_134_ETC___d21343 &&
	     !blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast
  assign CAN_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast =
	     blueDMA_readChannel_byteAlignerTo_outgoing$FULL_N &&
	     !blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     !blueDMA_readChannel_byteAlignerTo_fetchedDatum &&
	     !blueDMA_readChannel_byteAlignerTo_bytes_in_134_ETC___d21343 &&
	     blueDMA_readChannel_byteAlignerTo_bytes_out <
	     blueDMA_readChannel_byteAlignerTo_bytes_total ;
  assign WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast =
	     CAN_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast &&
	     !blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd0 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_1
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_1 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd1 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_2
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_2 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd3 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_3
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd2 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_4
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd6 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_5
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd7 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_6
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd8 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_7
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd9 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_8
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd10 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_9
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd11 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_10
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd12 ;

  // rule RL_blueDMA_s_config_axiReadSpecialIsHandled_11
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd13 ;

  // rule RL_blueDMA_s_config_axiReadSpecial
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd0 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadSpecial_1
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd1 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadSpecial_2
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd3 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadSpecial_3
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd2 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadSpecial_4
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd6 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_readChannel_handleCommand
  assign WILL_FIRE_RL_blueDMA_readChannel_handleCommand =
	     blueDMA_readChannel_fromMasterReq_ff$sFULL_N &&
	     blueDMA_readChannel_toMasterReq_ff$sFULL_N &&
	     blueDMA_readChannel_mimoConv_ff$sFULL_N &&
	     blueDMA_readChannel_cmdIn$EMPTY_N &&
	     !blueDMA_readChannel_opInProgress ;

  // rule RL_blueDMA_s_config_axiReadSpecial_5
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd7 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_writeChannel_handleCommand
  assign WILL_FIRE_RL_blueDMA_writeChannel_handleCommand =
	     blueDMA_writeChannel_fromMasterReq_ff$sFULL_N &&
	     blueDMA_writeChannel_toMasterReq_ff$sFULL_N &&
	     blueDMA_writeChannel_mimoConv_ff$sFULL_N &&
	     blueDMA_writeChannel_cmdIn$EMPTY_N &&
	     !blueDMA_writeChannel_opInProgress ;

  // rule RL_blueDMA_s_config_axiReadSpecial_7
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd9 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadSpecial_6
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd8 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_readChannel_setInterrupt
  assign WILL_FIRE_RL_blueDMA_readChannel_setInterrupt =
	     blueDMA_readChannel_fromDone$dEMPTY_N &&
	     blueDMA_readChannel_toDone$dEMPTY_N &&
	     blueDMA_readChannel_opInProgress ;

  // rule RL_blueDMA_s_config_axiReadSpecial_8
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd10 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadSpecial_9
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd11 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadSpecial_10
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd12 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_writeChannel_setInterrupt
  assign WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt =
	     blueDMA_writeChannel_fromDone$dEMPTY_N &&
	     blueDMA_writeChannel_toDone$dEMPTY_N &&
	     blueDMA_writeChannel_opInProgress ;

  // rule RL_blueDMA_s_config_axiReadSpecial_11
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     blueDMA_s_config_readSlave_in$D_OUT[9:6] == 4'd13 &&
	     !blueDMA_s_config_readBusy ;

  // rule RL_blueDMA_s_config_axiReadFallback
  assign WILL_FIRE_RL_blueDMA_s_config_axiReadFallback =
	     blueDMA_s_config_readSlave_in$EMPTY_N &&
	     blueDMA_s_config_readSlave_out$FULL_N &&
	     !blueDMA_s_config_readIsHandled$whas ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecialIsHandled
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd4 ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecial
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_out$FULL_N &&
	     blueDMA_cmdsIn$FULL_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd4 &&
	     !blueDMA_s_config_writeBusy ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd0 ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecial_1
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_out$FULL_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd0 &&
	     !blueDMA_s_config_writeBusy ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd1 ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecial_2
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_out$FULL_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd1 &&
	     !blueDMA_s_config_writeBusy ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd2 ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecial_3
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_out$FULL_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd2 &&
	     !blueDMA_s_config_writeBusy ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd10 ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecial_4
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_out$FULL_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd10 &&
	     !blueDMA_s_config_writeBusy ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd13 ;

  // rule RL_blueDMA_s_config_1_axiWriteSpecial_5
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_out$FULL_N &&
	     blueDMA_s_config_writeSlave_in$D_OUT[81:78] == 4'd13 &&
	     !blueDMA_s_config_writeBusy ;

  // rule RL_blueDMA_s_config_1_axiWriteFallback
  assign WILL_FIRE_RL_blueDMA_s_config_1_axiWriteFallback =
	     blueDMA_s_config_writeSlave_in$EMPTY_N &&
	     blueDMA_s_config_writeSlave_out$FULL_N &&
	     !blueDMA_s_config_writeIsHandled$whas &&
	     !WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	     !WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	     !WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	     !WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	     !WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	     !WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial ;

  // inputs to muxes for submodule ports
  assign MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__SEL_2 =
	     blueDMA_readChannel_toMaster_master_wr_out$EMPTY_N &&
	     !WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ;
  assign MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__SEL_2 =
	     blueDMA_writeChannel_toMaster_master_wr_out$EMPTY_N &&
	     !WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ;
  assign MUX_blueDMA_readChannel_byteAlignerFrom_buffer$port0__write_1__VAL_1 =
	     { 512'd0,
	       blueDMA_readChannel_byteAlignerFrom_buffer[1023:512] } ;
  assign MUX_blueDMA_readChannel_byteAlignerFrom_bytes_in$write_1__VAL_1 =
	     blueDMA_readChannel_byteAlignerFrom_bytes_in + b__h949806 ;
  assign MUX_blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1__VAL_1 =
	     blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer -
	     blueDMA_readChannel_byteAlignerFrom_bytes_out_needed ;
  assign MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_1 =
	     blueDMA_readChannel_byteAlignerFrom_bytes_out + b__h981285 ;
  assign MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_2 =
	     blueDMA_readChannel_byteAlignerFrom_bytes_out + 32'd512 ;
  assign MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$write_1__VAL_1 =
	     7'd64 - b__h1007285 ;
  assign MUX_blueDMA_readChannel_byteAlignerTo_buffer$port0__write_1__VAL_1 =
	     { 256'd0, blueDMA_readChannel_byteAlignerTo_buffer[511:256] } ;
  assign MUX_blueDMA_readChannel_byteAlignerTo_bytes_in$write_1__VAL_1 =
	     blueDMA_readChannel_byteAlignerTo_bytes_in + 32'd32 ;
  assign MUX_blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1__VAL_1 =
	     blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer -
	     blueDMA_readChannel_byteAlignerTo_bytes_out_needed ;
  assign MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_1 =
	     blueDMA_readChannel_byteAlignerTo_bytes_out + b__h1038262 ;
  assign MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_2 =
	     blueDMA_readChannel_byteAlignerTo_bytes_out + 32'd256 ;
  assign MUX_blueDMA_readChannel_byteAlignerTo_bytes_out_needed$write_1__VAL_1 =
	     6'd32 - b__h1051513 ;
  assign MUX_blueDMA_readChannel_fromMaster_task_data_output_reg$write_1__VAL_1 =
	     { blueDMA_readChannel_fromMaster_task_data_output_reg[44:33],
	       x_transfers_total__h252686,
	       blueDMA_readChannel_fromMaster_task_data_output_reg[6:0] } ;
  assign MUX_blueDMA_readChannel_fromMaster_task_data_requests_reg$write_1__VAL_1 =
	     { blueDMA_readChannel_fromMaster_task_data_requests_reg[112:95],
	       x_requests_total__h252351,
	       blueDMA_readChannel_fromMaster_task_data_requests_reg[68:38],
	       x_address_dynamic__h252353,
	       12'd0,
	       blueDMA_readChannel_fromMaster_task_data_requests_reg[4:1],
	       1'd0 } ;
  assign MUX_blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_1 =
	     { blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q66[25:0],
	       6'd0 } >>
	     6 ;
  assign MUX_blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_2 =
	     blueDMA_readChannel_mimo_impl_totalWordCounterIn - 32'd1 ;
  assign MUX_blueDMA_readChannel_mimo_impl_totalWordCounterOut$write_1__VAL_1 =
	     { blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q67[26:0],
	       5'd0 } >>
	     5 ;
  assign MUX_blueDMA_readChannel_mimo_impl_totalWordCounterOut$write_1__VAL_2 =
	     blueDMA_readChannel_mimo_impl_totalWordCounterOut - 32'd1 ;
  assign MUX_blueDMA_readChannel_mimo_impl_wordInCntr$port1__write_1__VAL_2 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       x__h280781 + { _2_MINUS_b74138__q71[2:0], 5'd0 } :
	       x__h280781 + 8'd64 ;
  assign MUX_blueDMA_readChannel_toMaster_beatsThisRequestCntr$write_1__VAL_1 =
	     blueDMA_readChannel_toMaster_beatsThisRequestC_ETC___d9487 ?
	       8'd0 :
	       beatsThisRequestCntrT__h257391 ;
  assign MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__VAL_1 =
	     blueDMA_readChannel_toMaster_outstanding_writes + 8'd1 ;
  assign MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__VAL_2 =
	     blueDMA_readChannel_toMaster_outstanding_writes - 8'd1 ;
  assign MUX_blueDMA_readChannel_toMaster_task_data_output_reg$write_1__VAL_1 =
	     { blueDMA_readChannel_toMaster_task_data_output_reg[42:33],
	       x_transfers_total__h263015,
	       blueDMA_readChannel_toMaster_task_data_output_reg[5:1],
	       1'd0 } ;
  assign MUX_blueDMA_readChannel_toMaster_task_data_requests_reg$write_1__VAL_1 =
	     { blueDMA_readChannel_toMaster_task_data_requests_reg[113:96],
	       x_requests_total__h257123,
	       blueDMA_readChannel_toMaster_task_data_requests_reg[68:38],
	       x_address_dynamic__h257125,
	       12'd0,
	       blueDMA_readChannel_toMaster_task_data_requests_reg[4:1],
	       1'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_1 =
	     { blueDMA_host_addr, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_2 =
	     { blueDMA_fpga_addr, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_3 =
	     { blueDMA_id, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_4 =
	     { blueDMA_transfer_length, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_5 =
	     { v__h1078556, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_6 =
	     { v__h1078699, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_7 =
	     { v__h1078842, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_8 =
	     { v__h1078986, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_9 =
	     { v__h1079130, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_10 =
	     { v__h1079273, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_11 =
	     { v__h1079417, 2'd0 } ;
  assign MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_12 =
	     { v__h1079561, 2'd0 } ;
  assign MUX_blueDMA_writeChannel_byteAlignerFrom_buffer$port0__write_1__VAL_1 =
	     { 256'd0,
	       blueDMA_writeChannel_byteAlignerFrom_buffer[511:256] } ;
  assign MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_in$write_1__VAL_1 =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_in + 32'd32 ;
  assign MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1__VAL_1 =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer -
	     blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed ;
  assign MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_1 =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_out + b__h122383 ;
  assign MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_2 =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_out + 32'd256 ;
  assign MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$write_1__VAL_1 =
	     6'd32 - b__h135648 ;
  assign MUX_blueDMA_writeChannel_byteAlignerTo_buffer$port0__write_1__VAL_1 =
	     { 512'd0, blueDMA_writeChannel_byteAlignerTo_buffer[1023:512] } ;
  assign MUX_blueDMA_writeChannel_byteAlignerTo_bytes_in$write_1__VAL_1 =
	     blueDMA_writeChannel_byteAlignerTo_bytes_in + b__h177348 ;
  assign MUX_blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1__VAL_1 =
	     blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer -
	     blueDMA_writeChannel_byteAlignerTo_bytes_out_needed ;
  assign MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_1 =
	     blueDMA_writeChannel_byteAlignerTo_bytes_out + b__h208827 ;
  assign MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_2 =
	     blueDMA_writeChannel_byteAlignerTo_bytes_out + 32'd512 ;
  assign MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$write_1__VAL_1 =
	     7'd64 - b__h234809 ;
  assign MUX_blueDMA_writeChannel_fromMaster_task_data_output_reg$write_1__VAL_1 =
	     { blueDMA_writeChannel_fromMaster_task_data_output_reg[42:33],
	       x_transfers_total__h4310,
	       blueDMA_writeChannel_fromMaster_task_data_output_reg[5:0] } ;
  assign MUX_blueDMA_writeChannel_fromMaster_task_data_requests_reg$write_1__VAL_1 =
	     { blueDMA_writeChannel_fromMaster_task_data_requests_reg[113:96],
	       x_requests_total__h3975,
	       blueDMA_writeChannel_fromMaster_task_data_requests_reg[68:38],
	       x_address_dynamic__h3977,
	       12'd0,
	       blueDMA_writeChannel_fromMaster_task_data_requests_reg[4:1],
	       1'd0 } ;
  assign MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_1 =
	     { blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q68[26:0],
	       5'd0 } >>
	     5 ;
  assign MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_2 =
	     blueDMA_writeChannel_mimo_impl_totalWordCounterIn - 32'd1 ;
  assign MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterOut$write_1__VAL_1 =
	     { blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q69[25:0],
	       6'd0 } >>
	     6 ;
  assign MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterOut$write_1__VAL_2 =
	     blueDMA_writeChannel_mimo_impl_totalWordCounterOut - 32'd1 ;
  assign MUX_blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1__VAL_1 =
	     { 2'd0,
	       blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q70[0],
	       5'd0 } ;
  assign MUX_blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1__VAL_2 =
	     blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r ?
	       x__h37337 + 8'd64 :
	       x__h37337 + 8'd32 ;
  assign MUX_blueDMA_writeChannel_toMaster_beatsThisRequestCntr$write_1__VAL_1 =
	     blueDMA_writeChannel_toMaster_beatsThisRequest_ETC___d391 ?
	       8'd0 :
	       beatsThisRequestCntrT__h9018 ;
  assign MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__VAL_1 =
	     blueDMA_writeChannel_toMaster_outstanding_writes + 8'd1 ;
  assign MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__VAL_2 =
	     blueDMA_writeChannel_toMaster_outstanding_writes - 8'd1 ;
  assign MUX_blueDMA_writeChannel_toMaster_task_data_output_reg$write_1__VAL_1 =
	     { blueDMA_writeChannel_toMaster_task_data_output_reg[44:33],
	       x_transfers_total__h20050,
	       blueDMA_writeChannel_toMaster_task_data_output_reg[6:1],
	       1'd0 } ;
  assign MUX_blueDMA_writeChannel_toMaster_task_data_requests_reg$write_1__VAL_1 =
	     { blueDMA_writeChannel_toMaster_task_data_requests_reg[112:95],
	       x_requests_total__h8750,
	       blueDMA_writeChannel_toMaster_task_data_requests_reg[68:38],
	       x_address_dynamic__h8752,
	       12'd0,
	       blueDMA_writeChannel_toMaster_task_data_requests_reg[4:1],
	       1'd0 } ;

  // inlined wires
  always@(blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT)
  begin
    case (blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[14:11])
      4'd0, 4'd1, 4'd2, 4'd3, 4'd10, 4'd14, 4'd15:
	  blueDMA_writeChannel_fromMaster_master_rd_warcache$wget =
	      blueDMA_writeChannel_fromMaster_master_rd_in$D_OUT[14:11];
      default: blueDMA_writeChannel_fromMaster_master_rd_warcache$wget =
		   4'd11;
    endcase
  end
  always@(blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT)
  begin
    case (blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[14:11])
      4'd0, 4'd1, 4'd2, 4'd3, 4'd6, 4'd7, 4'd14:
	  blueDMA_writeChannel_toMaster_master_wr_wawcache$wget =
	      blueDMA_writeChannel_toMaster_master_wr_in_addr$D_OUT[14:11];
      default: blueDMA_writeChannel_toMaster_master_wr_wawcache$wget = 4'd15;
    endcase
  end
  always@(blueDMA_readChannel_fromMaster_master_rd_in$D_OUT)
  begin
    case (blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[14:11])
      4'd0, 4'd1, 4'd2, 4'd3, 4'd10, 4'd14, 4'd15:
	  blueDMA_readChannel_fromMaster_master_rd_warcache$wget =
	      blueDMA_readChannel_fromMaster_master_rd_in$D_OUT[14:11];
      default: blueDMA_readChannel_fromMaster_master_rd_warcache$wget = 4'd11;
    endcase
  end
  always@(blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT)
  begin
    case (blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[14:11])
      4'd0, 4'd1, 4'd2, 4'd3, 4'd6, 4'd7, 4'd14:
	  blueDMA_readChannel_toMaster_master_wr_wawcache$wget =
	      blueDMA_readChannel_toMaster_master_wr_in_addr$D_OUT[14:11];
      default: blueDMA_readChannel_toMaster_master_wr_wawcache$wget = 4'd15;
    endcase
  end
  assign blueDMA_s_config_readIsHandled$whas =
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_2 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_1 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled ;
  assign blueDMA_s_config_writeIsHandled$whas =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled ;
  assign blueDMA_writeChannel_fromMaster_master_rd_rinpkg$wget =
	     { m64_axi_rid, m64_axi_rdata, m64_axi_rresp, m64_axi_rlast } ;
  assign blueDMA_writeChannel_toMaster_master_wr_rinpkg$wget =
	     { m32_axi_bid, m32_axi_bresp } ;
  assign blueDMA_readChannel_fromMaster_master_rd_rinpkg$wget =
	     { m32_axi_rid, m32_axi_rdata, m32_axi_rresp, m32_axi_rlast } ;
  assign blueDMA_readChannel_toMaster_master_wr_rinpkg$wget =
	     { m64_axi_bid, m64_axi_bresp } ;
  assign blueDMA_writeChannel_mimo_impl_wordInCntr$port0__write_1 =
	     blueDMA_writeChannel_mimo_impl_wordInCntr - 8'd64 ;
  assign blueDMA_writeChannel_mimo_impl_wordInCntr$EN_port1__write =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput ||
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1 =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ?
	       MUX_blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1__VAL_1 :
	       MUX_blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1__VAL_2 ;
  assign blueDMA_writeChannel_mimo_impl_wordInCntr$port2__read =
	     blueDMA_writeChannel_mimo_impl_wordInCntr$EN_port1__write ?
	       blueDMA_writeChannel_mimo_impl_wordInCntr$port1__write_1 :
	       x__h37337 ;
  assign blueDMA_writeChannel_mimo_impl_buffer$port0__write_1 =
	     { 512'd0, blueDMA_writeChannel_mimo_impl_buffer[767:512] } ;
  assign blueDMA_writeChannel_mimo_impl_buffer$port1__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_enqueueOut ?
	       blueDMA_writeChannel_mimo_impl_buffer$port0__write_1 :
	       blueDMA_writeChannel_mimo_impl_buffer ;
  assign blueDMA_writeChannel_mimo_impl_buffer$port1__write_1 =
	     { IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083,
	       IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 } ;
  assign blueDMA_writeChannel_mimo_impl_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput ?
	       blueDMA_writeChannel_mimo_impl_buffer$port1__write_1 :
	       blueDMA_writeChannel_mimo_impl_buffer$port1__read ;
  assign blueDMA_writeChannel_mimo_impl_totalWordCounterIn$EN_port1__write =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ||
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput ;
  assign blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1 =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ?
	       MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_1 :
	       MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_2 ;
  assign blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port2__read =
	     blueDMA_writeChannel_mimo_impl_totalWordCounterIn$EN_port1__write ?
	       blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port1__write_1 :
	       blueDMA_writeChannel_mimo_impl_totalWordCounterIn ;
  assign blueDMA_writeChannel_byteAlignerFrom_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ||
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;
  assign blueDMA_writeChannel_byteAlignerFrom_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ?
	       MUX_blueDMA_writeChannel_byteAlignerFrom_buffer$port0__write_1__VAL_1 :
	       512'd0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_buffer$port1__read =
	     blueDMA_writeChannel_byteAlignerFrom_buffer$EN_port0__write ?
	       blueDMA_writeChannel_byteAlignerFrom_buffer$port0__write_1 :
	       blueDMA_writeChannel_byteAlignerFrom_buffer ;
  assign blueDMA_writeChannel_byteAlignerFrom_buffer$port1__write_1 =
	     { blueDMA_writeChannel_byteAlignerFrom_buffer$port1__read[511:256],
	       blueDMA_writeChannel_byteAlignerFrom_incoming$D_OUT } ;
  assign blueDMA_writeChannel_byteAlignerFrom_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData ?
	       blueDMA_writeChannel_byteAlignerFrom_buffer$port1__write_1 :
	       blueDMA_writeChannel_byteAlignerFrom_buffer$port1__read ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ||
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ?
	       MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1__VAL_1 :
	       6'd0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port1__write_1 =
	     b__h106380 + 6'd32 ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData ?
	       blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port1__write_1 :
	       b__h106380 ;
  assign blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$EN_port0__write =
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ||
	     !blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     blueDMA_writeChannel_byteAlignerFrom_fetchedDatum &&
	     blueDMA_writeChannel_byteAlignerFrom_bytes_lef_ETC___d4199 ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ;
  assign blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$port1__read =
	     !blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$EN_port0__write &&
	     blueDMA_writeChannel_byteAlignerFrom_fetchedDatum ;
  assign blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$port2__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData ||
	     blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$port1__read ;
  assign blueDMA_writeChannel_byteAlignerTo_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ||
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;
  assign blueDMA_writeChannel_byteAlignerTo_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ?
	       MUX_blueDMA_writeChannel_byteAlignerTo_buffer$port0__write_1__VAL_1 :
	       1024'd0 ;
  assign blueDMA_writeChannel_byteAlignerTo_buffer$port1__read =
	     blueDMA_writeChannel_byteAlignerTo_buffer$EN_port0__write ?
	       blueDMA_writeChannel_byteAlignerTo_buffer$port0__write_1 :
	       blueDMA_writeChannel_byteAlignerTo_buffer ;
  assign blueDMA_writeChannel_byteAlignerTo_buffer$port1__write_1 =
	     { IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955,
	       IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 } ;
  assign blueDMA_writeChannel_byteAlignerTo_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ?
	       blueDMA_writeChannel_byteAlignerTo_buffer$port1__write_1 :
	       blueDMA_writeChannel_byteAlignerTo_buffer$port1__read ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ||
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ?
	       MUX_blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1__VAL_1 :
	       7'd0 ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port1__write_1 =
	     b__h177460 +
	     _64_MINUS_0_CONCAT_blueDMA_writeChannel_byteAli_ETC___d8992 ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ?
	       blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port1__write_1 :
	       b__h177460 ;
  assign blueDMA_writeChannel_byteAlignerTo_fetchedDatum$EN_port0__write =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ||
	     !blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     blueDMA_writeChannel_byteAlignerTo_fetchedDatum &&
	     blueDMA_writeChannel_byteAlignerTo_bytes_left__ETC___d9003 ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ;
  assign blueDMA_writeChannel_byteAlignerTo_fetchedDatum$port1__read =
	     !blueDMA_writeChannel_byteAlignerTo_fetchedDatum$EN_port0__write &&
	     blueDMA_writeChannel_byteAlignerTo_fetchedDatum ;
  assign blueDMA_writeChannel_byteAlignerTo_fetchedDatum$port2__read =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ||
	     blueDMA_writeChannel_byteAlignerTo_fetchedDatum$port1__read ;
  assign blueDMA_readChannel_mimo_impl_wordInCntr$port0__write_1 =
	     blueDMA_readChannel_mimo_impl_wordInCntr - 8'd32 ;
  assign blueDMA_readChannel_mimo_impl_wordInCntr$EN_port1__write =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput ||
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_readChannel_mimo_impl_wordInCntr$port1__write_1 =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ?
	       8'd0 :
	       MUX_blueDMA_readChannel_mimo_impl_wordInCntr$port1__write_1__VAL_2 ;
  assign blueDMA_readChannel_mimo_impl_wordInCntr$port2__read =
	     blueDMA_readChannel_mimo_impl_wordInCntr$EN_port1__write ?
	       blueDMA_readChannel_mimo_impl_wordInCntr$port1__write_1 :
	       x__h280781 ;
  assign blueDMA_readChannel_mimo_impl_buffer$port0__write_1 =
	     { 256'd0, blueDMA_readChannel_mimo_impl_buffer[767:256] } ;
  assign blueDMA_readChannel_mimo_impl_buffer$port1__read =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_enqueueOut ?
	       blueDMA_readChannel_mimo_impl_buffer$port0__write_1 :
	       blueDMA_readChannel_mimo_impl_buffer ;
  assign blueDMA_readChannel_mimo_impl_buffer$port1__write_1 =
	     { IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402,
	       IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 } ;
  assign blueDMA_readChannel_mimo_impl_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput ?
	       blueDMA_readChannel_mimo_impl_buffer$port1__write_1 :
	       blueDMA_readChannel_mimo_impl_buffer$port1__read ;
  assign blueDMA_readChannel_mimo_impl_totalWordCounterIn$EN_port1__write =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ||
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput ;
  assign blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1 =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ?
	       MUX_blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_1 :
	       MUX_blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1__VAL_2 ;
  assign blueDMA_readChannel_mimo_impl_totalWordCounterIn$port2__read =
	     blueDMA_readChannel_mimo_impl_totalWordCounterIn$EN_port1__write ?
	       blueDMA_readChannel_mimo_impl_totalWordCounterIn$port1__write_1 :
	       blueDMA_readChannel_mimo_impl_totalWordCounterIn ;
  assign blueDMA_readChannel_byteAlignerFrom_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ||
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;
  assign blueDMA_readChannel_byteAlignerFrom_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ?
	       MUX_blueDMA_readChannel_byteAlignerFrom_buffer$port0__write_1__VAL_1 :
	       1024'd0 ;
  assign blueDMA_readChannel_byteAlignerFrom_buffer$port1__read =
	     blueDMA_readChannel_byteAlignerFrom_buffer$EN_port0__write ?
	       blueDMA_readChannel_byteAlignerFrom_buffer$port0__write_1 :
	       blueDMA_readChannel_byteAlignerFrom_buffer ;
  assign blueDMA_readChannel_byteAlignerFrom_buffer$port1__write_1 =
	     { IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249,
	       IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 } ;
  assign blueDMA_readChannel_byteAlignerFrom_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ?
	       blueDMA_readChannel_byteAlignerFrom_buffer$port1__write_1 :
	       blueDMA_readChannel_byteAlignerFrom_buffer$port1__read ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ||
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ?
	       MUX_blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1__VAL_1 :
	       7'd0 ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port1__write_1 =
	     b__h949918 +
	     _64_MINUS_0_CONCAT_blueDMA_readChannel_byteAlig_ETC___d21286 ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ?
	       blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port1__write_1 :
	       b__h949918 ;
  assign blueDMA_readChannel_byteAlignerFrom_fetchedDatum$EN_port0__write =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ||
	     !blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     blueDMA_readChannel_byteAlignerFrom_fetchedDatum &&
	     blueDMA_readChannel_byteAlignerFrom_bytes_left_ETC___d21297 ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ;
  assign blueDMA_readChannel_byteAlignerFrom_fetchedDatum$port1__read =
	     !blueDMA_readChannel_byteAlignerFrom_fetchedDatum$EN_port0__write &&
	     blueDMA_readChannel_byteAlignerFrom_fetchedDatum ;
  assign blueDMA_readChannel_byteAlignerFrom_fetchedDatum$port2__read =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ||
	     blueDMA_readChannel_byteAlignerFrom_fetchedDatum$port1__read ;
  assign blueDMA_readChannel_byteAlignerTo_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ||
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;
  assign blueDMA_readChannel_byteAlignerTo_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ?
	       MUX_blueDMA_readChannel_byteAlignerTo_buffer$port0__write_1__VAL_1 :
	       512'd0 ;
  assign blueDMA_readChannel_byteAlignerTo_buffer$port1__read =
	     blueDMA_readChannel_byteAlignerTo_buffer$EN_port0__write ?
	       blueDMA_readChannel_byteAlignerTo_buffer$port0__write_1 :
	       blueDMA_readChannel_byteAlignerTo_buffer ;
  assign blueDMA_readChannel_byteAlignerTo_buffer$port1__write_1 =
	     { blueDMA_readChannel_byteAlignerTo_buffer$port1__read[511:256],
	       blueDMA_readChannel_byteAlignerTo_incoming$D_OUT } ;
  assign blueDMA_readChannel_byteAlignerTo_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData ?
	       blueDMA_readChannel_byteAlignerTo_buffer$port1__write_1 :
	       blueDMA_readChannel_byteAlignerTo_buffer$port1__read ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$EN_port0__write =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ||
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1 =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ?
	       MUX_blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1__VAL_1 :
	       6'd0 ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port1__write_1 =
	     b__h1022259 + 6'd32 ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port2__read =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData ?
	       blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port1__write_1 :
	       b__h1022259 ;
  assign blueDMA_readChannel_byteAlignerTo_fetchedDatum$EN_port0__write =
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ||
	     !blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     blueDMA_readChannel_byteAlignerTo_fetchedDatum &&
	     blueDMA_readChannel_byteAlignerTo_bytes_left_i_ETC___d21358 ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ;
  assign blueDMA_readChannel_byteAlignerTo_fetchedDatum$port1__read =
	     !blueDMA_readChannel_byteAlignerTo_fetchedDatum$EN_port0__write &&
	     blueDMA_readChannel_byteAlignerTo_fetchedDatum ;
  assign blueDMA_readChannel_byteAlignerTo_fetchedDatum$port2__read =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData ||
	     blueDMA_readChannel_byteAlignerTo_fetchedDatum$port1__read ;
  assign blueDMA_s_config_writeSlave_addrIn_rv$EN_port0__write =
	     !blueDMA_s_config_writeSlave_addrIn_rv[67] && S_AXI_awvalid ;
  assign blueDMA_s_config_writeSlave_addrIn_rv$port0__write_1 =
	     { 1'd1, S_AXI_awaddr, S_AXI_awprot } ;
  assign blueDMA_s_config_writeSlave_addrIn_rv$port1__read =
	     blueDMA_s_config_writeSlave_addrIn_rv$EN_port0__write ?
	       blueDMA_s_config_writeSlave_addrIn_rv$port0__write_1 :
	       blueDMA_s_config_writeSlave_addrIn_rv ;
  assign blueDMA_s_config_writeSlave_addrIn_rv$EN_port1__write =
	     blueDMA_s_config_writeSlave_addrIn_rv$port1__read[67] &&
	     blueDMA_s_config_writeSlave_dataIn_rv$port1__read[72] &&
	     blueDMA_s_config_writeSlave_in$FULL_N ;
  assign blueDMA_s_config_writeSlave_addrIn_rv$port2__read =
	     blueDMA_s_config_writeSlave_addrIn_rv$EN_port1__write ?
	       68'h2AAAAAAAAAAAAAAAA :
	       blueDMA_s_config_writeSlave_addrIn_rv$port1__read ;
  assign blueDMA_s_config_writeSlave_dataIn_rv$EN_port0__write =
	     !blueDMA_s_config_writeSlave_dataIn_rv[72] && S_AXI_wvalid ;
  assign blueDMA_s_config_writeSlave_dataIn_rv$port0__write_1 =
	     { 1'd1, S_AXI_wdata, S_AXI_wstrb } ;
  assign blueDMA_s_config_writeSlave_dataIn_rv$port1__read =
	     blueDMA_s_config_writeSlave_dataIn_rv$EN_port0__write ?
	       blueDMA_s_config_writeSlave_dataIn_rv$port0__write_1 :
	       blueDMA_s_config_writeSlave_dataIn_rv ;
  assign blueDMA_s_config_writeSlave_dataIn_rv$EN_port1__write =
	     blueDMA_s_config_writeSlave_addrIn_rv$port1__read[67] &&
	     blueDMA_s_config_writeSlave_dataIn_rv$port1__read[72] &&
	     blueDMA_s_config_writeSlave_in$FULL_N ;
  assign blueDMA_s_config_writeSlave_dataIn_rv$port2__read =
	     blueDMA_s_config_writeSlave_dataIn_rv$EN_port1__write ?
	       73'h0AAAAAAAAAAAAAAAAAA :
	       blueDMA_s_config_writeSlave_dataIn_rv$port1__read ;

  // register blueDMA_fpga_addr
  assign blueDMA_fpga_addr$D_IN =
	     { blueDMA_s_config_writeSlave_in$D_OUT[10] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[74:67] :
		 blueDMA_fpga_addr[63:56],
	       blueDMA_s_config_writeSlave_in$D_OUT[9] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[66:59] :
		 blueDMA_fpga_addr[55:48],
	       blueDMA_s_config_writeSlave_in$D_OUT[8] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[58:51] :
		 blueDMA_fpga_addr[47:40],
	       blueDMA_s_config_writeSlave_in$D_OUT[7] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[50:43] :
		 blueDMA_fpga_addr[39:32],
	       blueDMA_s_config_writeSlave_in$D_OUT[6] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[42:35] :
		 blueDMA_fpga_addr[31:24],
	       blueDMA_s_config_writeSlave_in$D_OUT[5] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[34:27] :
		 blueDMA_fpga_addr[23:16],
	       blueDMA_s_config_writeSlave_in$D_OUT[4] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[26:19] :
		 blueDMA_fpga_addr[15:8],
	       blueDMA_s_config_writeSlave_in$D_OUT[3] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[18:11] :
		 blueDMA_fpga_addr[7:0] } ;
  assign blueDMA_fpga_addr$EN =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 ;

  // register blueDMA_host_addr
  assign blueDMA_host_addr$D_IN =
	     { blueDMA_s_config_writeSlave_in$D_OUT[10] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[74:67] :
		 blueDMA_host_addr[63:56],
	       blueDMA_s_config_writeSlave_in$D_OUT[9] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[66:59] :
		 blueDMA_host_addr[55:48],
	       blueDMA_s_config_writeSlave_in$D_OUT[8] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[58:51] :
		 blueDMA_host_addr[47:40],
	       blueDMA_s_config_writeSlave_in$D_OUT[7] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[50:43] :
		 blueDMA_host_addr[39:32],
	       blueDMA_s_config_writeSlave_in$D_OUT[6] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[42:35] :
		 blueDMA_host_addr[31:24],
	       blueDMA_s_config_writeSlave_in$D_OUT[5] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[34:27] :
		 blueDMA_host_addr[23:16],
	       blueDMA_s_config_writeSlave_in$D_OUT[4] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[26:19] :
		 blueDMA_host_addr[15:8],
	       blueDMA_s_config_writeSlave_in$D_OUT[3] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[18:11] :
		 blueDMA_host_addr[7:0] } ;
  assign blueDMA_host_addr$EN =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 ;

  // register blueDMA_id
  assign blueDMA_id$D_IN = 64'h0 ;
  assign blueDMA_id$EN = 1'b0 ;

  // register blueDMA_readChannel_byteAlignerFrom_addr_1_alignment
  assign blueDMA_readChannel_byteAlignerFrom_addr_1_alignment$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N &&
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[101] ;
  assign blueDMA_readChannel_byteAlignerFrom_addr_1_alignment$EN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ;

  // register blueDMA_readChannel_byteAlignerFrom_alignment_after
  assign blueDMA_readChannel_byteAlignerFrom_alignment_after$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ffdD_ETC__q76[5] ;
  assign blueDMA_readChannel_byteAlignerFrom_alignment_after$EN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerFrom_alignment_initial
  assign blueDMA_readChannel_byteAlignerFrom_alignment_initial$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ?
	       blueDMA_readChannel_byteAlignerFrom_alignment_after :
	       blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[37] ;
  assign blueDMA_readChannel_byteAlignerFrom_alignment_initial$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ||
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerFrom_buffer
  assign blueDMA_readChannel_byteAlignerFrom_buffer$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_buffer$port2__read ;
  assign blueDMA_readChannel_byteAlignerFrom_buffer$EN = 1'b1 ;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_in
  assign blueDMA_readChannel_byteAlignerFrom_bytes_in$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ?
	       MUX_blueDMA_readChannel_byteAlignerFrom_bytes_in$write_1__VAL_1 :
	       32'd0 ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_in$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ||
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer
  assign blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port2__read ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$EN = 1'b1 ;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_out
  always@(WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput or
	  MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_1 or
	  WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast or
	  MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_2 or
	  blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput:
	  blueDMA_readChannel_byteAlignerFrom_bytes_out$D_IN =
	      MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_1;
      WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast:
	  blueDMA_readChannel_byteAlignerFrom_bytes_out$D_IN =
	      MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out$write_1__VAL_2;
      blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N:
	  blueDMA_readChannel_byteAlignerFrom_bytes_out$D_IN = 32'd0;
      default: blueDMA_readChannel_byteAlignerFrom_bytes_out$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign blueDMA_readChannel_byteAlignerFrom_bytes_out$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast ||
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_out_needed
  assign blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ?
	       MUX_blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$write_1__VAL_1 :
	       7'd64 ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$EN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ;

  // register blueDMA_readChannel_byteAlignerFrom_bytes_total
  assign blueDMA_readChannel_byteAlignerFrom_bytes_total$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[31:0] ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_total$EN =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerFrom_fetchedDatum
  assign blueDMA_readChannel_byteAlignerFrom_fetchedDatum$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_fetchedDatum$port2__read ;
  assign blueDMA_readChannel_byteAlignerFrom_fetchedDatum$EN = 1'b1 ;

  // register blueDMA_readChannel_byteAlignerTo_buffer
  assign blueDMA_readChannel_byteAlignerTo_buffer$D_IN =
	     blueDMA_readChannel_byteAlignerTo_buffer$port2__read ;
  assign blueDMA_readChannel_byteAlignerTo_buffer$EN = 1'b1 ;

  // register blueDMA_readChannel_byteAlignerTo_bytes_in
  assign blueDMA_readChannel_byteAlignerTo_bytes_in$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData ?
	       MUX_blueDMA_readChannel_byteAlignerTo_bytes_in$write_1__VAL_1 :
	       32'd0 ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_in$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData ||
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer
  assign blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$D_IN =
	     blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port2__read ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$EN = 1'b1 ;

  // register blueDMA_readChannel_byteAlignerTo_bytes_out
  always@(WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput or
	  MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_1 or
	  WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast or
	  MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_2 or
	  blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput:
	  blueDMA_readChannel_byteAlignerTo_bytes_out$D_IN =
	      MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_1;
      WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast:
	  blueDMA_readChannel_byteAlignerTo_bytes_out$D_IN =
	      MUX_blueDMA_readChannel_byteAlignerTo_bytes_out$write_1__VAL_2;
      blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N:
	  blueDMA_readChannel_byteAlignerTo_bytes_out$D_IN = 32'd0;
      default: blueDMA_readChannel_byteAlignerTo_bytes_out$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign blueDMA_readChannel_byteAlignerTo_bytes_out$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast ||
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerTo_bytes_out_needed
  assign blueDMA_readChannel_byteAlignerTo_bytes_out_needed$D_IN =
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ?
	       MUX_blueDMA_readChannel_byteAlignerTo_bytes_out_needed$write_1__VAL_1 :
	       6'd32 ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_out_needed$EN =
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ;

  // register blueDMA_readChannel_byteAlignerTo_bytes_total
  assign blueDMA_readChannel_byteAlignerTo_bytes_total$D_IN =
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dD_OUT[31:0] ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_total$EN =
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_readChannel_byteAlignerTo_fetchedDatum
  assign blueDMA_readChannel_byteAlignerTo_fetchedDatum$D_IN =
	     blueDMA_readChannel_byteAlignerTo_fetchedDatum$port2__read ;
  assign blueDMA_readChannel_byteAlignerTo_fetchedDatum$EN = 1'b1 ;

  // register blueDMA_readChannel_cycleCounter
  assign blueDMA_readChannel_cycleCounter$D_IN =
	     blueDMA_readChannel_cycleCounter + 32'd1 ;
  assign blueDMA_readChannel_cycleCounter$EN = 1'd1 ;

  // register blueDMA_readChannel_doneInterruptReg
  assign blueDMA_readChannel_doneInterruptReg$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_setInterrupt ;
  assign blueDMA_readChannel_doneInterruptReg$EN = 1'd1 ;

  // register blueDMA_readChannel_fromLastCycle
  assign blueDMA_readChannel_fromLastCycle$D_IN =
	     blueDMA_readChannel_fromMaster_task_data_output_reg[32:7] !=
	     26'd0 ||
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[94:69] !=
	     26'd0 ;
  assign blueDMA_readChannel_fromLastCycle$EN =
	     blueDMA_readChannel_fromDone$sFULL_N ;

  // register blueDMA_readChannel_fromMaster_task_data_output_reg
  assign blueDMA_readChannel_fromMaster_task_data_output_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_forwardData ?
	       MUX_blueDMA_readChannel_fromMaster_task_data_output_reg$write_1__VAL_1 :
	       blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$D_OUT[44:0] ;
  assign blueDMA_readChannel_fromMaster_task_data_output_reg$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_forwardData ||
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_fillBuffer ;

  // register blueDMA_readChannel_fromMaster_task_data_requests_reg
  assign blueDMA_readChannel_fromMaster_task_data_requests_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest ?
	       MUX_blueDMA_readChannel_fromMaster_task_data_requests_reg$write_1__VAL_1 :
	       blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$D_OUT[157:45] ;
  assign blueDMA_readChannel_fromMaster_task_data_requests_reg$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest ||
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_fillBuffer ;

  // register blueDMA_readChannel_mimo_impl_buffer
  assign blueDMA_readChannel_mimo_impl_buffer$D_IN =
	     blueDMA_readChannel_mimo_impl_buffer$port2__read ;
  assign blueDMA_readChannel_mimo_impl_buffer$EN = 1'b1 ;

  // register blueDMA_readChannel_mimo_impl_firstWordOffset_out_r
  assign blueDMA_readChannel_mimo_impl_firstWordOffset_out_r$D_IN =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_readChannel_mimo_impl_firstWordOffset_out_r$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput ||
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;

  // register blueDMA_readChannel_mimo_impl_firstWordOffset_out_val
  assign blueDMA_readChannel_mimo_impl_firstWordOffset_out_val$D_IN =
	     value__h879002[0] ;
  assign blueDMA_readChannel_mimo_impl_firstWordOffset_out_val$EN =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;

  // register blueDMA_readChannel_mimo_impl_hasWordsIn
  assign blueDMA_readChannel_mimo_impl_hasWordsIn$D_IN =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_readChannel_mimo_impl_hasWordsIn$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput &&
	     blueDMA_readChannel_mimo_impl_totalWordCounterIn == 32'd1 ||
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;

  // register blueDMA_readChannel_mimo_impl_hasWordsOut
  assign blueDMA_readChannel_mimo_impl_hasWordsOut$D_IN =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_readChannel_mimo_impl_hasWordsOut$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_enqueueOut &&
	     blueDMA_readChannel_mimo_impl_totalWordCounterOut == 32'd1 ||
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;

  // register blueDMA_readChannel_mimo_impl_totalWordCounterIn
  assign blueDMA_readChannel_mimo_impl_totalWordCounterIn$D_IN =
	     blueDMA_readChannel_mimo_impl_totalWordCounterIn$port2__read ;
  assign blueDMA_readChannel_mimo_impl_totalWordCounterIn$EN = 1'b1 ;

  // register blueDMA_readChannel_mimo_impl_totalWordCounterOut
  assign blueDMA_readChannel_mimo_impl_totalWordCounterOut$D_IN =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ?
	       MUX_blueDMA_readChannel_mimo_impl_totalWordCounterOut$write_1__VAL_1 :
	       MUX_blueDMA_readChannel_mimo_impl_totalWordCounterOut$write_1__VAL_2 ;
  assign blueDMA_readChannel_mimo_impl_totalWordCounterOut$EN =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ||
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_enqueueOut ;

  // register blueDMA_readChannel_mimo_impl_wordInCntr
  assign blueDMA_readChannel_mimo_impl_wordInCntr$D_IN =
	     blueDMA_readChannel_mimo_impl_wordInCntr$port2__read ;
  assign blueDMA_readChannel_mimo_impl_wordInCntr$EN = 1'b1 ;

  // register blueDMA_readChannel_opInProgress
  assign blueDMA_readChannel_opInProgress$D_IN =
	     !WILL_FIRE_RL_blueDMA_readChannel_setInterrupt ;
  assign blueDMA_readChannel_opInProgress$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_setInterrupt ||
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand ;

  // register blueDMA_readChannel_perf_cycleCounterCur
  assign blueDMA_readChannel_perf_cycleCounterCur$D_IN =
	     blueDMA_readChannel_cycleCounter -
	     blueDMA_readChannel_perf_cycleCounterCurStart ;
  assign blueDMA_readChannel_perf_cycleCounterCur$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_setInterrupt ;

  // register blueDMA_readChannel_perf_cycleCounterCurStart
  assign blueDMA_readChannel_perf_cycleCounterCurStart$D_IN =
	     blueDMA_readChannel_cycleCounter ;
  assign blueDMA_readChannel_perf_cycleCounterCurStart$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand ;

  // register blueDMA_readChannel_perf_cycleCounterInterval
  assign blueDMA_readChannel_perf_cycleCounterInterval$D_IN =
	     blueDMA_readChannel_cycleCounter -
	     blueDMA_readChannel_perf_cycleCounterIntervalStart ;
  assign blueDMA_readChannel_perf_cycleCounterInterval$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_setInterrupt &&
	     blueDMA_readChannel_perf_intervalCounter_1400__ETC___d21443 ;

  // register blueDMA_readChannel_perf_cycleCounterIntervalStart
  assign blueDMA_readChannel_perf_cycleCounterIntervalStart$D_IN =
	     blueDMA_readChannel_cycleCounter ;
  assign blueDMA_readChannel_perf_cycleCounterIntervalStart$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand &&
	     blueDMA_readChannel_perf_intervalCounter == 12'd0 ;

  // register blueDMA_readChannel_perf_intervalCounter
  assign blueDMA_readChannel_perf_intervalCounter$D_IN =
	     blueDMA_readChannel_perf_intervalCounter_1400__ETC___d21443 ?
	       12'd0 :
	       blueDMA_readChannel_perf_intervalCounter + 12'd1 ;
  assign blueDMA_readChannel_perf_intervalCounter$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_setInterrupt ;

  // register blueDMA_readChannel_perf_intervalSet
  assign blueDMA_readChannel_perf_intervalSet$D_IN =
	     blueDMA_s_config_writeSlave_in$D_OUT[22:11] ;
  assign blueDMA_readChannel_perf_intervalSet$EN =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 ;

  // register blueDMA_readChannel_toLastCycle
  assign blueDMA_readChannel_toLastCycle$D_IN =
	     blueDMA_readChannel_toMaster_task_data_output_reg[32:6] !=
	     27'd0 ||
	     blueDMA_readChannel_toMaster_task_data_requests_reg[95:69] !=
	     27'd0 ||
	     blueDMA_readChannel_toMaster_outstanding_writes != 8'd0 ;
  assign blueDMA_readChannel_toLastCycle$EN =
	     blueDMA_readChannel_toDone$sFULL_N ;

  // register blueDMA_readChannel_toMaster_beatsThisRequestCntr
  assign blueDMA_readChannel_toMaster_beatsThisRequestCntr$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData ?
	       MUX_blueDMA_readChannel_toMaster_beatsThisRequestCntr$write_1__VAL_1 :
	       8'd0 ;
  assign blueDMA_readChannel_toMaster_beatsThisRequestCntr$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData ||
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_fillBuffer ;

  // register blueDMA_readChannel_toMaster_outstanding_writes
  assign blueDMA_readChannel_toMaster_outstanding_writes$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ?
	       MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__VAL_1 :
	       MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__VAL_2 ;
  assign blueDMA_readChannel_toMaster_outstanding_writes$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ||
	     blueDMA_readChannel_toMaster_master_wr_out$EMPTY_N &&
	     !WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ;

  // register blueDMA_readChannel_toMaster_task_data_output_reg
  assign blueDMA_readChannel_toMaster_task_data_output_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData ?
	       MUX_blueDMA_readChannel_toMaster_task_data_output_reg$write_1__VAL_1 :
	       blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$D_OUT[42:0] ;
  assign blueDMA_readChannel_toMaster_task_data_output_reg$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData ||
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_fillBuffer ;

  // register blueDMA_readChannel_toMaster_task_data_requests_reg
  assign blueDMA_readChannel_toMaster_task_data_requests_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ?
	       MUX_blueDMA_readChannel_toMaster_task_data_requests_reg$write_1__VAL_1 :
	       blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$D_OUT[156:43] ;
  assign blueDMA_readChannel_toMaster_task_data_requests_reg$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ||
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_fillBuffer ;

  // register blueDMA_readChannel_total_requests_reg
  assign blueDMA_readChannel_total_requests_reg$D_IN =
	     blueDMA_readChannel_total_requests_reg + 32'd1 ;
  assign blueDMA_readChannel_total_requests_reg$EN =
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand ;

  // register blueDMA_s_config_readBusy
  assign blueDMA_s_config_readBusy$D_IN = 1'b0 ;
  assign blueDMA_s_config_readBusy$EN = 1'b0 ;

  // register blueDMA_s_config_writeBusy
  assign blueDMA_s_config_writeBusy$D_IN = 1'b0 ;
  assign blueDMA_s_config_writeBusy$EN = 1'b0 ;

  // register blueDMA_s_config_writeSlave_addrIn_rv
  assign blueDMA_s_config_writeSlave_addrIn_rv$D_IN =
	     blueDMA_s_config_writeSlave_addrIn_rv$port2__read ;
  assign blueDMA_s_config_writeSlave_addrIn_rv$EN = 1'b1 ;

  // register blueDMA_s_config_writeSlave_dataIn_rv
  assign blueDMA_s_config_writeSlave_dataIn_rv$D_IN =
	     blueDMA_s_config_writeSlave_dataIn_rv$port2__read ;
  assign blueDMA_s_config_writeSlave_dataIn_rv$EN = 1'b1 ;

  // register blueDMA_transfer_length
  assign blueDMA_transfer_length$D_IN =
	     { blueDMA_s_config_writeSlave_in$D_OUT[10] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[74:67] :
		 blueDMA_transfer_length[63:56],
	       blueDMA_s_config_writeSlave_in$D_OUT[9] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[66:59] :
		 blueDMA_transfer_length[55:48],
	       blueDMA_s_config_writeSlave_in$D_OUT[8] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[58:51] :
		 blueDMA_transfer_length[47:40],
	       blueDMA_s_config_writeSlave_in$D_OUT[7] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[50:43] :
		 blueDMA_transfer_length[39:32],
	       blueDMA_s_config_writeSlave_in$D_OUT[6] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[42:35] :
		 blueDMA_transfer_length[31:24],
	       blueDMA_s_config_writeSlave_in$D_OUT[5] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[34:27] :
		 blueDMA_transfer_length[23:16],
	       blueDMA_s_config_writeSlave_in$D_OUT[4] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[26:19] :
		 blueDMA_transfer_length[15:8],
	       blueDMA_s_config_writeSlave_in$D_OUT[3] ?
		 blueDMA_s_config_writeSlave_in$D_OUT[18:11] :
		 blueDMA_transfer_length[7:0] } ;
  assign blueDMA_transfer_length$EN =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 ;

  // register blueDMA_writeChannel_byteAlignerFrom_buffer
  assign blueDMA_writeChannel_byteAlignerFrom_buffer$D_IN =
	     blueDMA_writeChannel_byteAlignerFrom_buffer$port2__read ;
  assign blueDMA_writeChannel_byteAlignerFrom_buffer$EN = 1'b1 ;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_in
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_in$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData ?
	       MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_in$write_1__VAL_1 :
	       32'd0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_in$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData ||
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$D_IN =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port2__read ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$EN = 1'b1 ;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_out
  always@(WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput or
	  MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_1 or
	  WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast or
	  MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_2 or
	  blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput:
	  blueDMA_writeChannel_byteAlignerFrom_bytes_out$D_IN =
	      MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_1;
      WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast:
	  blueDMA_writeChannel_byteAlignerFrom_bytes_out$D_IN =
	      MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out$write_1__VAL_2;
      blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N:
	  blueDMA_writeChannel_byteAlignerFrom_bytes_out$D_IN = 32'd0;
      default: blueDMA_writeChannel_byteAlignerFrom_bytes_out$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_out$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast ||
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$D_IN =
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ?
	       MUX_blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$write_1__VAL_1 :
	       6'd32 ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$EN =
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ;

  // register blueDMA_writeChannel_byteAlignerFrom_bytes_total
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_total$D_IN =
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dD_OUT[31:0] ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_total$EN =
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerFrom_fetchedDatum
  assign blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$D_IN =
	     blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$port2__read ;
  assign blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$EN = 1'b1 ;

  // register blueDMA_writeChannel_byteAlignerTo_addr_1_alignment
  assign blueDMA_writeChannel_byteAlignerTo_addr_1_alignment$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N &&
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[101] ;
  assign blueDMA_writeChannel_byteAlignerTo_addr_1_alignment$EN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ;

  // register blueDMA_writeChannel_byteAlignerTo_alignment_after
  assign blueDMA_writeChannel_byteAlignerTo_alignment_after$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ffdD__ETC__q79[5] ;
  assign blueDMA_writeChannel_byteAlignerTo_alignment_after$EN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerTo_alignment_initial
  assign blueDMA_writeChannel_byteAlignerTo_alignment_initial$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ?
	       blueDMA_writeChannel_byteAlignerTo_alignment_after :
	       blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[37] ;
  assign blueDMA_writeChannel_byteAlignerTo_alignment_initial$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ||
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerTo_buffer
  assign blueDMA_writeChannel_byteAlignerTo_buffer$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_buffer$port2__read ;
  assign blueDMA_writeChannel_byteAlignerTo_buffer$EN = 1'b1 ;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_in
  assign blueDMA_writeChannel_byteAlignerTo_bytes_in$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ?
	       MUX_blueDMA_writeChannel_byteAlignerTo_bytes_in$write_1__VAL_1 :
	       32'd0 ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_in$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ||
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer
  assign blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port2__read ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$EN = 1'b1 ;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_out
  always@(WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput or
	  MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_1 or
	  WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast or
	  MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_2 or
	  blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput:
	  blueDMA_writeChannel_byteAlignerTo_bytes_out$D_IN =
	      MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_1;
      WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast:
	  blueDMA_writeChannel_byteAlignerTo_bytes_out$D_IN =
	      MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out$write_1__VAL_2;
      blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N:
	  blueDMA_writeChannel_byteAlignerTo_bytes_out$D_IN = 32'd0;
      default: blueDMA_writeChannel_byteAlignerTo_bytes_out$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign blueDMA_writeChannel_byteAlignerTo_bytes_out$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast ||
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_out_needed
  assign blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ?
	       MUX_blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$write_1__VAL_1 :
	       7'd64 ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$EN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ;

  // register blueDMA_writeChannel_byteAlignerTo_bytes_total
  assign blueDMA_writeChannel_byteAlignerTo_bytes_total$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[31:0] ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_total$EN =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // register blueDMA_writeChannel_byteAlignerTo_fetchedDatum
  assign blueDMA_writeChannel_byteAlignerTo_fetchedDatum$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_fetchedDatum$port2__read ;
  assign blueDMA_writeChannel_byteAlignerTo_fetchedDatum$EN = 1'b1 ;

  // register blueDMA_writeChannel_cycleCounter
  assign blueDMA_writeChannel_cycleCounter$D_IN =
	     blueDMA_writeChannel_cycleCounter + 32'd1 ;
  assign blueDMA_writeChannel_cycleCounter$EN = 1'd1 ;

  // register blueDMA_writeChannel_doneInterruptReg
  assign blueDMA_writeChannel_doneInterruptReg$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt ;
  assign blueDMA_writeChannel_doneInterruptReg$EN = 1'd1 ;

  // register blueDMA_writeChannel_fromLastCycle
  assign blueDMA_writeChannel_fromLastCycle$D_IN =
	     blueDMA_writeChannel_fromMaster_task_data_output_reg[32:6] !=
	     27'd0 ||
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[95:69] !=
	     27'd0 ;
  assign blueDMA_writeChannel_fromLastCycle$EN =
	     blueDMA_writeChannel_fromDone$sFULL_N ;

  // register blueDMA_writeChannel_fromMaster_task_data_output_reg
  assign blueDMA_writeChannel_fromMaster_task_data_output_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_forwardData ?
	       MUX_blueDMA_writeChannel_fromMaster_task_data_output_reg$write_1__VAL_1 :
	       blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$D_OUT[42:0] ;
  assign blueDMA_writeChannel_fromMaster_task_data_output_reg$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_forwardData ||
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_fillBuffer ;

  // register blueDMA_writeChannel_fromMaster_task_data_requests_reg
  assign blueDMA_writeChannel_fromMaster_task_data_requests_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest ?
	       MUX_blueDMA_writeChannel_fromMaster_task_data_requests_reg$write_1__VAL_1 :
	       blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$D_OUT[156:43] ;
  assign blueDMA_writeChannel_fromMaster_task_data_requests_reg$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest ||
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_fillBuffer ;

  // register blueDMA_writeChannel_mimo_impl_buffer
  assign blueDMA_writeChannel_mimo_impl_buffer$D_IN =
	     blueDMA_writeChannel_mimo_impl_buffer$port2__read ;
  assign blueDMA_writeChannel_mimo_impl_buffer$EN = 1'b1 ;

  // register blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r
  assign blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r$D_IN = 1'd0 ;
  assign blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r$EN =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ||
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput ;

  // register blueDMA_writeChannel_mimo_impl_hasWordsIn
  assign blueDMA_writeChannel_mimo_impl_hasWordsIn$D_IN =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_writeChannel_mimo_impl_hasWordsIn$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput &&
	     blueDMA_writeChannel_mimo_impl_totalWordCounterIn == 32'd1 ||
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ;

  // register blueDMA_writeChannel_mimo_impl_hasWordsOut
  assign blueDMA_writeChannel_mimo_impl_hasWordsOut$D_IN =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_writeChannel_mimo_impl_hasWordsOut$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_enqueueOut &&
	     blueDMA_writeChannel_mimo_impl_totalWordCounterOut == 32'd1 ||
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ;

  // register blueDMA_writeChannel_mimo_impl_totalWordCounterIn
  assign blueDMA_writeChannel_mimo_impl_totalWordCounterIn$D_IN =
	     blueDMA_writeChannel_mimo_impl_totalWordCounterIn$port2__read ;
  assign blueDMA_writeChannel_mimo_impl_totalWordCounterIn$EN = 1'b1 ;

  // register blueDMA_writeChannel_mimo_impl_totalWordCounterOut
  assign blueDMA_writeChannel_mimo_impl_totalWordCounterOut$D_IN =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ?
	       MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterOut$write_1__VAL_1 :
	       MUX_blueDMA_writeChannel_mimo_impl_totalWordCounterOut$write_1__VAL_2 ;
  assign blueDMA_writeChannel_mimo_impl_totalWordCounterOut$EN =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ||
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_enqueueOut ;

  // register blueDMA_writeChannel_mimo_impl_wordInCntr
  assign blueDMA_writeChannel_mimo_impl_wordInCntr$D_IN =
	     blueDMA_writeChannel_mimo_impl_wordInCntr$port2__read ;
  assign blueDMA_writeChannel_mimo_impl_wordInCntr$EN = 1'b1 ;

  // register blueDMA_writeChannel_opInProgress
  assign blueDMA_writeChannel_opInProgress$D_IN =
	     !WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt ;
  assign blueDMA_writeChannel_opInProgress$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt ||
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand ;

  // register blueDMA_writeChannel_perf_cycleCounterCur
  assign blueDMA_writeChannel_perf_cycleCounterCur$D_IN =
	     blueDMA_writeChannel_cycleCounter -
	     blueDMA_writeChannel_perf_cycleCounterCurStart ;
  assign blueDMA_writeChannel_perf_cycleCounterCur$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt ;

  // register blueDMA_writeChannel_perf_cycleCounterCurStart
  assign blueDMA_writeChannel_perf_cycleCounterCurStart$D_IN =
	     blueDMA_writeChannel_cycleCounter ;
  assign blueDMA_writeChannel_perf_cycleCounterCurStart$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand ;

  // register blueDMA_writeChannel_perf_cycleCounterInterval
  assign blueDMA_writeChannel_perf_cycleCounterInterval$D_IN =
	     blueDMA_writeChannel_cycleCounter -
	     blueDMA_writeChannel_perf_cycleCounterIntervalStart ;
  assign blueDMA_writeChannel_perf_cycleCounterInterval$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt &&
	     blueDMA_writeChannel_perf_intervalCounter_049__ETC___d9092 ;

  // register blueDMA_writeChannel_perf_cycleCounterIntervalStart
  assign blueDMA_writeChannel_perf_cycleCounterIntervalStart$D_IN =
	     blueDMA_writeChannel_cycleCounter ;
  assign blueDMA_writeChannel_perf_cycleCounterIntervalStart$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand &&
	     blueDMA_writeChannel_perf_intervalCounter == 12'd0 ;

  // register blueDMA_writeChannel_perf_intervalCounter
  assign blueDMA_writeChannel_perf_intervalCounter$D_IN =
	     blueDMA_writeChannel_perf_intervalCounter_049__ETC___d9092 ?
	       12'd0 :
	       blueDMA_writeChannel_perf_intervalCounter + 12'd1 ;
  assign blueDMA_writeChannel_perf_intervalCounter$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt ;

  // register blueDMA_writeChannel_perf_intervalSet
  assign blueDMA_writeChannel_perf_intervalSet$D_IN =
	     blueDMA_s_config_writeSlave_in$D_OUT[22:11] ;
  assign blueDMA_writeChannel_perf_intervalSet$EN =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 ;

  // register blueDMA_writeChannel_toLastCycle
  assign blueDMA_writeChannel_toLastCycle$D_IN =
	     blueDMA_writeChannel_toMaster_task_data_output_reg[32:7] !=
	     26'd0 ||
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[94:69] !=
	     26'd0 ||
	     blueDMA_writeChannel_toMaster_outstanding_writes != 8'd0 ;
  assign blueDMA_writeChannel_toLastCycle$EN =
	     blueDMA_writeChannel_toDone$sFULL_N ;

  // register blueDMA_writeChannel_toMaster_beatsThisRequestCntr
  assign blueDMA_writeChannel_toMaster_beatsThisRequestCntr$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData ?
	       MUX_blueDMA_writeChannel_toMaster_beatsThisRequestCntr$write_1__VAL_1 :
	       8'd0 ;
  assign blueDMA_writeChannel_toMaster_beatsThisRequestCntr$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData ||
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_fillBuffer ;

  // register blueDMA_writeChannel_toMaster_outstanding_writes
  assign blueDMA_writeChannel_toMaster_outstanding_writes$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ?
	       MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__VAL_1 :
	       MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__VAL_2 ;
  assign blueDMA_writeChannel_toMaster_outstanding_writes$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ||
	     blueDMA_writeChannel_toMaster_master_wr_out$EMPTY_N &&
	     !WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ;

  // register blueDMA_writeChannel_toMaster_task_data_output_reg
  assign blueDMA_writeChannel_toMaster_task_data_output_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData ?
	       MUX_blueDMA_writeChannel_toMaster_task_data_output_reg$write_1__VAL_1 :
	       blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$D_OUT[44:0] ;
  assign blueDMA_writeChannel_toMaster_task_data_output_reg$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData ||
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_fillBuffer ;

  // register blueDMA_writeChannel_toMaster_task_data_requests_reg
  assign blueDMA_writeChannel_toMaster_task_data_requests_reg$D_IN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ?
	       MUX_blueDMA_writeChannel_toMaster_task_data_requests_reg$write_1__VAL_1 :
	       blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$D_OUT[157:45] ;
  assign blueDMA_writeChannel_toMaster_task_data_requests_reg$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ||
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_fillBuffer ;

  // register blueDMA_writeChannel_total_requests_reg
  assign blueDMA_writeChannel_total_requests_reg$D_IN =
	     blueDMA_writeChannel_total_requests_reg + 32'd1 ;
  assign blueDMA_writeChannel_total_requests_reg$EN =
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand ;

  // submodule blueDMA_cmdsIn
  assign blueDMA_cmdsIn$D_IN =
	     blueDMA_s_config_writeSlave_in$D_OUT[74:11] !=
	     64'h0000000010001000 ;
  assign blueDMA_cmdsIn$ENQ =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial &&
	     blueDMA_s_config_writeSlave_in$D_OUT[10:3] == 8'd255 &&
	     (blueDMA_s_config_writeSlave_in$D_OUT[74:11] ==
	      64'h0000000010001000 ||
	      blueDMA_s_config_writeSlave_in$D_OUT[74:11] ==
	      64'h0000000010000001) ;
  assign blueDMA_cmdsIn$DEQ =
	     blueDMA_cmdsIn$EMPTY_N && blueDMA_writeChannel_cmdIn$FULL_N &&
	     blueDMA_cmdsIn$D_OUT ||
	     blueDMA_cmdsIn$EMPTY_N && blueDMA_readChannel_cmdIn$FULL_N &&
	     !blueDMA_cmdsIn$D_OUT ;
  assign blueDMA_cmdsIn$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_byteAlignerFrom_addr_ff
  assign blueDMA_readChannel_byteAlignerFrom_addr_ff$sD_IN = 160'h0 ;
  assign blueDMA_readChannel_byteAlignerFrom_addr_ff$sENQ = 1'b0 ;
  assign blueDMA_readChannel_byteAlignerFrom_addr_ff$dDEQ =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // submodule blueDMA_readChannel_byteAlignerFrom_incoming
  assign blueDMA_readChannel_byteAlignerFrom_incoming$D_IN = 512'h0 ;
  assign blueDMA_readChannel_byteAlignerFrom_incoming$ENQ = 1'b0 ;
  assign blueDMA_readChannel_byteAlignerFrom_incoming$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_fetchNewData ;
  assign blueDMA_readChannel_byteAlignerFrom_incoming$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_byteAlignerFrom_outgoing
  assign blueDMA_readChannel_byteAlignerFrom_outgoing$D_IN =
	     blueDMA_readChannel_byteAlignerFrom_buffer[511:0] ;
  assign blueDMA_readChannel_byteAlignerFrom_outgoing$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput ;
  assign blueDMA_readChannel_byteAlignerFrom_outgoing$DEQ = 1'b0 ;
  assign blueDMA_readChannel_byteAlignerFrom_outgoing$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_byteAlignerTo_addr_ff
  assign blueDMA_readChannel_byteAlignerTo_addr_ff$sD_IN = 160'h0 ;
  assign blueDMA_readChannel_byteAlignerTo_addr_ff$sENQ = 1'b0 ;
  assign blueDMA_readChannel_byteAlignerTo_addr_ff$dDEQ =
	     blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // submodule blueDMA_readChannel_byteAlignerTo_incoming
  assign blueDMA_readChannel_byteAlignerTo_incoming$D_IN = 256'h0 ;
  assign blueDMA_readChannel_byteAlignerTo_incoming$ENQ = 1'b0 ;
  assign blueDMA_readChannel_byteAlignerTo_incoming$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_fetchNewData ;
  assign blueDMA_readChannel_byteAlignerTo_incoming$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_byteAlignerTo_outgoing
  assign blueDMA_readChannel_byteAlignerTo_outgoing$D_IN =
	     blueDMA_readChannel_byteAlignerTo_buffer[255:0] ;
  assign blueDMA_readChannel_byteAlignerTo_outgoing$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast ||
	     WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput ;
  assign blueDMA_readChannel_byteAlignerTo_outgoing$DEQ = 1'b0 ;
  assign blueDMA_readChannel_byteAlignerTo_outgoing$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_clockConverter_fifo
  assign blueDMA_readChannel_clockConverter_fifo$sD_IN =
	     blueDMA_readChannel_fromMaster_outgoingBuffer$D_OUT ;
  assign blueDMA_readChannel_clockConverter_fifo$sENQ =
	     blueDMA_readChannel_clockConverter_fifo$sFULL_N &&
	     blueDMA_readChannel_fromMaster_outgoingBuffer$EMPTY_N ;
  assign blueDMA_readChannel_clockConverter_fifo$dDEQ =
	     blueDMA_readChannel_clockConverter_fifo$dEMPTY_N &&
	     blueDMA_readChannel_mimo_impl_incomingFIFO$FULL_N ;

  // submodule blueDMA_readChannel_cmdIn
  assign blueDMA_readChannel_cmdIn$D_IN =
	     { blueDMA_fpga_addr,
	       blueDMA_host_addr,
	       blueDMA_transfer_length[31:0] } ;
  assign blueDMA_readChannel_cmdIn$ENQ =
	     blueDMA_cmdsIn$EMPTY_N && blueDMA_readChannel_cmdIn$FULL_N &&
	     !blueDMA_cmdsIn$D_OUT ;
  assign blueDMA_readChannel_cmdIn$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand ;
  assign blueDMA_readChannel_cmdIn$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_fromDone
  assign blueDMA_readChannel_fromDone$sD_IN = 1'd1 ;
  assign blueDMA_readChannel_fromDone$sENQ =
	     blueDMA_readChannel_fromDone$sFULL_N &&
	     blueDMA_readChannel_fromLastCycle &&
	     blueDMA_readChannel_fromMaster_task_data_output_reg[32:7] ==
	     26'd0 &&
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[94:69] ==
	     26'd0 ;
  assign blueDMA_readChannel_fromDone$dDEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_setInterrupt ;

  // submodule blueDMA_readChannel_fromMasterReq_ff
  assign blueDMA_readChannel_fromMasterReq_ff$sD_IN =
	     { blueDMA_readChannel_cmdIn$D_OUT[159:96],
	       blueDMA_readChannel_cmdIn$D_OUT[31:0],
	       4'd0 } ;
  assign blueDMA_readChannel_fromMasterReq_ff$sENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand ;
  assign blueDMA_readChannel_fromMasterReq_ff$dDEQ =
	     blueDMA_readChannel_fromMasterReq_ff$dEMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$FULL_N ;

  // submodule blueDMA_readChannel_fromMaster_master_rd_in
  assign blueDMA_readChannel_fromMaster_master_rd_in$D_IN =
	     { 1'd0,
	       blueDMA_readChannel_fromMaster_task_data_requests_reg[68:5],
	       _theResult_____2__h252215,
	       17'd102784,
	       blueDMA_readChannel_fromMaster_task_data_requests_reg[4:1] } ;
  assign blueDMA_readChannel_fromMaster_master_rd_in$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest ;
  assign blueDMA_readChannel_fromMaster_master_rd_in$DEQ =
	     blueDMA_readChannel_fromMaster_master_rd_in$EMPTY_N &&
	     m32_axi_arready ;
  assign blueDMA_readChannel_fromMaster_master_rd_in$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_master_rd_out
  assign blueDMA_readChannel_fromMaster_master_rd_out$D_IN =
	     blueDMA_readChannel_fromMaster_master_rd_rinpkg$wget ;
  assign blueDMA_readChannel_fromMaster_master_rd_out$ENQ =
	     blueDMA_readChannel_fromMaster_master_rd_out$FULL_N &&
	     m32_axi_rvalid ;
  assign blueDMA_readChannel_fromMaster_master_rd_out$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_forwardData ;
  assign blueDMA_readChannel_fromMaster_master_rd_out$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_maxOutstandingFIFO
  assign blueDMA_readChannel_fromMaster_maxOutstandingFIFO$D_IN = 1'd1 ;
  assign blueDMA_readChannel_fromMaster_maxOutstandingFIFO$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest ;
  assign blueDMA_readChannel_fromMaster_maxOutstandingFIFO$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_forwardData &&
	     blueDMA_readChannel_fromMaster_master_rd_out$D_OUT[0] ;
  assign blueDMA_readChannel_fromMaster_maxOutstandingFIFO$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_outgoingBuffer
  assign blueDMA_readChannel_fromMaster_outgoingBuffer$D_IN =
	     blueDMA_readChannel_fromMaster_master_rd_out$D_OUT[514:3] ;
  assign blueDMA_readChannel_fromMaster_outgoingBuffer$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_forwardData ;
  assign blueDMA_readChannel_fromMaster_outgoingBuffer$DEQ =
	     blueDMA_readChannel_clockConverter_fifo$sFULL_N &&
	     blueDMA_readChannel_fromMaster_outgoingBuffer$EMPTY_N ;
  assign blueDMA_readChannel_fromMaster_outgoingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_reqGen_incomingBuffer
  assign blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_IN =
	     blueDMA_readChannel_fromMasterReq_ff$dD_OUT ;
  assign blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$ENQ =
	     blueDMA_readChannel_fromMasterReq_ff$dEMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$FULL_N ;
  assign blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$DEQ =
	     blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_IN =
	     { x__h249542[5:0],
	       blueDMA_readChannel_fromMaster_reqGen_incoming_ETC__q77[5:0],
	       blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT } ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$ENQ =
	     blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$DEQ =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_IN =
	     { blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[111:100],
	       x__h249716[25:0],
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[99:0] } ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$ENQ =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$DEQ =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$CLR =
	     1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_IN =
	     { blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT,
	       requests_first__h249818 } ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$ENQ =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$CLR =
	     1'b0 ;

  // submodule blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer
  assign blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$D_IN =
	     { blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0],
	       x__h250058,
	       request_data_requests_total__h250032,
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[108:45],
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[12:9],
	       1'd1,
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[146:109],
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[50:45],
	       1'd1 } ;
  assign blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest ;
  assign blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_fromMaster_fillBuffer ;
  assign blueDMA_readChannel_fromMaster_reqGen_outgoingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_mimoConv_ff
  assign blueDMA_readChannel_mimoConv_ff$sD_IN =
	     { blueDMA_readChannel_cmdIn$D_OUT[31:0],
	       blueDMA_readChannel_cmdIn$D_OUT[127:96] } ;
  assign blueDMA_readChannel_mimoConv_ff$sENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand ;
  assign blueDMA_readChannel_mimoConv_ff$dDEQ =
	     blueDMA_readChannel_mimoConv_ff$dEMPTY_N &&
	     blueDMA_readChannel_mimo_impl_cmdsIn$FULL_N ;

  // submodule blueDMA_readChannel_mimo_impl_cmdsIn
  assign blueDMA_readChannel_mimo_impl_cmdsIn$D_IN =
	     blueDMA_readChannel_mimoConv_ff$dD_OUT ;
  assign blueDMA_readChannel_mimo_impl_cmdsIn$ENQ =
	     blueDMA_readChannel_mimoConv_ff$dEMPTY_N &&
	     blueDMA_readChannel_mimo_impl_cmdsIn$FULL_N ;
  assign blueDMA_readChannel_mimo_impl_cmdsIn$DEQ =
	     blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_readChannel_mimo_impl_cmdsIn$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_mimo_impl_incomingFIFO
  assign blueDMA_readChannel_mimo_impl_incomingFIFO$D_IN =
	     blueDMA_readChannel_clockConverter_fifo$dD_OUT ;
  assign blueDMA_readChannel_mimo_impl_incomingFIFO$ENQ =
	     blueDMA_readChannel_clockConverter_fifo$dEMPTY_N &&
	     blueDMA_readChannel_mimo_impl_incomingFIFO$FULL_N ;
  assign blueDMA_readChannel_mimo_impl_incomingFIFO$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_processInput ;
  assign blueDMA_readChannel_mimo_impl_incomingFIFO$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_mimo_impl_outgoing
  assign blueDMA_readChannel_mimo_impl_outgoing$D_IN =
	     blueDMA_readChannel_mimo_impl_buffer[255:0] ;
  assign blueDMA_readChannel_mimo_impl_outgoing$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_enqueueOut ;
  assign blueDMA_readChannel_mimo_impl_outgoing$DEQ =
	     blueDMA_readChannel_mimo_impl_outgoing$EMPTY_N &&
	     blueDMA_readChannel_toMaster_incomingBuffer$FULL_N ;
  assign blueDMA_readChannel_mimo_impl_outgoing$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toDone
  assign blueDMA_readChannel_toDone$sD_IN = 1'd1 ;
  assign blueDMA_readChannel_toDone$sENQ =
	     blueDMA_readChannel_toDone$sFULL_N &&
	     blueDMA_readChannel_toLastCycle &&
	     blueDMA_readChannel_toMaster_task_data_output_reg[32:6] ==
	     27'd0 &&
	     blueDMA_readChannel_toMaster_task_data_requests_reg[95:69] ==
	     27'd0 &&
	     blueDMA_readChannel_toMaster_outstanding_writes == 8'd0 ;
  assign blueDMA_readChannel_toDone$dDEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_setInterrupt ;

  // submodule blueDMA_readChannel_toMasterReq_ff
  assign blueDMA_readChannel_toMasterReq_ff$sD_IN =
	     { blueDMA_readChannel_cmdIn$D_OUT[95:0], 4'd0 } ;
  assign blueDMA_readChannel_toMasterReq_ff$sENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_handleCommand ;
  assign blueDMA_readChannel_toMasterReq_ff$dDEQ =
	     blueDMA_readChannel_toMasterReq_ff$dEMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_incomingBuffer$FULL_N ;

  // submodule blueDMA_readChannel_toMaster_beatsPerRequestFIFO
  assign blueDMA_readChannel_toMaster_beatsPerRequestFIFO$D_IN =
	     _theResult_____3__h256958 ;
  assign blueDMA_readChannel_toMaster_beatsPerRequestFIFO$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ;
  assign blueDMA_readChannel_toMaster_beatsPerRequestFIFO$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData &&
	     blueDMA_readChannel_toMaster_beatsThisRequestC_ETC___d9487 ;
  assign blueDMA_readChannel_toMaster_beatsPerRequestFIFO$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_incomingBuffer
  assign blueDMA_readChannel_toMaster_incomingBuffer$D_IN =
	     blueDMA_readChannel_mimo_impl_outgoing$D_OUT ;
  assign blueDMA_readChannel_toMaster_incomingBuffer$ENQ =
	     blueDMA_readChannel_mimo_impl_outgoing$EMPTY_N &&
	     blueDMA_readChannel_toMaster_incomingBuffer$FULL_N ;
  assign blueDMA_readChannel_toMaster_incomingBuffer$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData ;
  assign blueDMA_readChannel_toMaster_incomingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_master_wr_in_addr
  assign blueDMA_readChannel_toMaster_master_wr_in_addr$D_IN =
	     { 1'd0,
	       blueDMA_readChannel_toMaster_task_data_requests_reg[68:5],
	       _theResult_____3__h256958,
	       17'd86400,
	       blueDMA_readChannel_toMaster_task_data_requests_reg[4:1] } ;
  assign blueDMA_readChannel_toMaster_master_wr_in_addr$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_placeRequest ;
  assign blueDMA_readChannel_toMaster_master_wr_in_addr$DEQ =
	     blueDMA_readChannel_toMaster_master_wr_in_addr$EMPTY_N &&
	     m64_axi_awready ;
  assign blueDMA_readChannel_toMaster_master_wr_in_addr$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_master_wr_in_data
  assign blueDMA_readChannel_toMaster_master_wr_in_data$D_IN =
	     { blueDMA_readChannel_toMaster_incomingBuffer$D_OUT,
	       x_strb__h257505,
	       blueDMA_readChannel_toMaster_beatsThisRequestC_ETC___d9487 } ;
  assign blueDMA_readChannel_toMaster_master_wr_in_data$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_forwardData ;
  assign blueDMA_readChannel_toMaster_master_wr_in_data$DEQ =
	     blueDMA_readChannel_toMaster_master_wr_in_data$EMPTY_N &&
	     m64_axi_wready ;
  assign blueDMA_readChannel_toMaster_master_wr_in_data$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_master_wr_out
  assign blueDMA_readChannel_toMaster_master_wr_out$D_IN =
	     blueDMA_readChannel_toMaster_master_wr_rinpkg$wget ;
  assign blueDMA_readChannel_toMaster_master_wr_out$ENQ =
	     blueDMA_readChannel_toMaster_master_wr_out$FULL_N &&
	     m64_axi_bvalid ;
  assign blueDMA_readChannel_toMaster_master_wr_out$DEQ =
	     MUX_blueDMA_readChannel_toMaster_outstanding_writes$write_1__SEL_2 ;
  assign blueDMA_readChannel_toMaster_master_wr_out$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_reqGen_incomingBuffer
  assign blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_IN =
	     blueDMA_readChannel_toMasterReq_ff$dD_OUT ;
  assign blueDMA_readChannel_toMaster_reqGen_incomingBuffer$ENQ =
	     blueDMA_readChannel_toMasterReq_ff$dEMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_incomingBuffer$FULL_N ;
  assign blueDMA_readChannel_toMaster_reqGen_incomingBuffer$DEQ =
	     blueDMA_readChannel_toMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_readChannel_toMaster_reqGen_incomingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_IN =
	     { x__h253590[4:0],
	       blueDMA_readChannel_toMaster_reqGen_incomingBu_ETC__q78[4:0],
	       blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT } ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$ENQ =
	     blueDMA_readChannel_toMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$DEQ =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_IN =
	     { blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT[109:100],
	       x__h253764[26:0],
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT[99:0] } ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$ENQ =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$DEQ =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_IN =
	     { blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT,
	       requests_first__h253866 } ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$ENQ =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest ;
  assign blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$CLR = 1'b0 ;

  // submodule blueDMA_readChannel_toMaster_reqGen_outgoingBuffer
  assign blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$D_IN =
	     { blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0],
	       x__h254106,
	       request_data_requests_total__h254080,
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[108:45],
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[12:9],
	       1'd1,
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[145:109],
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[49:45],
	       1'd1 } ;
  assign blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$ENQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest ;
  assign blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$DEQ =
	     WILL_FIRE_RL_blueDMA_readChannel_toMaster_fillBuffer ;
  assign blueDMA_readChannel_toMaster_reqGen_outgoingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_s_config_readSlave_in
  assign blueDMA_s_config_readSlave_in$D_IN = { S_AXI_araddr, S_AXI_arprot } ;
  assign blueDMA_s_config_readSlave_in$ENQ =
	     blueDMA_s_config_readSlave_in$FULL_N && S_AXI_arvalid ;
  assign blueDMA_s_config_readSlave_in$DEQ =
	     WILL_FIRE_RL_blueDMA_s_config_axiReadFallback ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial ;
  assign blueDMA_s_config_readSlave_in$CLR = 1'b0 ;

  // submodule blueDMA_s_config_readSlave_out
  always@(WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_1 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_2 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_3 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_4 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_5 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_6 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_7 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_8 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_9 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_10 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_11 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 or
	  MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_12 or
	  WILL_FIRE_RL_blueDMA_s_config_axiReadFallback)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_1;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_2;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_3;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_4;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_5;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_6;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_7;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_8;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_9;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_10;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_11;
      WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11:
	  blueDMA_s_config_readSlave_out$D_IN =
	      MUX_blueDMA_s_config_readSlave_out$enq_1__VAL_12;
      WILL_FIRE_RL_blueDMA_s_config_axiReadFallback:
	  blueDMA_s_config_readSlave_out$D_IN = 66'd0;
      default: blueDMA_s_config_readSlave_out$D_IN =
		   66'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign blueDMA_s_config_readSlave_out$ENQ =
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	     WILL_FIRE_RL_blueDMA_s_config_axiReadFallback ;
  assign blueDMA_s_config_readSlave_out$DEQ =
	     blueDMA_s_config_readSlave_out$EMPTY_N && S_AXI_rready ;
  assign blueDMA_s_config_readSlave_out$CLR = 1'b0 ;

  // submodule blueDMA_s_config_writeSlave_in
  assign blueDMA_s_config_writeSlave_in$D_IN =
	     { blueDMA_s_config_writeSlave_addrIn_rv$port1__read[66:3],
	       blueDMA_s_config_writeSlave_dataIn_rv$port1__read[71:0],
	       blueDMA_s_config_writeSlave_addrIn_rv$port1__read[2:0] } ;
  assign blueDMA_s_config_writeSlave_in$ENQ =
	     blueDMA_s_config_writeSlave_addrIn_rv$port1__read[67] &&
	     blueDMA_s_config_writeSlave_dataIn_rv$port1__read[72] &&
	     blueDMA_s_config_writeSlave_in$FULL_N ;
  assign blueDMA_s_config_writeSlave_in$DEQ =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteFallback ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial ;
  assign blueDMA_s_config_writeSlave_in$CLR = 1'b0 ;

  // submodule blueDMA_s_config_writeSlave_out
  assign blueDMA_s_config_writeSlave_out$D_IN = 2'd0 ;
  assign blueDMA_s_config_writeSlave_out$ENQ =
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteFallback ||
	     WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial ;
  assign blueDMA_s_config_writeSlave_out$DEQ =
	     blueDMA_s_config_writeSlave_out$EMPTY_N && S_AXI_bready ;
  assign blueDMA_s_config_writeSlave_out$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_byteAlignerFrom_addr_ff
  assign blueDMA_writeChannel_byteAlignerFrom_addr_ff$sD_IN = 160'h0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_addr_ff$sENQ = 1'b0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_addr_ff$dDEQ =
	     blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N ;

  // submodule blueDMA_writeChannel_byteAlignerFrom_incoming
  assign blueDMA_writeChannel_byteAlignerFrom_incoming$D_IN = 256'h0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_incoming$ENQ = 1'b0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_incoming$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_fetchNewData ;
  assign blueDMA_writeChannel_byteAlignerFrom_incoming$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_byteAlignerFrom_outgoing
  assign blueDMA_writeChannel_byteAlignerFrom_outgoing$D_IN =
	     blueDMA_writeChannel_byteAlignerFrom_buffer[255:0] ;
  assign blueDMA_writeChannel_byteAlignerFrom_outgoing$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput ;
  assign blueDMA_writeChannel_byteAlignerFrom_outgoing$DEQ = 1'b0 ;
  assign blueDMA_writeChannel_byteAlignerFrom_outgoing$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_byteAlignerTo_addr_ff
  assign blueDMA_writeChannel_byteAlignerTo_addr_ff$sD_IN = 160'h0 ;
  assign blueDMA_writeChannel_byteAlignerTo_addr_ff$sENQ = 1'b0 ;
  assign blueDMA_writeChannel_byteAlignerTo_addr_ff$dDEQ =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N ;

  // submodule blueDMA_writeChannel_byteAlignerTo_incoming
  assign blueDMA_writeChannel_byteAlignerTo_incoming$D_IN = 512'h0 ;
  assign blueDMA_writeChannel_byteAlignerTo_incoming$ENQ = 1'b0 ;
  assign blueDMA_writeChannel_byteAlignerTo_incoming$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_fetchNewData ;
  assign blueDMA_writeChannel_byteAlignerTo_incoming$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_byteAlignerTo_outgoing
  assign blueDMA_writeChannel_byteAlignerTo_outgoing$D_IN =
	     blueDMA_writeChannel_byteAlignerTo_buffer[511:0] ;
  assign blueDMA_writeChannel_byteAlignerTo_outgoing$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast ||
	     WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput ;
  assign blueDMA_writeChannel_byteAlignerTo_outgoing$DEQ = 1'b0 ;
  assign blueDMA_writeChannel_byteAlignerTo_outgoing$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_clockConverter_fifo
  assign blueDMA_writeChannel_clockConverter_fifo$sD_IN =
	     blueDMA_writeChannel_mimo_impl_outgoing$D_OUT ;
  assign blueDMA_writeChannel_clockConverter_fifo$sENQ =
	     blueDMA_writeChannel_clockConverter_fifo$sFULL_N &&
	     blueDMA_writeChannel_mimo_impl_outgoing$EMPTY_N ;
  assign blueDMA_writeChannel_clockConverter_fifo$dDEQ =
	     blueDMA_writeChannel_clockConverter_fifo$dEMPTY_N &&
	     blueDMA_writeChannel_toMaster_incomingBuffer$FULL_N ;

  // submodule blueDMA_writeChannel_cmdIn
  assign blueDMA_writeChannel_cmdIn$D_IN =
	     { blueDMA_host_addr,
	       blueDMA_fpga_addr,
	       blueDMA_transfer_length[31:0] } ;
  assign blueDMA_writeChannel_cmdIn$ENQ =
	     blueDMA_cmdsIn$EMPTY_N && blueDMA_writeChannel_cmdIn$FULL_N &&
	     blueDMA_cmdsIn$D_OUT ;
  assign blueDMA_writeChannel_cmdIn$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand ;
  assign blueDMA_writeChannel_cmdIn$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_fromDone
  assign blueDMA_writeChannel_fromDone$sD_IN = 1'd1 ;
  assign blueDMA_writeChannel_fromDone$sENQ =
	     blueDMA_writeChannel_fromDone$sFULL_N &&
	     blueDMA_writeChannel_fromLastCycle &&
	     blueDMA_writeChannel_fromMaster_task_data_output_reg[32:6] ==
	     27'd0 &&
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[95:69] ==
	     27'd0 ;
  assign blueDMA_writeChannel_fromDone$dDEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt ;

  // submodule blueDMA_writeChannel_fromMasterReq_ff
  assign blueDMA_writeChannel_fromMasterReq_ff$sD_IN =
	     { blueDMA_writeChannel_cmdIn$D_OUT[159:96],
	       blueDMA_writeChannel_cmdIn$D_OUT[31:0],
	       4'd0 } ;
  assign blueDMA_writeChannel_fromMasterReq_ff$sENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand ;
  assign blueDMA_writeChannel_fromMasterReq_ff$dDEQ =
	     blueDMA_writeChannel_fromMasterReq_ff$dEMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$FULL_N ;

  // submodule blueDMA_writeChannel_fromMaster_master_rd_in
  assign blueDMA_writeChannel_fromMaster_master_rd_in$D_IN =
	     { 1'd0,
	       blueDMA_writeChannel_fromMaster_task_data_requests_reg[68:5],
	       _theResult_____2__h3839,
	       17'd86400,
	       blueDMA_writeChannel_fromMaster_task_data_requests_reg[4:1] } ;
  assign blueDMA_writeChannel_fromMaster_master_rd_in$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest ;
  assign blueDMA_writeChannel_fromMaster_master_rd_in$DEQ =
	     blueDMA_writeChannel_fromMaster_master_rd_in$EMPTY_N &&
	     m64_axi_arready ;
  assign blueDMA_writeChannel_fromMaster_master_rd_in$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_master_rd_out
  assign blueDMA_writeChannel_fromMaster_master_rd_out$D_IN =
	     blueDMA_writeChannel_fromMaster_master_rd_rinpkg$wget ;
  assign blueDMA_writeChannel_fromMaster_master_rd_out$ENQ =
	     blueDMA_writeChannel_fromMaster_master_rd_out$FULL_N &&
	     m64_axi_rvalid ;
  assign blueDMA_writeChannel_fromMaster_master_rd_out$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_forwardData ;
  assign blueDMA_writeChannel_fromMaster_master_rd_out$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_maxOutstandingFIFO
  assign blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$D_IN = 1'd1 ;
  assign blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest ;
  assign blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_forwardData &&
	     blueDMA_writeChannel_fromMaster_master_rd_out$D_OUT[0] ;
  assign blueDMA_writeChannel_fromMaster_maxOutstandingFIFO$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_outgoingBuffer
  assign blueDMA_writeChannel_fromMaster_outgoingBuffer$D_IN =
	     blueDMA_writeChannel_fromMaster_master_rd_out$D_OUT[258:3] ;
  assign blueDMA_writeChannel_fromMaster_outgoingBuffer$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_forwardData ;
  assign blueDMA_writeChannel_fromMaster_outgoingBuffer$DEQ =
	     blueDMA_writeChannel_fromMaster_outgoingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_mimo_impl_incomingFIFO$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_outgoingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer
  assign blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_IN =
	     blueDMA_writeChannel_fromMasterReq_ff$dD_OUT ;
  assign blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$ENQ =
	     blueDMA_writeChannel_fromMasterReq_ff$dEMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$DEQ =
	     blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_IN =
	     { x__h1141[4:0],
	       blueDMA_writeChannel_fromMaster_reqGen_incomin_ETC__q80[4:0],
	       blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT } ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$ENQ =
	     blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$DEQ =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$CLR =
	     1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_IN =
	     { blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[109:100],
	       x__h1315[26:0],
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[99:0] } ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$ENQ =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$DEQ =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$CLR =
	     1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_IN =
	     { blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT,
	       requests_first__h1417 } ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$ENQ =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest ;
  assign blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$CLR =
	     1'b0 ;

  // submodule blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer
  assign blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$D_IN =
	     { blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0],
	       x__h1657,
	       request_data_requests_total__h1631,
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[108:45],
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[12:9],
	       1'd1,
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[145:109],
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[49:45],
	       1'd1 } ;
  assign blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest ;
  assign blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_fillBuffer ;
  assign blueDMA_writeChannel_fromMaster_reqGen_outgoingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_mimoConv_ff
  assign blueDMA_writeChannel_mimoConv_ff$sD_IN =
	     { blueDMA_writeChannel_cmdIn$D_OUT[31:0],
	       blueDMA_writeChannel_cmdIn$D_OUT[63:32] } ;
  assign blueDMA_writeChannel_mimoConv_ff$sENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand ;
  assign blueDMA_writeChannel_mimoConv_ff$dDEQ =
	     blueDMA_writeChannel_mimoConv_ff$dEMPTY_N &&
	     blueDMA_writeChannel_mimo_impl_cmdsIn$FULL_N ;

  // submodule blueDMA_writeChannel_mimo_impl_cmdsIn
  assign blueDMA_writeChannel_mimo_impl_cmdsIn$D_IN =
	     blueDMA_writeChannel_mimoConv_ff$dD_OUT ;
  assign blueDMA_writeChannel_mimo_impl_cmdsIn$ENQ =
	     blueDMA_writeChannel_mimoConv_ff$dEMPTY_N &&
	     blueDMA_writeChannel_mimo_impl_cmdsIn$FULL_N ;
  assign blueDMA_writeChannel_mimo_impl_cmdsIn$DEQ =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N ;
  assign blueDMA_writeChannel_mimo_impl_cmdsIn$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_mimo_impl_incomingFIFO
  assign blueDMA_writeChannel_mimo_impl_incomingFIFO$D_IN =
	     blueDMA_writeChannel_fromMaster_outgoingBuffer$D_OUT ;
  assign blueDMA_writeChannel_mimo_impl_incomingFIFO$ENQ =
	     blueDMA_writeChannel_fromMaster_outgoingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_mimo_impl_incomingFIFO$FULL_N ;
  assign blueDMA_writeChannel_mimo_impl_incomingFIFO$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_processInput ;
  assign blueDMA_writeChannel_mimo_impl_incomingFIFO$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_mimo_impl_outgoing
  assign blueDMA_writeChannel_mimo_impl_outgoing$D_IN =
	     blueDMA_writeChannel_mimo_impl_buffer[511:0] ;
  assign blueDMA_writeChannel_mimo_impl_outgoing$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_enqueueOut ;
  assign blueDMA_writeChannel_mimo_impl_outgoing$DEQ =
	     blueDMA_writeChannel_clockConverter_fifo$sFULL_N &&
	     blueDMA_writeChannel_mimo_impl_outgoing$EMPTY_N ;
  assign blueDMA_writeChannel_mimo_impl_outgoing$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toDone
  assign blueDMA_writeChannel_toDone$sD_IN = 1'd1 ;
  assign blueDMA_writeChannel_toDone$sENQ =
	     blueDMA_writeChannel_toDone$sFULL_N &&
	     blueDMA_writeChannel_toLastCycle &&
	     blueDMA_writeChannel_toMaster_task_data_output_reg[32:7] ==
	     26'd0 &&
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[94:69] ==
	     26'd0 &&
	     blueDMA_writeChannel_toMaster_outstanding_writes == 8'd0 ;
  assign blueDMA_writeChannel_toDone$dDEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_setInterrupt ;

  // submodule blueDMA_writeChannel_toMasterReq_ff
  assign blueDMA_writeChannel_toMasterReq_ff$sD_IN =
	     { blueDMA_writeChannel_cmdIn$D_OUT[95:0], 4'd0 } ;
  assign blueDMA_writeChannel_toMasterReq_ff$sENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_handleCommand ;
  assign blueDMA_writeChannel_toMasterReq_ff$dDEQ =
	     blueDMA_writeChannel_toMasterReq_ff$dEMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$FULL_N ;

  // submodule blueDMA_writeChannel_toMaster_beatsPerRequestFIFO
  assign blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$D_IN =
	     _theResult_____3__h8585 ;
  assign blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ;
  assign blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData &&
	     blueDMA_writeChannel_toMaster_beatsThisRequest_ETC___d391 ;
  assign blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_incomingBuffer
  assign blueDMA_writeChannel_toMaster_incomingBuffer$D_IN =
	     blueDMA_writeChannel_clockConverter_fifo$dD_OUT ;
  assign blueDMA_writeChannel_toMaster_incomingBuffer$ENQ =
	     blueDMA_writeChannel_clockConverter_fifo$dEMPTY_N &&
	     blueDMA_writeChannel_toMaster_incomingBuffer$FULL_N ;
  assign blueDMA_writeChannel_toMaster_incomingBuffer$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData ;
  assign blueDMA_writeChannel_toMaster_incomingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_master_wr_in_addr
  assign blueDMA_writeChannel_toMaster_master_wr_in_addr$D_IN =
	     { 1'd0,
	       blueDMA_writeChannel_toMaster_task_data_requests_reg[68:5],
	       _theResult_____3__h8585,
	       17'd102784,
	       blueDMA_writeChannel_toMaster_task_data_requests_reg[4:1] } ;
  assign blueDMA_writeChannel_toMaster_master_wr_in_addr$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_placeRequest ;
  assign blueDMA_writeChannel_toMaster_master_wr_in_addr$DEQ =
	     blueDMA_writeChannel_toMaster_master_wr_in_addr$EMPTY_N &&
	     m32_axi_awready ;
  assign blueDMA_writeChannel_toMaster_master_wr_in_addr$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_master_wr_in_data
  assign blueDMA_writeChannel_toMaster_master_wr_in_data$D_IN =
	     { blueDMA_writeChannel_toMaster_incomingBuffer$D_OUT,
	       x_strb__h9132,
	       blueDMA_writeChannel_toMaster_beatsThisRequest_ETC___d391 } ;
  assign blueDMA_writeChannel_toMaster_master_wr_in_data$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_forwardData ;
  assign blueDMA_writeChannel_toMaster_master_wr_in_data$DEQ =
	     blueDMA_writeChannel_toMaster_master_wr_in_data$EMPTY_N &&
	     m32_axi_wready ;
  assign blueDMA_writeChannel_toMaster_master_wr_in_data$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_master_wr_out
  assign blueDMA_writeChannel_toMaster_master_wr_out$D_IN =
	     blueDMA_writeChannel_toMaster_master_wr_rinpkg$wget ;
  assign blueDMA_writeChannel_toMaster_master_wr_out$ENQ =
	     blueDMA_writeChannel_toMaster_master_wr_out$FULL_N &&
	     m32_axi_bvalid ;
  assign blueDMA_writeChannel_toMaster_master_wr_out$DEQ =
	     MUX_blueDMA_writeChannel_toMaster_outstanding_writes$write_1__SEL_2 ;
  assign blueDMA_writeChannel_toMaster_master_wr_out$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_reqGen_incomingBuffer
  assign blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_IN =
	     blueDMA_writeChannel_toMasterReq_ff$dD_OUT ;
  assign blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$ENQ =
	     blueDMA_writeChannel_toMasterReq_ff$dEMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$FULL_N ;
  assign blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$DEQ =
	     blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_IN =
	     { x__h5214[5:0],
	       blueDMA_writeChannel_toMaster_reqGen_incomingB_ETC__q81[5:0],
	       blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT } ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$ENQ =
	     blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$FULL_N ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$DEQ =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_IN =
	     { blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT[111:100],
	       x__h5388[25:0],
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT[99:0] } ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$ENQ =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$FULL_N ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$DEQ =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_IN =
	     { blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT,
	       requests_first__h5490 } ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$ENQ =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$EMPTY_N &&
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$FULL_N ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$CLR = 1'b0 ;

  // submodule blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer
  assign blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$D_IN =
	     { blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0],
	       x__h5730,
	       request_data_requests_total__h5704,
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[108:45],
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[12:9],
	       1'd1,
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[146:109],
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[50:45],
	       1'd1 } ;
  assign blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$ENQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest ;
  assign blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$DEQ =
	     WILL_FIRE_RL_blueDMA_writeChannel_toMaster_fillBuffer ;
  assign blueDMA_writeChannel_toMaster_reqGen_outgoingBuffer$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10000 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10006 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10012 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10018 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10024 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10030 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10036 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10042 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10048 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10054 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10060 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10066 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10072 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10078 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10084 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9742 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9748 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9754 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9760 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9766 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9772 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9778 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9784 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9790 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9796 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9802 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9808 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9814 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9820 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9826 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9832 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9838 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9844 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9850 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9856 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9862 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9868 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9874 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9880 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9886 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9892 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9898 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9904 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9910 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9916 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9922 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9928 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9934 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9940 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9946 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9952 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9958 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9964 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9970 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9976 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9982 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9988 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 :
	       8'd0 ;
  assign IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9994 =
	     _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
	       CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 :
	       8'd0 ;
  assign IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 =
	     (blueDMA_readChannel_toMaster_task_data_output_reg[0] &&
	      blueDMA_readChannel_toMaster_task_data_output_reg[42:38] !=
	      5'd0) ?
	       endByte___1__h259006 :
	       ((blueDMA_readChannel_toMaster_task_data_output_reg[32:6] ==
		 27'd1) ?
		  ((blueDMA_readChannel_toMaster_task_data_output_reg[37:33] ==
		    5'd0) ?
		     6'd32 :
		     endByte___1__h259032) :
		  6'd32) ;
  assign IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 =
	     (blueDMA_writeChannel_toMaster_task_data_output_reg[0] &&
	      blueDMA_writeChannel_toMaster_task_data_output_reg[44:39] !=
	      6'd0) ?
	       endByte___1__h12041 :
	       ((blueDMA_writeChannel_toMaster_task_data_output_reg[32:7] ==
		 26'd1) ?
		  ((blueDMA_writeChannel_toMaster_task_data_output_reg[38:33] ==
		    6'd0) ?
		     7'd64 :
		     endByte___1__h12067) :
		  7'd64) ;
  assign _0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 =
	     x__h280860 <= 7'd64 ;
  assign _2_MINUS_b74138__q71 = 8'd2 - b__h274138 ;
  assign _64_MINUS_0_CONCAT_blueDMA_readChannel_byteAlig_ETC___d21286 =
	     7'd64 -
	     { 1'd0,
	       blueDMA_readChannel_byteAlignerFrom_addr_1_alignment,
	       5'd0 } ;
  assign _64_MINUS_0_CONCAT_blueDMA_writeChannel_byteAli_ETC___d8992 =
	     7'd64 -
	     { 1'd0,
	       blueDMA_writeChannel_byteAlignerTo_addr_1_alignment,
	       5'd0 } ;
  assign _theResult_____2__h252215 =
	     (blueDMA_readChannel_fromMaster_task_data_requests_reg[94:69] ==
	      26'd1 &&
	      blueDMA_readChannel_fromMaster_task_data_requests_reg[103:95] !=
	      9'd0) ?
	       x__h252267[7:0] :
	       ((blueDMA_readChannel_fromMaster_task_data_requests_reg[0] &&
		 blueDMA_readChannel_fromMaster_task_data_requests_reg[112:104] !=
		 9'd0) ?
		  x__h252277[7:0] :
		  8'd63) ;
  assign _theResult_____2__h3839 =
	     (blueDMA_writeChannel_fromMaster_task_data_requests_reg[95:69] ==
	      27'd1 &&
	      blueDMA_writeChannel_fromMaster_task_data_requests_reg[104:96] !=
	      9'd0) ?
	       x__h3891[7:0] :
	       ((blueDMA_writeChannel_fromMaster_task_data_requests_reg[0] &&
		 blueDMA_writeChannel_fromMaster_task_data_requests_reg[113:105] !=
		 9'd0) ?
		  x__h3901[7:0] :
		  8'd127) ;
  assign _theResult_____3__h256958 =
	     (blueDMA_readChannel_toMaster_task_data_requests_reg[95:69] ==
	      27'd1 &&
	      blueDMA_readChannel_toMaster_task_data_requests_reg[104:96] !=
	      9'd0) ?
	       x__h257010[7:0] :
	       ((blueDMA_readChannel_toMaster_task_data_requests_reg[0] &&
		 blueDMA_readChannel_toMaster_task_data_requests_reg[113:105] !=
		 9'd0) ?
		  x__h257020[7:0] :
		  8'd127) ;
  assign _theResult_____3__h8585 =
	     (blueDMA_writeChannel_toMaster_task_data_requests_reg[94:69] ==
	      26'd1 &&
	      blueDMA_writeChannel_toMaster_task_data_requests_reg[103:95] !=
	      9'd0) ?
	       x__h8637[7:0] :
	       ((blueDMA_writeChannel_toMaster_task_data_requests_reg[0] &&
		 blueDMA_writeChannel_toMaster_task_data_requests_reg[112:104] !=
		 9'd0) ?
		  x__h8647[7:0] :
		  8'd63) ;
  assign _theResult____h1136 =
	     (blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT[40:36] ==
	      5'd0) ?
	       bytes_first__h1135 :
	       bytes_first___1__h1167 ;
  assign _theResult____h1313 =
	     (blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[109:105] ==
	      5'd0) ?
	       transfers_total__h1312 :
	       transfers_total___1__h1321 ;
  assign _theResult____h1664 =
	     (blueDMA_writeChannel_fromMaster_reqGen_interme_ETC___d75[6:0] ==
	      7'd0) ?
	       requests_total__h1584 :
	       requests_total___1__h1671 ;
  assign _theResult____h249537 =
	     (blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT[41:36] ==
	      6'd0) ?
	       bytes_first__h249536 :
	       bytes_first___1__h249568 ;
  assign _theResult____h249714 =
	     (blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[111:106] ==
	      6'd0) ?
	       transfers_total__h249713 :
	       transfers_total___1__h249722 ;
  assign _theResult____h250065 =
	     (blueDMA_readChannel_fromMaster_reqGen_intermed_ETC___d9171[5:0] ==
	      6'd0) ?
	       requests_total__h249985 :
	       requests_total___1__h250072 ;
  assign _theResult____h253585 =
	     (blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT[40:36] ==
	      5'd0) ?
	       bytes_first__h253584 :
	       bytes_first___1__h253616 ;
  assign _theResult____h253762 =
	     (blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT[109:105] ==
	      5'd0) ?
	       transfers_total__h253761 :
	       transfers_total___1__h253770 ;
  assign _theResult____h254113 =
	     (blueDMA_readChannel_toMaster_reqGen_intermedia_ETC___d9364[6:0] ==
	      7'd0) ?
	       requests_total__h254033 :
	       requests_total___1__h254120 ;
  assign _theResult____h5209 =
	     (blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT[41:36] ==
	      6'd0) ?
	       bytes_first__h5208 :
	       bytes_first___1__h5240 ;
  assign _theResult____h5386 =
	     (blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT[111:106] ==
	      6'd0) ?
	       transfers_total__h5385 :
	       transfers_total___1__h5394 ;
  assign _theResult____h5737 =
	     (blueDMA_writeChannel_toMaster_reqGen_intermedi_ETC___d268[5:0] ==
	      6'd0) ?
	       requests_total__h5657 :
	       requests_total___1__h5744 ;
  assign addr_last__h1488 =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[47:36] +
	     y__h1509 ;
  assign addr_last__h1489 = addr_last__h1488 - 12'd1 ;
  assign addr_last__h249889 =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[47:36] +
	     y__h249910 ;
  assign addr_last__h249890 = addr_last__h249889 - 12'd1 ;
  assign addr_last__h253937 =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[47:36] +
	     y__h253958 ;
  assign addr_last__h253938 = addr_last__h253937 - 12'd1 ;
  assign addr_last__h5561 =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[47:36] +
	     y__h5582 ;
  assign addr_last__h5562 = addr_last__h5561 - 12'd1 ;
  assign b__h1007285 =
	     { 1'd0,
	       blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[37:32] } ;
  assign b__h1022259 =
	     blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$EN_port0__write ?
	       blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1 :
	       blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer ;
  assign b__h1038262 =
	     { 26'd0, blueDMA_readChannel_byteAlignerTo_bytes_out_needed } ;
  assign b__h1051513 =
	     { 1'd0,
	       blueDMA_readChannel_byteAlignerTo_addr_ff$dD_OUT[36:32] } ;
  assign b__h106380 =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$EN_port0__write ?
	       blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1 :
	       blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer ;
  assign b__h122383 =
	     { 26'd0,
	       blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed } ;
  assign b__h135648 =
	     { 1'd0,
	       blueDMA_writeChannel_byteAlignerFrom_addr_ff$dD_OUT[36:32] } ;
  assign b__h177348 =
	     { 25'd0,
	       _64_MINUS_0_CONCAT_blueDMA_writeChannel_byteAli_ETC___d8992 } ;
  assign b__h177460 =
	     blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$EN_port0__write ?
	       blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$port0__write_1 :
	       blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer ;
  assign b__h208827 =
	     { 25'd0, blueDMA_writeChannel_byteAlignerTo_bytes_out_needed } ;
  assign b__h234809 =
	     { 1'd0,
	       blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[37:32] } ;
  assign b__h274138 =
	     { 7'd0, blueDMA_readChannel_mimo_impl_firstWordOffset_out_val } ;
  assign b__h949806 =
	     { 25'd0,
	       _64_MINUS_0_CONCAT_blueDMA_readChannel_byteAlig_ETC___d21286 } ;
  assign b__h949918 =
	     blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$EN_port0__write ?
	       blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$port0__write_1 :
	       blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer ;
  assign b__h981285 =
	     { 25'd0, blueDMA_readChannel_byteAlignerFrom_bytes_out_needed } ;
  assign barrier_transfers__h1532 = x__h1542[11:0] >> 5 ;
  assign barrier_transfers__h249933 = x__h249943[11:0] >> 6 ;
  assign barrier_transfers__h253981 = x__h253991[11:0] >> 5 ;
  assign barrier_transfers__h5605 = x__h5615[11:0] >> 6 ;
  assign beatsThisRequestCntrT__h257391 =
	     blueDMA_readChannel_toMaster_beatsThisRequestCntr + 8'd1 ;
  assign beatsThisRequestCntrT__h9018 =
	     blueDMA_writeChannel_toMaster_beatsThisRequestCntr + 8'd1 ;
  assign blueDMA_readChannel_byteAlignerFrom_addr_ffdD_ETC__q76 =
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[37:32] -
	     blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[101:96] ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_in_6_ETC___d16535 =
	     blueDMA_readChannel_byteAlignerFrom_bytes_in <
	     blueDMA_readChannel_byteAlignerFrom_bytes_total ;
  assign blueDMA_readChannel_byteAlignerFrom_bytes_left_ETC___d21297 =
	     blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer <
	     blueDMA_readChannel_byteAlignerFrom_bytes_out_needed ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_in_134_ETC___d21343 =
	     blueDMA_readChannel_byteAlignerTo_bytes_in <
	     blueDMA_readChannel_byteAlignerTo_bytes_total ;
  assign blueDMA_readChannel_byteAlignerTo_bytes_left_i_ETC___d21358 =
	     blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer <
	     blueDMA_readChannel_byteAlignerTo_bytes_out_needed ;
  assign blueDMA_readChannel_fromMaster_reqGen_incoming_ETC__q77 =
	     blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] -
	     y__h249609 ;
  assign blueDMA_readChannel_fromMaster_reqGen_intermed_ETC___d9171 =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[134:109] -
	     { 17'd0,
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0] } ;
  assign blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q1 =
	     blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[31:0] >> 5 ;
  assign blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q66 =
	     (blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 26'd0, blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[5:0] } +
	      32'd64 -
	      32'd1) >>
	     6 ;
  assign blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q67 =
	     (blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 27'd0, blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[4:0] } +
	      32'd32 -
	      32'd1) >>
	     5 ;
  assign blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q84 =
	     (blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 26'd0, blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[5:0] } +
	      32'd64 -
	      32'd1) >>
	     6 ;
  assign blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q85 =
	     (blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 27'd0, blueDMA_readChannel_mimo_impl_cmdsIn$D_OUT[4:0] } +
	      32'd32 -
	      32'd1) >>
	     5 ;
  assign blueDMA_readChannel_perf_intervalCounter_1400__ETC___d21443 =
	     blueDMA_readChannel_perf_intervalCounter ==
	     blueDMA_readChannel_perf_intervalSet ;
  assign blueDMA_readChannel_toMaster_beatsThisRequestC_ETC___d9487 =
	     blueDMA_readChannel_toMaster_beatsThisRequestCntr ==
	     blueDMA_readChannel_toMaster_beatsPerRequestFIFO$D_OUT ;
  assign blueDMA_readChannel_toMaster_reqGen_incomingBu_ETC__q78 =
	     blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] -
	     y__h253657 ;
  assign blueDMA_readChannel_toMaster_reqGen_intermedia_ETC___d9364 =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[135:109] -
	     { 18'd0,
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0] } ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_in__ETC___d4184 =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_in <
	     blueDMA_writeChannel_byteAlignerFrom_bytes_total ;
  assign blueDMA_writeChannel_byteAlignerFrom_bytes_lef_ETC___d4199 =
	     blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer <
	     blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed ;
  assign blueDMA_writeChannel_byteAlignerTo_addr_ffdD__ETC__q79 =
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[37:32] -
	     blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[101:96] ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_in_23_ETC___d4241 =
	     blueDMA_writeChannel_byteAlignerTo_bytes_in <
	     blueDMA_writeChannel_byteAlignerTo_bytes_total ;
  assign blueDMA_writeChannel_byteAlignerTo_bytes_left__ETC___d9003 =
	     blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer <
	     blueDMA_writeChannel_byteAlignerTo_bytes_out_needed ;
  assign blueDMA_writeChannel_fromMaster_reqGen_incomin_ETC__q80 =
	     blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] -
	     y__h1208 ;
  assign blueDMA_writeChannel_fromMaster_reqGen_interme_ETC___d75 =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[135:109] -
	     { 18'd0,
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0] } ;
  assign blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q68 =
	     (blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 27'd0, blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[4:0] } +
	      32'd32 -
	      32'd1) >>
	     5 ;
  assign blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q69 =
	     (blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 26'd0, blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[5:0] } +
	      32'd64 -
	      32'd1) >>
	     6 ;
  assign blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q70 =
	     blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[7:0] >> 5 ;
  assign blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q82 =
	     (blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 27'd0, blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[4:0] } +
	      32'd32 -
	      32'd1) >>
	     5 ;
  assign blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q83 =
	     (blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[63:32] +
	      { 26'd0, blueDMA_writeChannel_mimo_impl_cmdsIn$D_OUT[5:0] } +
	      32'd64 -
	      32'd1) >>
	     6 ;
  assign blueDMA_writeChannel_perf_intervalCounter_049__ETC___d9092 =
	     blueDMA_writeChannel_perf_intervalCounter ==
	     blueDMA_writeChannel_perf_intervalSet ;
  assign blueDMA_writeChannel_toMaster_beatsThisRequest_ETC___d391 =
	     blueDMA_writeChannel_toMaster_beatsThisRequestCntr ==
	     blueDMA_writeChannel_toMaster_beatsPerRequestFIFO$D_OUT ;
  assign blueDMA_writeChannel_toMaster_reqGen_incomingB_ETC__q81 =
	     blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] -
	     y__h5281 ;
  assign blueDMA_writeChannel_toMaster_reqGen_intermedi_ETC___d268 =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[134:109] -
	     { 17'd0,
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0] } ;
  assign burst_length__h1486 =
	     (blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[126:100] <
	      27'd128) ?
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[108:100] :
	       9'd128 ;
  assign burst_length__h249887 =
	     (blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[125:100] <
	      26'd64) ?
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[108:100] :
	       9'd64 ;
  assign burst_length__h253935 =
	     (blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[126:100] <
	      27'd128) ?
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[108:100] :
	       9'd128 ;
  assign burst_length__h5559 =
	     (blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[125:100] <
	      26'd64) ?
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[108:100] :
	       9'd64 ;
  assign bytes_first___1__h1167 = 64'd32 - bytes_first__h1135 ;
  assign bytes_first___1__h249568 = 64'd64 - bytes_first__h249536 ;
  assign bytes_first___1__h253616 = 64'd32 - bytes_first__h253584 ;
  assign bytes_first___1__h5240 = 64'd64 - bytes_first__h5208 ;
  assign bytes_first__h1135 =
	     { 59'd0,
	       blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT[40:36] } ;
  assign bytes_first__h249536 =
	     { 58'd0,
	       blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT[41:36] } ;
  assign bytes_first__h253584 =
	     { 59'd0,
	       blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT[40:36] } ;
  assign bytes_first__h5208 =
	     { 58'd0,
	       blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT[41:36] } ;
  assign endByte___1__h12041 =
	     startByte___1__h12040 +
	     { 1'd0,
	       blueDMA_writeChannel_toMaster_task_data_output_reg[44:39] } ;
  assign endByte___1__h12067 =
	     { 1'd0,
	       blueDMA_writeChannel_toMaster_task_data_output_reg[38:33] } ;
  assign endByte___1__h259006 =
	     startByte___1__h259005 +
	     { 1'd0,
	       blueDMA_readChannel_toMaster_task_data_output_reg[42:38] } ;
  assign endByte___1__h259032 =
	     { 1'd0,
	       blueDMA_readChannel_toMaster_task_data_output_reg[37:33] } ;
  assign n__h278279 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       (_0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
		  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q2 :
		  8'd0) :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504] ;
  assign n__h278286 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       (_0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
		  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q3 :
		  8'd0) :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496] ;
  assign n__h278293 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       (_0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
		  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q4 :
		  8'd0) :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488] ;
  assign n__h278300 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       (_0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
		  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5 :
		  8'd0) :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480] ;
  assign n__h278307 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       (_0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
		  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 :
		  8'd0) :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472] ;
  assign n__h278314 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       (_0_CONCAT_blueDMA_readChannel_mimo_impl_firstWo_ETC___d9701 ?
		  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 :
		  8'd0) :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464] ;
  assign n__h278321 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9742 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456] ;
  assign n__h278328 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9748 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448] ;
  assign n__h278335 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9754 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440] ;
  assign n__h278342 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9760 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432] ;
  assign n__h278349 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9766 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424] ;
  assign n__h278356 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9772 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416] ;
  assign n__h278363 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9778 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408] ;
  assign n__h278370 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9784 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400] ;
  assign n__h278377 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9790 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392] ;
  assign n__h278384 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9796 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384] ;
  assign n__h278391 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9802 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376] ;
  assign n__h278398 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9808 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368] ;
  assign n__h278405 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9814 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360] ;
  assign n__h278412 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9820 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352] ;
  assign n__h278419 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9826 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344] ;
  assign n__h278426 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9832 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336] ;
  assign n__h278433 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9838 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328] ;
  assign n__h278440 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9844 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320] ;
  assign n__h278447 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9850 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312] ;
  assign n__h278454 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9856 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304] ;
  assign n__h278461 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9862 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296] ;
  assign n__h278468 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9868 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288] ;
  assign n__h278475 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9874 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280] ;
  assign n__h278482 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9880 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272] ;
  assign n__h278489 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9886 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264] ;
  assign n__h278496 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9892 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256] ;
  assign n__h278503 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9898 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248] ;
  assign n__h278510 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9904 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240] ;
  assign n__h278517 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9910 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232] ;
  assign n__h278524 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9916 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224] ;
  assign n__h278531 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9922 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216] ;
  assign n__h278538 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9928 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208] ;
  assign n__h278545 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9934 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200] ;
  assign n__h278552 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9940 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192] ;
  assign n__h278559 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9946 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184] ;
  assign n__h278566 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9952 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176] ;
  assign n__h278573 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9958 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168] ;
  assign n__h278580 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9964 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160] ;
  assign n__h278587 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9970 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152] ;
  assign n__h278594 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9976 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144] ;
  assign n__h278601 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9982 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136] ;
  assign n__h278608 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9988 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128] ;
  assign n__h278615 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d9994 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120] ;
  assign n__h278622 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10000 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112] ;
  assign n__h278629 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10006 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104] ;
  assign n__h278636 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10012 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96] ;
  assign n__h278643 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10018 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88] ;
  assign n__h278650 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10024 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80] ;
  assign n__h278657 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10030 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72] ;
  assign n__h278664 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10036 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64] ;
  assign n__h278671 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10042 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56] ;
  assign n__h278678 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10048 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48] ;
  assign n__h278685 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10054 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[47:40] ;
  assign n__h278692 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10060 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[39:32] ;
  assign n__h278699 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10066 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[31:24] ;
  assign n__h278706 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10072 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[23:16] ;
  assign n__h278713 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10078 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[15:8] ;
  assign n__h278720 =
	     blueDMA_readChannel_mimo_impl_firstWordOffset_out_r ?
	       IF_0_CONCAT_blueDMA_readChannel_mimo_impl_firs_ETC___d10084 :
	       blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[7:0] ;
  assign request_data_requests_total__h1631 =
	     (blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0] ==
	      9'd0) ?
	       _theResult____h1664 :
	       requests_total__h1668 ;
  assign request_data_requests_total__h250032 =
	     (blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0] ==
	      9'd0) ?
	       _theResult____h250065 :
	       requests_total__h250069 ;
  assign request_data_requests_total__h254080 =
	     (blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0] ==
	      9'd0) ?
	       _theResult____h254113 :
	       requests_total__h254117 ;
  assign request_data_requests_total__h5704 =
	     (blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0] ==
	      9'd0) ?
	       _theResult____h5737 :
	       requests_total__h5741 ;
  assign requests_first__h1417 =
	     (addr_last__h1489 <=
	      blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[47:36]) ?
	       barrier_transfers__h1532[8:0] :
	       9'd0 ;
  assign requests_first__h249818 =
	     (addr_last__h249890 <=
	      blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[47:36]) ?
	       barrier_transfers__h249933[8:0] :
	       9'd0 ;
  assign requests_first__h253866 =
	     (addr_last__h253938 <=
	      blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[47:36]) ?
	       barrier_transfers__h253981[8:0] :
	       9'd0 ;
  assign requests_first__h5490 =
	     (addr_last__h5562 <=
	      blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[47:36]) ?
	       barrier_transfers__h5605[8:0] :
	       9'd0 ;
  assign requests_total___1__h1671 = requests_total__h1584 + 27'd1 ;
  assign requests_total___1__h250072 = requests_total__h249985 + 26'd1 ;
  assign requests_total___1__h254120 = requests_total__h254033 + 27'd1 ;
  assign requests_total___1__h5744 = requests_total__h5657 + 26'd1 ;
  assign requests_total__h1584 =
	     blueDMA_writeChannel_fromMaster_reqGen_interme_ETC___d75 >> 7 ;
  assign requests_total__h1668 = _theResult____h1664 + 27'd1 ;
  assign requests_total__h249985 =
	     blueDMA_readChannel_fromMaster_reqGen_intermed_ETC___d9171 >> 6 ;
  assign requests_total__h250069 = _theResult____h250065 + 26'd1 ;
  assign requests_total__h254033 =
	     blueDMA_readChannel_toMaster_reqGen_intermedia_ETC___d9364 >> 7 ;
  assign requests_total__h254117 = _theResult____h254113 + 27'd1 ;
  assign requests_total__h5657 =
	     blueDMA_writeChannel_toMaster_reqGen_intermedi_ETC___d268 >> 6 ;
  assign requests_total__h5741 = _theResult____h5737 + 26'd1 ;
  assign startByte___1__h12040 =
	     { 1'd0,
	       blueDMA_writeChannel_toMaster_task_data_output_reg[6:1] } ;
  assign startByte___1__h259005 =
	     { 1'd0,
	       blueDMA_readChannel_toMaster_task_data_output_reg[5:1] } ;
  assign transfers_total___1__h1321 = transfers_total__h1312 + 32'd1 ;
  assign transfers_total___1__h249722 = transfers_total__h249713 + 32'd1 ;
  assign transfers_total___1__h253770 = transfers_total__h253761 + 32'd1 ;
  assign transfers_total___1__h5394 = transfers_total__h5385 + 32'd1 ;
  assign transfers_total__h1312 = (x__h1341 - y__h1342) >> 5 ;
  assign transfers_total__h1318 = _theResult____h1313 + 32'd1 ;
  assign transfers_total__h249713 = (x__h249742 - y__h249743) >> 6 ;
  assign transfers_total__h249719 = _theResult____h249714 + 32'd1 ;
  assign transfers_total__h253761 = (x__h253790 - y__h253791) >> 5 ;
  assign transfers_total__h253767 = _theResult____h253762 + 32'd1 ;
  assign transfers_total__h5385 = (x__h5414 - y__h5415) >> 6 ;
  assign transfers_total__h5391 = _theResult____h5386 + 32'd1 ;
  assign v__h1078556 = { 32'd0, blueDMA_readChannel_total_requests_reg } ;
  assign v__h1078699 = { 32'd0, blueDMA_writeChannel_total_requests_reg } ;
  assign v__h1078842 = { 32'd0, blueDMA_readChannel_perf_cycleCounterCur } ;
  assign v__h1078986 =
	     { 32'd0, blueDMA_readChannel_perf_cycleCounterInterval } ;
  assign v__h1079130 = { 52'd0, blueDMA_readChannel_perf_intervalSet } ;
  assign v__h1079273 = { 32'd0, blueDMA_writeChannel_perf_cycleCounterCur } ;
  assign v__h1079417 =
	     { 32'd0, blueDMA_writeChannel_perf_cycleCounterInterval } ;
  assign v__h1079561 = { 52'd0, blueDMA_writeChannel_perf_intervalSet } ;
  assign value__h879002 =
	     { blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q1[26:0],
	       5'd0 } >>
	     5 ;
  assign x__h1141 =
	     ({ 32'd0,
		blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] } <
	      _theResult____h1136 ||
	      _theResult____h1136 == 64'd0 &&
	      blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] <
	      32'd32) ?
	       { 32'd0,
		 blueDMA_writeChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] } :
	       _theResult____h1136 ;
  assign x__h12027 =
	     (blueDMA_writeChannel_toMaster_task_data_output_reg[0] &&
	      blueDMA_writeChannel_toMaster_task_data_output_reg[44:39] !=
	      6'd0) ?
	       startByte___1__h12040 :
	       7'd0 ;
  assign x__h1315 =
	     (blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[104:100] ==
	      5'd0) ?
	       _theResult____h1313 :
	       transfers_total__h1318 ;
  assign x__h1341 =
	     blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[35:4] -
	     y__h1344 ;
  assign x__h148537 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd1 } ;
  assign x__h148737 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd2 } ;
  assign x__h148937 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd3 } ;
  assign x__h149137 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd4 } ;
  assign x__h149337 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd5 } ;
  assign x__h149537 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd6 } ;
  assign x__h149737 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd7 } ;
  assign x__h149937 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd8 } ;
  assign x__h150137 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd9 } ;
  assign x__h150337 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd10 } ;
  assign x__h150537 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd11 } ;
  assign x__h150737 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd12 } ;
  assign x__h150937 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd13 } ;
  assign x__h151137 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd14 } ;
  assign x__h151337 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd15 } ;
  assign x__h151537 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd16 } ;
  assign x__h151737 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd17 } ;
  assign x__h151937 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd18 } ;
  assign x__h152137 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd19 } ;
  assign x__h152337 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd20 } ;
  assign x__h152537 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd21 } ;
  assign x__h152737 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd22 } ;
  assign x__h152937 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd23 } ;
  assign x__h153137 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd24 } ;
  assign x__h153337 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd25 } ;
  assign x__h153537 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd26 } ;
  assign x__h153737 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd27 } ;
  assign x__h153937 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd28 } ;
  assign x__h154137 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd29 } ;
  assign x__h1542 =
	     13'd4096 -
	     { 1'd0,
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[47:36] } ;
  assign x__h154337 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd30 } ;
  assign x__h154537 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd31 } ;
  assign x__h154736 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd32 ;
  assign x__h154935 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd33 ;
  assign x__h155134 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd34 ;
  assign x__h155333 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd35 ;
  assign x__h155532 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd36 ;
  assign x__h155731 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd37 ;
  assign x__h155930 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd38 ;
  assign x__h156129 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd39 ;
  assign x__h156328 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd40 ;
  assign x__h156527 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd41 ;
  assign x__h156726 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd42 ;
  assign x__h156925 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd43 ;
  assign x__h157124 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd44 ;
  assign x__h157323 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd45 ;
  assign x__h157522 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd46 ;
  assign x__h157721 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd47 ;
  assign x__h157920 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd48 ;
  assign x__h158119 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd49 ;
  assign x__h158318 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd50 ;
  assign x__h158517 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd51 ;
  assign x__h158716 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd52 ;
  assign x__h158915 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd53 ;
  assign x__h159114 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd54 ;
  assign x__h159313 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd55 ;
  assign x__h159512 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd56 ;
  assign x__h159711 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd57 ;
  assign x__h159910 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd58 ;
  assign x__h160109 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd59 ;
  assign x__h160308 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd60 ;
  assign x__h160507 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd61 ;
  assign x__h160706 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd62 ;
  assign x__h160905 =
	     { blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 } +
	     6'd63 ;
  assign x__h1657 =
	     { 2'd0,
	       blueDMA_writeChannel_fromMaster_reqGen_interme_ETC___d75[6:0] } ;
  assign x__h249542 =
	     ({ 32'd0,
		blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] } <
	      _theResult____h249537 ||
	      _theResult____h249537 == 64'd0 &&
	      blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] <
	      32'd64) ?
	       { 32'd0,
		 blueDMA_readChannel_fromMaster_reqGen_incomingBuffer$D_OUT[35:4] } :
	       _theResult____h249537 ;
  assign x__h249716 =
	     (blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[105:100] ==
	      6'd0) ?
	       _theResult____h249714 :
	       transfers_total__h249719 ;
  assign x__h249742 =
	     blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[35:4] -
	     y__h249745 ;
  assign x__h249943 =
	     13'd4096 -
	     { 1'd0,
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer2$D_OUT[47:36] } ;
  assign x__h250058 =
	     { 3'd0,
	       blueDMA_readChannel_fromMaster_reqGen_intermed_ETC___d9171[5:0] } ;
  assign x__h252267 =
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[103:95] -
	     9'd1 ;
  assign x__h252277 =
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[112:104] -
	     9'd1 ;
  assign x__h253590 =
	     ({ 32'd0,
		blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] } <
	      _theResult____h253585 ||
	      _theResult____h253585 == 64'd0 &&
	      blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] <
	      32'd32) ?
	       { 32'd0,
		 blueDMA_readChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] } :
	       _theResult____h253585 ;
  assign x__h253764 =
	     (blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT[104:100] ==
	      5'd0) ?
	       _theResult____h253762 :
	       transfers_total__h253767 ;
  assign x__h253790 =
	     blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT[35:4] -
	     y__h253793 ;
  assign x__h253991 =
	     13'd4096 -
	     { 1'd0,
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[47:36] } ;
  assign x__h254106 =
	     { 2'd0,
	       blueDMA_readChannel_toMaster_reqGen_intermedia_ETC___d9364[6:0] } ;
  assign x__h257010 =
	     blueDMA_readChannel_toMaster_task_data_requests_reg[104:96] -
	     9'd1 ;
  assign x__h257020 =
	     blueDMA_readChannel_toMaster_task_data_requests_reg[113:105] -
	     9'd1 ;
  assign x__h258992 =
	     (blueDMA_readChannel_toMaster_task_data_output_reg[0] &&
	      blueDMA_readChannel_toMaster_task_data_output_reg[42:38] !=
	      5'd0) ?
	       startByte___1__h259005 :
	       6'd0 ;
  assign x__h280781 =
	     WILL_FIRE_RL_blueDMA_readChannel_mimo_impl_enqueueOut ?
	       blueDMA_readChannel_mimo_impl_wordInCntr$port0__write_1 :
	       blueDMA_readChannel_mimo_impl_wordInCntr ;
  assign x__h280860 =
	     { 1'd0,
	       blueDMA_readChannel_mimo_impl_firstWordOffset_out_val,
	       5'd0 } ;
  assign x__h37337 =
	     WILL_FIRE_RL_blueDMA_writeChannel_mimo_impl_enqueueOut ?
	       blueDMA_writeChannel_mimo_impl_wordInCntr$port0__write_1 :
	       blueDMA_writeChannel_mimo_impl_wordInCntr ;
  assign x__h3891 =
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[104:96] -
	     9'd1 ;
  assign x__h3901 =
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[113:105] -
	     9'd1 ;
  assign x__h5214 =
	     ({ 32'd0,
		blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] } <
	      _theResult____h5209 ||
	      _theResult____h5209 == 64'd0 &&
	      blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] <
	      32'd64) ?
	       { 32'd0,
		 blueDMA_writeChannel_toMaster_reqGen_incomingBuffer$D_OUT[35:4] } :
	       _theResult____h5209 ;
  assign x__h5388 =
	     (blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT[105:100] ==
	      6'd0) ?
	       _theResult____h5386 :
	       transfers_total__h5391 ;
  assign x__h5414 =
	     blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT[35:4] -
	     y__h5417 ;
  assign x__h5615 =
	     13'd4096 -
	     { 1'd0,
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer2$D_OUT[47:36] } ;
  assign x__h5730 =
	     { 3'd0,
	       blueDMA_writeChannel_toMaster_reqGen_intermedi_ETC___d268[5:0] } ;
  assign x__h8637 =
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[103:95] -
	     9'd1 ;
  assign x__h8647 =
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[112:104] -
	     9'd1 ;
  assign x__h920995 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd1 } ;
  assign x__h921195 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd2 } ;
  assign x__h921395 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd3 } ;
  assign x__h921595 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd4 } ;
  assign x__h921795 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd5 } ;
  assign x__h921995 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd6 } ;
  assign x__h922195 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd7 } ;
  assign x__h922395 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd8 } ;
  assign x__h922595 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd9 } ;
  assign x__h922795 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd10 } ;
  assign x__h922995 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd11 } ;
  assign x__h923195 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd12 } ;
  assign x__h923395 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd13 } ;
  assign x__h923595 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd14 } ;
  assign x__h923795 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd15 } ;
  assign x__h923995 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd16 } ;
  assign x__h924195 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd17 } ;
  assign x__h924395 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd18 } ;
  assign x__h924595 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd19 } ;
  assign x__h924795 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd20 } ;
  assign x__h924995 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd21 } ;
  assign x__h925195 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd22 } ;
  assign x__h925395 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd23 } ;
  assign x__h925595 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd24 } ;
  assign x__h925795 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd25 } ;
  assign x__h925995 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd26 } ;
  assign x__h926195 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd27 } ;
  assign x__h926395 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd28 } ;
  assign x__h926595 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd29 } ;
  assign x__h926795 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd30 } ;
  assign x__h926995 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd31 } ;
  assign x__h927194 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd32 ;
  assign x__h927393 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd33 ;
  assign x__h927592 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd34 ;
  assign x__h927791 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd35 ;
  assign x__h927990 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd36 ;
  assign x__h928189 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd37 ;
  assign x__h928388 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd38 ;
  assign x__h928587 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd39 ;
  assign x__h928786 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd40 ;
  assign x__h928985 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd41 ;
  assign x__h929184 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd42 ;
  assign x__h929383 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd43 ;
  assign x__h929582 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd44 ;
  assign x__h929781 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd45 ;
  assign x__h929980 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd46 ;
  assign x__h930179 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd47 ;
  assign x__h930378 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd48 ;
  assign x__h930577 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd49 ;
  assign x__h930776 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd50 ;
  assign x__h930975 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd51 ;
  assign x__h931174 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd52 ;
  assign x__h931373 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd53 ;
  assign x__h931572 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd54 ;
  assign x__h931771 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd55 ;
  assign x__h931970 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd56 ;
  assign x__h932169 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd57 ;
  assign x__h932368 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd58 ;
  assign x__h932567 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd59 ;
  assign x__h932766 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd60 ;
  assign x__h932965 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd61 ;
  assign x__h933164 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd62 ;
  assign x__h933363 =
	     { blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 } +
	     6'd63 ;
  assign x_address_dynamic__h252353 =
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[37:17] +
	     21'd1 ;
  assign x_address_dynamic__h257125 =
	     blueDMA_readChannel_toMaster_task_data_requests_reg[37:17] +
	     21'd1 ;
  assign x_address_dynamic__h3977 =
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[37:17] +
	     21'd1 ;
  assign x_address_dynamic__h8752 =
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[37:17] +
	     21'd1 ;
  assign x_requests_total__h252351 =
	     blueDMA_readChannel_fromMaster_task_data_requests_reg[94:69] -
	     26'd1 ;
  assign x_requests_total__h257123 =
	     blueDMA_readChannel_toMaster_task_data_requests_reg[95:69] -
	     27'd1 ;
  assign x_requests_total__h3975 =
	     blueDMA_writeChannel_fromMaster_task_data_requests_reg[95:69] -
	     27'd1 ;
  assign x_requests_total__h8750 =
	     blueDMA_writeChannel_toMaster_task_data_requests_reg[94:69] -
	     26'd1 ;
  assign x_strb__h257505 =
	     { x__h258992 <= 6'd31 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd31,
	       x__h258992 <= 6'd30 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd30,
	       x__h258992 <= 6'd29 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd29,
	       x__h258992 <= 6'd28 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd28,
	       x__h258992 <= 6'd27 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd27,
	       x__h258992 <= 6'd26 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd26,
	       x__h258992 <= 6'd25 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd25,
	       x__h258992 <= 6'd24 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd24,
	       x__h258992 <= 6'd23 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd23,
	       x__h258992 <= 6'd22 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd22,
	       x__h258992 <= 6'd21 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd21,
	       x__h258992 <= 6'd20 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd20,
	       x__h258992 <= 6'd19 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd19,
	       x__h258992 <= 6'd18 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd18,
	       x__h258992 <= 6'd17 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd17,
	       x__h258992 <= 6'd16 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd16,
	       x__h258992 <= 6'd15 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd15,
	       x__h258992 <= 6'd14 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd14,
	       x__h258992 <= 6'd13 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd13,
	       x__h258992 <= 6'd12 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd12,
	       x__h258992 <= 6'd11 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd11,
	       x__h258992 <= 6'd10 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd10,
	       x__h258992 <= 6'd9 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd9,
	       x__h258992 <= 6'd8 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd8,
	       x__h258992 <= 6'd7 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd7,
	       x__h258992 <= 6'd6 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd6,
	       x__h258992 <= 6'd5 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd5,
	       x__h258992 <= 6'd4 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd4,
	       x__h258992 <= 6'd3 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd3,
	       x__h258992 <= 6'd2 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd2,
	       x__h258992 <= 6'd1 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 >
	       6'd1,
	       x__h258992 == 6'd0 &&
	       IF_blueDMA_readChannel_toMaster_task_data_outp_ETC___d9508 !=
	       6'd0 } ;
  assign x_strb__h9132 =
	     { x__h12027 <= 7'd63 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd63,
	       x__h12027 <= 7'd62 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd62,
	       x__h12027 <= 7'd61 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd61,
	       x__h12027 <= 7'd60 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd60,
	       x__h12027 <= 7'd59 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd59,
	       x__h12027 <= 7'd58 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd58,
	       x__h12027 <= 7'd57 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd57,
	       x__h12027 <= 7'd56 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd56,
	       x__h12027 <= 7'd55 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd55,
	       x__h12027 <= 7'd54 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd54,
	       x__h12027 <= 7'd53 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd53,
	       x__h12027 <= 7'd52 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd52,
	       x__h12027 <= 7'd51 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd51,
	       x__h12027 <= 7'd50 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd50,
	       x__h12027 <= 7'd49 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd49,
	       x__h12027 <= 7'd48 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd48,
	       x__h12027 <= 7'd47 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd47,
	       x__h12027 <= 7'd46 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd46,
	       x__h12027 <= 7'd45 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd45,
	       x__h12027 <= 7'd44 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd44,
	       x__h12027 <= 7'd43 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd43,
	       x__h12027 <= 7'd42 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd42,
	       x__h12027 <= 7'd41 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd41,
	       x__h12027 <= 7'd40 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd40,
	       x__h12027 <= 7'd39 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd39,
	       x__h12027 <= 7'd38 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd38,
	       x__h12027 <= 7'd37 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd37,
	       x__h12027 <= 7'd36 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd36,
	       x__h12027 <= 7'd35 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd35,
	       x__h12027 <= 7'd34 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd34,
	       x__h12027 <= 7'd33 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd33,
	       x__h12027 <= 7'd32 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd32,
	       x__h12027 <= 7'd31 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd31,
	       x__h12027 <= 7'd30 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd30,
	       x__h12027 <= 7'd29 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd29,
	       x__h12027 <= 7'd28 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd28,
	       x__h12027 <= 7'd27 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd27,
	       x__h12027 <= 7'd26 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd26,
	       x__h12027 <= 7'd25 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd25,
	       x__h12027 <= 7'd24 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd24,
	       x__h12027 <= 7'd23 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd23,
	       x__h12027 <= 7'd22 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd22,
	       x__h12027 <= 7'd21 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd21,
	       x__h12027 <= 7'd20 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd20,
	       x__h12027 <= 7'd19 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd19,
	       x__h12027 <= 7'd18 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd18,
	       x__h12027 <= 7'd17 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd17,
	       x__h12027 <= 7'd16 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd16,
	       x__h12027 <= 7'd15 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd15,
	       x__h12027 <= 7'd14 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd14,
	       x__h12027 <= 7'd13 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd13,
	       x__h12027 <= 7'd12 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd12,
	       x__h12027 <= 7'd11 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd11,
	       x__h12027 <= 7'd10 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd10,
	       x__h12027 <= 7'd9 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd9,
	       x__h12027 <= 7'd8 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd8,
	       x__h12027 <= 7'd7 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd7,
	       x__h12027 <= 7'd6 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd6,
	       x__h12027 <= 7'd5 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd5,
	       x__h12027 <= 7'd4 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd4,
	       x__h12027 <= 7'd3 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd3,
	       x__h12027 <= 7'd2 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd2,
	       x__h12027 <= 7'd1 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 >
	       7'd1,
	       x__h12027 == 7'd0 &&
	       IF_blueDMA_writeChannel_toMaster_task_data_out_ETC___d412 !=
	       7'd0 } ;
  assign x_transfers_total__h20050 =
	     blueDMA_writeChannel_toMaster_task_data_output_reg[32:7] -
	     26'd1 ;
  assign x_transfers_total__h252686 =
	     blueDMA_readChannel_fromMaster_task_data_output_reg[32:7] -
	     26'd1 ;
  assign x_transfers_total__h263015 =
	     blueDMA_readChannel_toMaster_task_data_output_reg[32:6] - 27'd1 ;
  assign x_transfers_total__h4310 =
	     blueDMA_writeChannel_fromMaster_task_data_output_reg[32:6] -
	     27'd1 ;
  assign y__h1208 = { 27'd0, x__h1141[4:0] } ;
  assign y__h1342 =
	     { 27'd0,
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[104:100] } ;
  assign y__h1344 =
	     { 27'd0,
	       blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[109:105] } ;
  assign y__h1509 = { burst_length__h1486[6:0], 5'd0 } ;
  assign y__h249609 = { 26'd0, x__h249542[5:0] } ;
  assign y__h249743 =
	     { 26'd0,
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[105:100] } ;
  assign y__h249745 =
	     { 26'd0,
	       blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer$D_OUT[111:106] } ;
  assign y__h249910 = { burst_length__h249887[5:0], 6'd0 } ;
  assign y__h253657 = { 27'd0, x__h253590[4:0] } ;
  assign y__h253791 =
	     { 27'd0,
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT[104:100] } ;
  assign y__h253793 =
	     { 27'd0,
	       blueDMA_readChannel_toMaster_reqGen_intermediateBuffer$D_OUT[109:105] } ;
  assign y__h253958 = { burst_length__h253935[6:0], 5'd0 } ;
  assign y__h5281 = { 26'd0, x__h5214[5:0] } ;
  assign y__h5415 =
	     { 26'd0,
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT[105:100] } ;
  assign y__h5417 =
	     { 26'd0,
	       blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer$D_OUT[111:106] } ;
  assign y__h5582 = { burst_length__h5559[5:0], 6'd0 } ;
  always@(blueDMA_writeChannel_byteAlignerTo_addr_1_alignment or
	  blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case ({ blueDMA_writeChannel_byteAlignerTo_addr_1_alignment, 5'd0 })
      6'd0:
	  n__h142714 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142714 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_addr_1_alignment or
	  blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case ({ blueDMA_readChannel_byteAlignerFrom_addr_1_alignment, 5'd0 })
      6'd0:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915172 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h148537 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h148537)
      6'd0:
	  n__h142707 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142707 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h148737 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h148737)
      6'd0:
	  n__h142700 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142700 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h148937 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h148937)
      6'd0:
	  n__h142693 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142693 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h149137 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h149137)
      6'd0:
	  n__h142686 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142686 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h149337 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h149337)
      6'd0:
	  n__h142679 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142679 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h149537 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h149537)
      6'd0:
	  n__h142672 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142672 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h149737 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h149737)
      6'd0:
	  n__h142665 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142665 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h149937 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h149937)
      6'd0:
	  n__h142658 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142658 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h150137 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h150137)
      6'd0:
	  n__h142651 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142651 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h150337 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h150337)
      6'd0:
	  n__h142644 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142644 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h150537 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h150537)
      6'd0:
	  n__h142637 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142637 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h150737 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h150737)
      6'd0:
	  n__h142630 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142630 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h151137 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h151137)
      6'd0:
	  n__h142616 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142616 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h150937 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h150937)
      6'd0:
	  n__h142623 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142623 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h151337 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h151337)
      6'd0:
	  n__h142609 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142609 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h151537 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h151537)
      6'd0:
	  n__h142602 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142602 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h151737 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h151737)
      6'd0:
	  n__h142595 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142595 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h151937 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h151937)
      6'd0:
	  n__h142588 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142588 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h152137 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h152137)
      6'd0:
	  n__h142581 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142581 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h152337 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h152337)
      6'd0:
	  n__h142574 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142574 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h152537 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h152537)
      6'd0:
	  n__h142567 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142567 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h152737 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h152737)
      6'd0:
	  n__h142560 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142560 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h152937 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h152937)
      6'd0:
	  n__h142553 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142553 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h153137 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h153137)
      6'd0:
	  n__h142546 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142546 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h153337 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h153337)
      6'd0:
	  n__h142539 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142539 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h153537 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h153537)
      6'd0:
	  n__h142532 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142532 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h153737 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h153737)
      6'd0:
	  n__h142525 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142525 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h153937 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h153937)
      6'd0:
	  n__h142518 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142518 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h154137 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h154137)
      6'd0:
	  n__h142511 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142511 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h154337 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h154337)
      6'd0:
	  n__h142504 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142504 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h156527 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h156527)
      6'd0:
	  n__h142427 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142427 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h154537 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h154537)
      6'd0:
	  n__h142497 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142497 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h154736 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h154736)
      6'd0:
	  n__h142490 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142490 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h154935 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h154935)
      6'd0:
	  n__h142483 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142483 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h155134 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h155134)
      6'd0:
	  n__h142476 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142476 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h155333 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h155333)
      6'd0:
	  n__h142469 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142469 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h155532 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h155532)
      6'd0:
	  n__h142462 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142462 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h155930 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h155930)
      6'd0:
	  n__h142448 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142448 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h155731 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h155731)
      6'd0:
	  n__h142455 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142455 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h156129 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h156129)
      6'd0:
	  n__h142441 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142441 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h156328 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h156328)
      6'd0:
	  n__h142434 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142434 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h156726 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h156726)
      6'd0:
	  n__h142420 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142420 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h156925 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h156925)
      6'd0:
	  n__h142413 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142413 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h157124 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h157124)
      6'd0:
	  n__h142406 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142406 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h157323 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h157323)
      6'd0:
	  n__h142399 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142399 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h157522 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h157522)
      6'd0:
	  n__h142392 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142392 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h157721 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h157721)
      6'd0:
	  n__h142385 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142385 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h157920 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h157920)
      6'd0:
	  n__h142378 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142378 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h158119 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h158119)
      6'd0:
	  n__h142371 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142371 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h158318 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h158318)
      6'd0:
	  n__h142364 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142364 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h158517 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h158517)
      6'd0:
	  n__h142357 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142357 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h158915 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h158915)
      6'd0:
	  n__h142343 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142343 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h158716 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h158716)
      6'd0:
	  n__h142350 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142350 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h159114 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h159114)
      6'd0:
	  n__h142336 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142336 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h159313 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h159313)
      6'd0:
	  n__h142329 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142329 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h159512 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h159512)
      6'd0:
	  n__h142322 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142322 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h159711 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h159711)
      6'd0:
	  n__h142315 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142315 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h159910 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h159910)
      6'd0:
	  n__h142308 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142308 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h160109 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h160109)
      6'd0:
	  n__h142301 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142301 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h160308 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h160308)
      6'd0:
	  n__h142294 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142294 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h160507 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h160507)
      6'd0:
	  n__h142287 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142287 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h160706 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h160706)
      6'd0:
	  n__h142280 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142280 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h160905 or blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT)
  begin
    case (x__h160905)
      6'd0:
	  n__h142273 = blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[7:0];
      6'd1:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[15:8];
      6'd2:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[23:16];
      6'd3:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[31:24];
      6'd4:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[39:32];
      6'd5:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[47:40];
      6'd6:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[55:48];
      6'd7:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[63:56];
      6'd8:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[71:64];
      6'd9:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[79:72];
      6'd10:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[87:80];
      6'd11:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[95:88];
      6'd12:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[103:96];
      6'd13:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[111:104];
      6'd14:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[119:112];
      6'd15:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[127:120];
      6'd16:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[135:128];
      6'd17:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[143:136];
      6'd18:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[151:144];
      6'd19:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[159:152];
      6'd20:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[167:160];
      6'd21:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[175:168];
      6'd22:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[183:176];
      6'd23:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[191:184];
      6'd24:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[199:192];
      6'd25:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[207:200];
      6'd26:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[215:208];
      6'd27:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[223:216];
      6'd28:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[231:224];
      6'd29:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[239:232];
      6'd30:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[247:240];
      6'd31:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[255:248];
      6'd32:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[263:256];
      6'd33:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[271:264];
      6'd34:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[279:272];
      6'd35:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[287:280];
      6'd36:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[295:288];
      6'd37:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[303:296];
      6'd38:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[311:304];
      6'd39:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[319:312];
      6'd40:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[327:320];
      6'd41:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[335:328];
      6'd42:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[343:336];
      6'd43:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[351:344];
      6'd44:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[359:352];
      6'd45:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[367:360];
      6'd46:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[375:368];
      6'd47:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[383:376];
      6'd48:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[391:384];
      6'd49:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[399:392];
      6'd50:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[407:400];
      6'd51:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[415:408];
      6'd52:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[423:416];
      6'd53:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[431:424];
      6'd54:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[439:432];
      6'd55:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[447:440];
      6'd56:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[455:448];
      6'd57:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[463:456];
      6'd58:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[471:464];
      6'd59:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[479:472];
      6'd60:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[487:480];
      6'd61:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[495:488];
      6'd62:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[503:496];
      6'd63:
	  n__h142273 =
	      blueDMA_writeChannel_byteAlignerTo_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h920995 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h920995)
      6'd0:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915165 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h921195 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h921195)
      6'd0:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915158 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h921395 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h921395)
      6'd0:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915151 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h921595 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h921595)
      6'd0:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915144 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h921795 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h921795)
      6'd0:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915137 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h921995 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h921995)
      6'd0:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915130 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h922195 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h922195)
      6'd0:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915123 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h922595 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h922595)
      6'd0:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915109 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h922395 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h922395)
      6'd0:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915116 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h922795 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h922795)
      6'd0:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915102 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h922995 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h922995)
      6'd0:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915095 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h923195 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h923195)
      6'd0:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915088 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h923395 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h923395)
      6'd0:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915081 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h923595 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h923595)
      6'd0:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915074 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h923795 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h923795)
      6'd0:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915067 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h923995 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h923995)
      6'd0:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915060 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h924195 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h924195)
      6'd0:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915053 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h924395 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h924395)
      6'd0:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915046 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h924595 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h924595)
      6'd0:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915039 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h924795 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h924795)
      6'd0:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915032 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h924995 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h924995)
      6'd0:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915025 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h925195 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h925195)
      6'd0:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915018 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h925395 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h925395)
      6'd0:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915011 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h925595 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h925595)
      6'd0:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h915004 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h925795 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h925795)
      6'd0:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914997 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h925995 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h925995)
      6'd0:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914990 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h926195 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h926195)
      6'd0:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914983 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h926595 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h926595)
      6'd0:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914969 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h926395 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h926395)
      6'd0:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914976 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h926795 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h926795)
      6'd0:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914962 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h926995 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h926995)
      6'd0:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914955 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h927194 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h927194)
      6'd0:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914948 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h927393 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h927393)
      6'd0:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914941 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h927592 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h927592)
      6'd0:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914934 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h927791 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h927791)
      6'd0:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914927 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h927990 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h927990)
      6'd0:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914920 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h928189 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h928189)
      6'd0:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914913 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h928388 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h928388)
      6'd0:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914906 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h928587 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h928587)
      6'd0:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914899 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h928786 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h928786)
      6'd0:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914892 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h929582 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h929582)
      6'd0:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914864 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h928985 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h928985)
      6'd0:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914885 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h929383 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h929383)
      6'd0:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914871 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h929184 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h929184)
      6'd0:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914878 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h929781 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h929781)
      6'd0:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914857 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h929980 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h929980)
      6'd0:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914850 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h930179 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h930179)
      6'd0:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914843 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h930378 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h930378)
      6'd0:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914836 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h930577 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h930577)
      6'd0:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914829 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h930776 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h930776)
      6'd0:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914822 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h930975 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h930975)
      6'd0:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914815 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h931174 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h931174)
      6'd0:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914808 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h931373 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h931373)
      6'd0:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914801 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h931572 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h931572)
      6'd0:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914794 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h931771 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h931771)
      6'd0:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914787 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h931970 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h931970)
      6'd0:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914780 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h932169 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h932169)
      6'd0:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914773 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h932368 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h932368)
      6'd0:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914766 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h932567 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h932567)
      6'd0:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914759 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h932766 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h932766)
      6'd0:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914752 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h932965 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h932965)
      6'd0:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914745 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h933164 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h933164)
      6'd0:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914738 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h933363 or blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT)
  begin
    case (x__h933363)
      6'd0:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[7:0];
      6'd1:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[15:8];
      6'd2:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[23:16];
      6'd3:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[31:24];
      6'd4:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[39:32];
      6'd5:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[47:40];
      6'd6:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[55:48];
      6'd7:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[63:56];
      6'd8:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[71:64];
      6'd9:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[79:72];
      6'd10:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[87:80];
      6'd11:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[95:88];
      6'd12:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[103:96];
      6'd13:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[111:104];
      6'd14:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[119:112];
      6'd15:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[127:120];
      6'd16:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[135:128];
      6'd17:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[143:136];
      6'd18:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[151:144];
      6'd19:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[159:152];
      6'd20:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[167:160];
      6'd21:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[175:168];
      6'd22:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[183:176];
      6'd23:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[191:184];
      6'd24:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[199:192];
      6'd25:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[207:200];
      6'd26:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[215:208];
      6'd27:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[223:216];
      6'd28:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[231:224];
      6'd29:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[239:232];
      6'd30:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[247:240];
      6'd31:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[255:248];
      6'd32:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[263:256];
      6'd33:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[271:264];
      6'd34:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[279:272];
      6'd35:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[287:280];
      6'd36:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[295:288];
      6'd37:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[303:296];
      6'd38:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[311:304];
      6'd39:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[319:312];
      6'd40:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[327:320];
      6'd41:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[335:328];
      6'd42:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[343:336];
      6'd43:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[351:344];
      6'd44:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[359:352];
      6'd45:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[367:360];
      6'd46:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[375:368];
      6'd47:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[383:376];
      6'd48:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[391:384];
      6'd49:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[399:392];
      6'd50:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[407:400];
      6'd51:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[415:408];
      6'd52:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[423:416];
      6'd53:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[431:424];
      6'd54:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[439:432];
      6'd55:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[447:440];
      6'd56:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[455:448];
      6'd57:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[463:456];
      6'd58:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[471:464];
      6'd59:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[479:472];
      6'd60:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[487:480];
      6'd61:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[495:488];
      6'd62:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[503:496];
      6'd63:
	  n__h914731 =
	      blueDMA_readChannel_byteAlignerFrom_incoming$D_OUT[511:504];
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q2 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd1,
      7'd2,
      7'd3,
      7'd4,
      7'd5,
      7'd6,
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q2 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q2 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q3 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q3 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd2,
      7'd3,
      7'd4,
      7'd5,
      7'd6,
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q3 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q3 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q4 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q4 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q4 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd3,
      7'd4,
      7'd5,
      7'd6,
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q4 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q4 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd4,
      7'd5,
      7'd6,
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q5 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd5,
      7'd6,
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q6 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd6,
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q7 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q8 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q9 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q10 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q11 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q12 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q13 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q14 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q15 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q16 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q17 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q18 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q19 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q20 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q21 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q22 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q23 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q24 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q25 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q26 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q27 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q28 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q29 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q30 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q31 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q32 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q33 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q34 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q35 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q36 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q37 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q38 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q39 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q40 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q41 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q42 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q43 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q44 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q45 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q46 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q47 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q48 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q49 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q50 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q51 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q52 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q53 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q54 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q55 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd56, 7'd57, 7'd58, 7'd59, 7'd60, 7'd61, 7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q56 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd55, 7'd56, 7'd57, 7'd58, 7'd59, 7'd60, 7'd61, 7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q57 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd57, 7'd58, 7'd59, 7'd60, 7'd61, 7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q58 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd57:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd58, 7'd59, 7'd60, 7'd61, 7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q59 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd57:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd58:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd59, 7'd60, 7'd61, 7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q60 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd57:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd58:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd59:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd60, 7'd61, 7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q61 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd57:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd58:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd59:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd60:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd61, 7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q62 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd57:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd58:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd59:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd60:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd61:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd62, 7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q63 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd57:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd58:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd59:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd60:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd61:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd62:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd63, 7'd64:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q64 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h280860 or blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h280860)
      7'd0:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      7'd1:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      7'd2:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      7'd3:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      7'd4:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      7'd5:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      7'd6:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      7'd7:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      7'd8:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      7'd9:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      7'd10:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      7'd11:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      7'd12:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      7'd13:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      7'd14:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      7'd15:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      7'd16:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      7'd17:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      7'd18:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      7'd19:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      7'd20:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      7'd21:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      7'd22:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      7'd23:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      7'd24:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      7'd25:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      7'd26:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      7'd27:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      7'd28:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      7'd29:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      7'd30:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      7'd31:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      7'd32:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[263:256];
      7'd33:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[271:264];
      7'd34:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[279:272];
      7'd35:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[287:280];
      7'd36:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[295:288];
      7'd37:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[303:296];
      7'd38:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[311:304];
      7'd39:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[319:312];
      7'd40:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[327:320];
      7'd41:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[335:328];
      7'd42:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[343:336];
      7'd43:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[351:344];
      7'd44:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[359:352];
      7'd45:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[367:360];
      7'd46:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[375:368];
      7'd47:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[383:376];
      7'd48:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[391:384];
      7'd49:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[399:392];
      7'd50:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[407:400];
      7'd51:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[415:408];
      7'd52:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[423:416];
      7'd53:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[431:424];
      7'd54:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[439:432];
      7'd55:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[447:440];
      7'd56:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[455:448];
      7'd57:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[463:456];
      7'd58:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[471:464];
      7'd59:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[479:472];
      7'd60:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[487:480];
      7'd61:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[495:488];
      7'd62:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[503:496];
      7'd63:
	  CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
	      blueDMA_readChannel_mimo_impl_incomingFIFO$D_OUT[511:504];
      7'd64: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 = 8'd0;
      default: CASE_x80860_0_blueDMA_readChannel_mimo_impl_in_ETC__q65 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(blueDMA_writeChannel_fromMaster_master_rd_warcache$wget)
  begin
    case (blueDMA_writeChannel_fromMaster_master_rd_warcache$wget)
      4'd1, 4'd2, 4'd3, 4'd10, 4'd14, 4'd15:
	  CASE_blueDMA_writeChannel_fromMaster_master_rd_ETC__q72 =
	      blueDMA_writeChannel_fromMaster_master_rd_warcache$wget;
      default: CASE_blueDMA_writeChannel_fromMaster_master_rd_ETC__q72 =
		   4'd11;
    endcase
  end
  always@(blueDMA_writeChannel_toMaster_master_wr_wawcache$wget)
  begin
    case (blueDMA_writeChannel_toMaster_master_wr_wawcache$wget)
      4'd1, 4'd2, 4'd3, 4'd6, 4'd7, 4'd14:
	  CASE_blueDMA_writeChannel_toMaster_master_wr_w_ETC__q73 =
	      blueDMA_writeChannel_toMaster_master_wr_wawcache$wget;
      default: CASE_blueDMA_writeChannel_toMaster_master_wr_w_ETC__q73 =
		   4'd15;
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd89:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd90:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd91:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd92:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd93:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd94:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd95:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d840 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[767:760];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd89:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd90:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd91:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd92:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd93:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd94:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d874 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[759:752];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd89:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd90:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd91:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd92:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd93:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d909 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[751:744];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd89:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd90:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd91:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d978 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[735:728];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd89:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd90:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd91:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd92:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d943 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[743:736];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd89:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd90:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1012 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[727:720];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd89:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1047 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[719:712];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd88:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1081 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[711:704];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd87:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1116 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[703:696];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd86:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1150 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[695:688];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd85:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1185 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[687:680];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd84:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1219 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[679:672];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd83:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1254 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[671:664];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd82:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1288 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[663:656];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd81:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1323 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[655:648];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd80:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1357 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[647:640];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd79:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1392 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[639:632];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd78:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1426 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[631:624];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd77:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1461 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[623:616];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd76:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1495 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[615:608];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd75:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1530 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[607:600];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd74:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1564 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[599:592];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd73:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1599 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[591:584];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd72:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1633 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[583:576];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd71:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1668 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[575:568];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd70:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1702 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[567:560];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd69:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1737 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[559:552];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd68:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1771 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[551:544];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd67:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1806 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[543:536];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd66:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1840 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[535:528];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd65:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1875 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[527:520];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1944 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[511:504];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd63:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd64:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1909 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[519:512];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd62:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d1978 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[503:496];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2358 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[415:408];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd61:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2013 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[495:488];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd60:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2047 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[487:480];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd59:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2082 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[479:472];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd58:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2116 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[471:464];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd57:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2151 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[463:456];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd56:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2185 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[455:448];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd55:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2220 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[447:440];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2289 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[431:424];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd53:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd54:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2254 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[439:432];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd51:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd52:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2323 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[423:416];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd50:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2392 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[407:400];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2530 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[375:368];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd49:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2427 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[399:392];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd48:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2461 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[391:384];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd46:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd47:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2496 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[383:376];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd45:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2565 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[367:360];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd44:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2599 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[359:352];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd43:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2634 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[351:344];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd42:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2668 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[343:336];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd41:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2703 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[335:328];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd40:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2737 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[327:320];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd39:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2772 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[319:312];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd38:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2806 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[311:304];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd37:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2841 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[303:296];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd36:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2875 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[295:288];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd35:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2910 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[287:280];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd34:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2944 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[279:272];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd33:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d2979 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[271:264];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd32:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3013 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[263:256];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd31:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3048 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[255:248];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd30:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3082 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[247:240];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd29:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3117 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[239:232];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd28:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3151 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[231:224];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd27:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3186 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[223:216];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd26:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3220 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[215:208];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd25:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3255 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[207:200];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd24:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3289 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[199:192];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd23:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3324 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[191:184];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd22:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3358 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[183:176];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd21:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3393 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[175:168];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd20:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3427 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[167:160];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd19:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3462 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[159:152];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd18:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3496 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[151:144];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd17:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3531 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[143:136];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd16:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3565 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[135:128];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd15:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3600 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[127:120];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd14:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3634 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[119:112];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd13:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3669 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[111:104];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd12:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3703 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[103:96];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd11:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3738 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[95:88];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd10:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3772 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[87:80];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd9:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3807 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[79:72];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd8:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3841 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[71:64];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd7:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3876 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[63:56];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd6:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd231:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3910 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[55:48];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd5:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd230:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd231:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3945 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[47:40];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd4:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd229:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd230:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd231:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d3979 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[39:32];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd3:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd228:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd229:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd230:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd231:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4014 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[31:24];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd2:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd227:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd228:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd229:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd230:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd231:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4048 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[23:16];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      8'd1:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd226:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd227:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd228:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd229:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd230:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd231:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4083 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[15:8];
    endcase
  end
  always@(x__h37337 or
	  blueDMA_writeChannel_mimo_impl_buffer$port1__read or
	  blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT)
  begin
    case (x__h37337)
      8'd0:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[7:0];
      8'd225:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[255:248];
      8'd226:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[247:240];
      8'd227:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[239:232];
      8'd228:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[231:224];
      8'd229:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[223:216];
      8'd230:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[215:208];
      8'd231:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[207:200];
      8'd232:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[199:192];
      8'd233:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[191:184];
      8'd234:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[183:176];
      8'd235:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[175:168];
      8'd236:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[167:160];
      8'd237:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[159:152];
      8'd238:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[151:144];
      8'd239:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[143:136];
      8'd240:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[135:128];
      8'd241:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[127:120];
      8'd242:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[119:112];
      8'd243:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[111:104];
      8'd244:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[103:96];
      8'd245:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[95:88];
      8'd246:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[87:80];
      8'd247:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[79:72];
      8'd248:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[71:64];
      8'd249:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[63:56];
      8'd250:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[55:48];
      8'd251:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[47:40];
      8'd252:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[39:32];
      8'd253:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[31:24];
      8'd254:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[23:16];
      8'd255:
	  IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
	      blueDMA_writeChannel_mimo_impl_incomingFIFO$D_OUT[15:8];
      default: IF_blueDMA_writeChannel_mimo_impl_wordInCntr_p_ETC___d4117 =
		   blueDMA_writeChannel_mimo_impl_buffer$port1__read[7:0];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142497 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142273;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142280;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142287;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142294;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142301;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142308;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142315;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142322;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142329;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142336;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142343;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142350;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142357;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142364;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142371;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142378;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142385;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142392;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142399;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142406;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142413;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142420;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142427;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142434;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142441;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142448;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142455;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142462;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142469;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142476;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142483;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4448 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142497 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[1023:1016];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142504 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142273;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142280;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142287;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142294;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142301;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142308;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142315;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142322;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142329;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142336;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142343;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142350;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142357;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142364;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142371;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142378;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142385;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142392;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142399;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142406;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142413;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142420;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142427;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142434;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142441;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142448;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142455;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142462;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142469;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142476;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142483;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4485 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142504 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[1015:1008];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142511 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142273;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142280;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142287;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142294;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142301;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142308;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142315;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142322;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142329;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142336;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142343;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142350;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142357;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142364;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142371;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142378;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142385;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142392;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142399;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142406;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142413;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142420;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142427;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142434;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142441;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142448;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142455;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142462;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142469;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142476;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142483;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4523 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142511 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[1007:1000];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142518 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142273;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142280;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142287;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142294;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142301;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142308;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142315;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142322;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142329;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142336;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142343;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142350;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142357;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142364;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142371;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142378;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142385;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142392;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142399;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142406;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142413;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142420;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142427;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142434;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142441;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142448;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142455;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142462;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142469;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142476;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142483;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4560 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142518 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[999:992];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142525 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142273;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142280;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142287;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142294;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142301;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142308;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142315;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142322;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142329;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142336;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142343;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142350;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142357;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142364;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142371;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142378;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142385;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142392;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142399;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142406;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142413;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142420;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142427;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142434;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142441;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142448;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142455;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142462;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142469;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142476;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142483;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4598 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142525 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[991:984];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142532 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142273;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142280;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142287;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142294;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142301;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142308;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142315;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142322;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142329;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142336;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142343;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142350;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142357;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142364;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142371;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142378;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142385;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142392;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142399;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142406;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142413;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142420;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142427;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142434;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142441;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142448;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142455;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142462;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142469;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142476;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142483;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4635 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142532 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[983:976];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142539 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142273;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142280;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142287;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142294;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142301;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142308;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142315;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142322;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142329;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142336;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142343;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142350;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142357;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142364;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142371;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142378;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142385;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142392;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142399;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142406;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142413;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142420;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142427;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142434;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142441;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142448;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142455;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142462;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142469;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142476;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142483;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4673 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142539 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[975:968];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142553 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142273;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142280;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142287;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142294;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142301;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142308;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142315;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142322;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142329;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142336;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142343;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142350;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142357;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142364;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142371;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142378;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142385;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142392;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142399;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142406;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142413;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142420;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142427;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142434;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142441;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142448;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142455;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142462;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142469;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142476;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142483;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4748 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142553 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[959:952];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142546 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142273;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142280;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142287;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142294;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142301;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142308;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142315;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142322;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142329;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142336;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142343;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142350;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142357;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142364;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142371;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142378;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142385;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142392;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142399;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142406;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142413;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142420;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142427;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142434;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142441;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142448;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142455;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142462;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142469;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142476;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142483;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4710 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142546 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[967:960];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142560 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142273;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142280;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142287;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142294;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142301;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142308;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142315;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142322;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142329;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142336;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142343;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142350;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142357;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142364;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142371;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142378;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142385;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142392;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142399;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142406;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142413;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142420;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142427;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142434;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142441;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142448;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142455;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142462;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142469;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142476;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142483;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4785 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142560 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[951:944];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142567 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142273;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142280;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142287;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142294;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142301;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142308;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142315;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142322;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142329;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142336;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142343;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142350;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142357;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142364;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142371;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142378;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142385;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142392;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142399;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142406;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142413;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142420;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142427;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142434;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142441;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142448;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142455;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142462;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142469;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142476;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142483;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4823 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142567 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[943:936];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142574 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142273;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142280;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142287;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142294;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142301;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142308;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142315;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142322;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142329;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142336;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142343;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142350;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142357;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142364;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142371;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142378;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142385;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142392;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142399;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142406;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142413;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142420;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142427;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142434;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142441;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142448;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142455;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142462;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142469;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142476;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142483;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4860 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142574 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[935:928];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142581 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142273;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142280;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142287;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142294;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142301;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142308;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142315;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142322;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142329;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142336;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142343;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142350;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142357;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142364;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142371;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142378;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142385;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142392;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142399;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142406;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142413;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142420;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142427;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142434;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142441;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142448;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142455;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142462;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142469;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142476;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142483;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4898 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142581 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[927:920];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142588 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142273;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142280;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142287;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142294;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142301;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142308;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142315;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142322;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142329;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142336;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142343;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142350;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142357;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142364;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142371;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142378;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142385;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142392;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142399;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142406;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142413;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142420;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142427;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142434;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142441;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142448;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142455;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142462;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142469;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142476;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142483;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4935 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142588 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[919:912];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142595 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142273;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142280;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142287;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142294;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142301;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142308;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142315;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142322;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142329;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142336;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142343;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142350;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142357;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142364;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142371;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142378;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142385;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142392;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142399;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142406;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142413;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142420;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142427;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142434;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142441;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142448;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142455;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142462;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142469;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142476;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142483;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d4973 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142595 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[911:904];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142602 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142273;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142280;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142287;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142294;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142301;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142308;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142315;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142322;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142329;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142336;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142343;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142350;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142357;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142364;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142371;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142378;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142385;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142392;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142399;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142406;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142413;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142420;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142427;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142434;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142441;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142448;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142455;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142462;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142469;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142476;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142483;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5010 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142602 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[903:896];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142609 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142273;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142280;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142287;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142294;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142301;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142308;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142315;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142322;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142329;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142336;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142343;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142350;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142357;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142364;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142371;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142378;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142385;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142392;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142399;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142406;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142413;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142420;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142427;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142434;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142441;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142448;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142455;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142462;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142469;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142476;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142483;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5048 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142609 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[895:888];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142616 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142273;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142280;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142287;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142294;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142301;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142308;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142315;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142322;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142329;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142336;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142343;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142350;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142357;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142364;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142371;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142378;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142385;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142392;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142399;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142406;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142413;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142420;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142427;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142434;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142441;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142448;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142455;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142462;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142469;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142476;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142483;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5085 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142616 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[887:880];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142623 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142273;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142280;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142287;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142294;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142301;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142308;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142315;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142322;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142329;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142336;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142343;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142350;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142357;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142364;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142371;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142378;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142385;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142392;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142399;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142406;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142413;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142420;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142427;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142434;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142441;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142448;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142455;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142462;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142469;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142476;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142483;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5123 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142623 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[879:872];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142630 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142273;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142280;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142287;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142294;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142301;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142308;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142315;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142322;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142329;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142336;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142343;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142350;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142357;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142364;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142371;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142378;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142385;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142392;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142399;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142406;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142413;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142420;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142427;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142434;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142441;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142448;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142455;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142462;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142469;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142476;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142483;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5160 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142630 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[871:864];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142637 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142273;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142280;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142287;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142294;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142301;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142308;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142315;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142322;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142329;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142336;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142343;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142350;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142357;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142364;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142371;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142378;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142385;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142392;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142399;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142406;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142413;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142420;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142427;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142434;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142441;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142448;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142455;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142462;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142469;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142476;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142483;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5198 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142637 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[863:856];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142644 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142273;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142280;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142287;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142294;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142301;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142308;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142315;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142322;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142329;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142336;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142343;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142350;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142357;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142364;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142371;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142378;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142385;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142392;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142399;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142406;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142413;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142420;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142427;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142434;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142441;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142448;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142455;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142462;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142469;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142476;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142483;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5235 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142644 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[855:848];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142651 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142273;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142280;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142287;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142294;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142301;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142308;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142315;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142322;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142329;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142336;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142343;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142350;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142357;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142364;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142371;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142378;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142385;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142392;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142399;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142406;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142413;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142420;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142427;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142434;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142441;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142448;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142455;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142462;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142469;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142476;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142483;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5273 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142651 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[847:840];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142658 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142273;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142280;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142287;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142294;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142301;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142308;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142315;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142322;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142329;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142336;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142343;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142350;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142357;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142364;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142371;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142378;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142385;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142392;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142399;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142406;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142413;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142420;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142427;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142434;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142441;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142448;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142455;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142462;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142469;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142476;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142483;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5310 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142658 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[839:832];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142665 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142273;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142280;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142287;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142294;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142301;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142308;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142315;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142322;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142329;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142336;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142343;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142350;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142357;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142364;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142371;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142378;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142385;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142392;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142399;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142406;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142413;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142420;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142427;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142434;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142441;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142448;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142455;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142462;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142469;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142476;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142483;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5348 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142665 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[831:824];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142672 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142273;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142280;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142287;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142294;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142301;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142308;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142315;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142322;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142329;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142336;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142343;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142350;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142357;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142364;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142371;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142378;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142385;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142392;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142399;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142406;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142413;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142420;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142427;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142434;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142441;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142448;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142455;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142462;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142469;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142476;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142483;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5385 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142672 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[823:816];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142679 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142273;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142280;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142287;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142294;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142301;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142308;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142315;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142322;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142329;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142336;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142343;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142350;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142357;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142364;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142371;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142378;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142385;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142392;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142399;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142406;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142413;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142420;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142427;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142434;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142441;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142448;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142455;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142462;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142469;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142476;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142483;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5423 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142679 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[815:808];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142693 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142273;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142280;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142287;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142294;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142301;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142308;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142315;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142322;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142329;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142336;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142343;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142350;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142357;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142364;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142371;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142378;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142385;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142392;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142399;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142406;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142413;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142420;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142427;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142434;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142441;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142448;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142455;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142462;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142469;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142476;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142483;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5498 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142693 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[799:792];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142686 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142273;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142280;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142287;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142294;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142301;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142308;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142315;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142322;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142329;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142336;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142343;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142350;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142357;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142364;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142371;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142378;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142385;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142392;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142399;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142406;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142413;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142420;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142427;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142434;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142441;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142448;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142455;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142462;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142469;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142476;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142483;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5460 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142686 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[807:800];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142700 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142273;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142280;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142287;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142294;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142301;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142308;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142315;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142322;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142329;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142336;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142343;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142350;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142357;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142364;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142371;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142378;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142385;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142392;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142399;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142406;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142413;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142420;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142427;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142434;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142441;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142448;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142455;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142462;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142469;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142476;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142483;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5535 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142700 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[791:784];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142707 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142273;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142280;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142287;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142294;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142301;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142308;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142315;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142322;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142329;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142336;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142343;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142350;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142357;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142364;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142371;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142378;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142385;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142392;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142399;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142406;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142413;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142420;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142427;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142434;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142441;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142448;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142455;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142462;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142469;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142476;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142483;
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5573 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142707 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[783:776];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142714 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142273;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142280;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142287;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142294;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142301;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142308;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142315;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142322;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142329;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142336;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142343;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142350;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142357;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142364;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142371;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142378;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142385;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142392;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142399;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142406;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142413;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142420;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142427;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142434;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142441;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142448;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142455;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142462;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142469;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142476;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142483;
      7'd64:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5609 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd3) ?
		     n__h142714 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[775:768];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142497 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142273;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142280;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142287;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142294;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142301;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142308;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142315;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142322;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142329;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142336;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142343;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142350;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142357;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142364;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142371;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142378;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142385;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142392;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142399;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142406;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142413;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142420;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142427;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142434;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142441;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142448;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142455;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142462;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142469;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142476;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142483;
      7'd63:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5646 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142497 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[767:760];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142504 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142273;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142280;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142287;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142294;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142301;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142308;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142315;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142322;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142329;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142336;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142343;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142350;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142357;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142364;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142371;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142378;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142385;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142392;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142399;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142406;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142413;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142420;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142427;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142434;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142441;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142448;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142455;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142462;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142469;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142476;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142483;
      7'd62:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5681 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142504 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[759:752];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142511 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142273;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142280;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142287;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142294;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142301;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142308;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142315;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142322;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142329;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142336;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142343;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142350;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142357;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142364;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142371;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142378;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142385;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142392;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142399;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142406;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142413;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142420;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142427;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142434;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142441;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142448;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142455;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142462;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142469;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142476;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142483;
      7'd61:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5717 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142511 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[751:744];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142518 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142273;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142280;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142287;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142294;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142301;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142308;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142315;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142322;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142329;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142336;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142343;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142350;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142357;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142364;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142371;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142378;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142385;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142392;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142399;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142406;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142413;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142420;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142427;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142434;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142441;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142448;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142455;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142462;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142469;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142476;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142483;
      7'd60:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5752 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142518 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[743:736];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142525 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142273;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142280;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142287;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142294;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142301;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142308;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142315;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142322;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142329;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142336;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142343;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142350;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142357;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142364;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142371;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142378;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142385;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142392;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142399;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142406;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142413;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142420;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142427;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142434;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142441;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142448;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142455;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142462;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142469;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142476;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142483;
      7'd59:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5788 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142525 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[735:728];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142532 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142273;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142280;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142287;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142294;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142301;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142308;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142315;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142322;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142329;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142336;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142343;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142350;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142357;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142364;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142371;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142378;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142385;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142392;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142399;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142406;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142413;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142420;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142427;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142434;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142441;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142448;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142455;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142462;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142469;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142476;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142483;
      7'd58:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5823 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142532 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[727:720];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142539 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142273;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142280;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142287;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142294;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142301;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142308;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142315;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142322;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142329;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142336;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142343;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142350;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142357;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142364;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142371;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142378;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142385;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142392;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142399;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142406;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142413;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142420;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142427;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142434;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142441;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142448;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142455;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142462;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142469;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142476;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142483;
      7'd57:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5859 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142539 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[719:712];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142546 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142273;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142280;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142287;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142294;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142301;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142308;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142315;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142322;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142329;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142336;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142343;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142350;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142357;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142364;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142371;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142378;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142385;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142392;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142399;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142406;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142413;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142420;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142427;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142434;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142441;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142448;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142455;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142462;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142469;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142476;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142483;
      7'd56:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5894 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142546 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[711:704];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142553 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142273;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142280;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142287;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142294;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142301;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142308;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142315;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142322;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142329;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142336;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142343;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142350;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142357;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142364;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142371;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142378;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142385;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142392;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142399;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142406;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142413;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142420;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142427;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142434;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142441;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142448;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142455;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142462;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142469;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142476;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142483;
      7'd55:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5930 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142553 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[703:696];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142560 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142273;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142280;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142287;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142294;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142301;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142308;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142315;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142322;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142329;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142336;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142343;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142350;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142357;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142364;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142371;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142378;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142385;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142392;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142399;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142406;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142413;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142420;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142427;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142434;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142441;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142448;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142455;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142462;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142469;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142476;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142483;
      7'd54:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d5965 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142560 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[695:688];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142567 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142273;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142280;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142287;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142294;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142301;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142308;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142315;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142322;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142329;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142336;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142343;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142350;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142357;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142364;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142371;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142378;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142385;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142392;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142399;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142406;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142413;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142420;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142427;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142434;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142441;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142448;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142455;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142462;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142469;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142476;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142483;
      7'd53:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6001 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142567 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[687:680];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142581 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142273;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142280;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142287;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142294;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142301;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142308;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142315;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142322;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142329;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142336;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142343;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142350;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142357;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142364;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142371;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142378;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142385;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142392;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142399;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142406;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142413;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142420;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142427;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142434;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142441;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142448;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142455;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142462;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142469;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142476;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142483;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6072 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142581 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[671:664];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142574 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142273;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142280;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142287;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142294;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142301;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142308;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142315;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142322;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142329;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142336;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142343;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142350;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142357;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142364;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142371;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142378;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142385;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142392;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142399;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142406;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142413;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142420;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142427;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142434;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142441;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142448;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142455;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142462;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142469;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142476;
      7'd51:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142483;
      7'd52:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6036 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142574 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[679:672];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142588 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142273;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142280;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142287;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142294;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142301;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142308;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142315;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142322;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142329;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142336;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142343;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142350;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142357;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142364;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142371;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142378;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142385;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142392;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142399;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142406;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142413;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142420;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142427;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142434;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142441;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142448;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142455;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142462;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142469;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142476;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142483;
      7'd50:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6107 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142588 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[663:656];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142595 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142273;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142280;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142287;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142294;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142301;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142308;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142315;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142322;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142329;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142336;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142343;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142350;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142357;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142364;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142371;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142378;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142385;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142392;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142399;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142406;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142413;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142420;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142427;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142434;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142441;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142448;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142455;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142462;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142469;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142476;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142483;
      7'd49:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6143 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142595 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[655:648];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142602 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142273;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142280;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142287;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142294;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142301;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142308;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142315;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142322;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142329;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142336;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142343;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142350;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142357;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142364;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142371;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142378;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142385;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142392;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142399;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142406;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142413;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142420;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142427;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142434;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142441;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142448;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142455;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142462;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142469;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142476;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142483;
      7'd48:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6178 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142602 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[647:640];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142609 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142273;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142280;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142287;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142294;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142301;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142308;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142315;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142322;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142329;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142336;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142343;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142350;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142357;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142364;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142371;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142378;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142385;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142392;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142399;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142406;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142413;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142420;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142427;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142434;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142441;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142448;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142455;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142462;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142469;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142476;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142483;
      7'd47:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6214 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142609 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[639:632];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142616 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142273;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142280;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142287;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142294;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142301;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142308;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142315;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142322;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142329;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142336;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142343;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142350;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142357;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142364;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142371;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142378;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142385;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142392;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142399;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142406;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142413;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142420;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142427;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142434;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142441;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142448;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142455;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142462;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142469;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142476;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142483;
      7'd46:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6249 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142616 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[631:624];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142623 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142273;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142280;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142287;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142294;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142301;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142308;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142315;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142322;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142329;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142336;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142343;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142350;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142357;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142364;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142371;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142378;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142385;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142392;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142399;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142406;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142413;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142420;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142427;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142434;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142441;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142448;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142455;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142462;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142469;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142476;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142483;
      7'd45:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6285 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142623 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[623:616];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142630 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142273;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142280;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142287;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142294;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142301;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142308;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142315;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142322;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142329;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142336;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142343;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142350;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142357;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142364;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142371;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142378;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142385;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142392;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142399;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142406;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142413;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142420;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142427;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142434;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142441;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142448;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142455;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142462;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142469;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142476;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142483;
      7'd44:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6320 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142630 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[615:608];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142637 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142273;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142280;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142287;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142294;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142301;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142308;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142315;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142322;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142329;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142336;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142343;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142350;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142357;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142364;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142371;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142378;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142385;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142392;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142399;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142406;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142413;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142420;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142427;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142434;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142441;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142448;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142455;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142462;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142469;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142476;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142483;
      7'd43:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6356 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142637 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[607:600];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142644 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142273;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142280;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142287;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142294;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142301;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142308;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142315;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142322;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142329;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142336;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142343;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142350;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142357;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142364;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142371;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142378;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142385;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142392;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142399;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142406;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142413;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142420;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142427;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142434;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142441;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142448;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142455;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142462;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142469;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142476;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142483;
      7'd42:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6391 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142644 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[599:592];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142651 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142273;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142280;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142287;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142294;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142301;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142308;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142315;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142322;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142329;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142336;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142343;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142350;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142357;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142364;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142371;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142378;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142385;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142392;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142399;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142406;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142413;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142420;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142427;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142434;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142441;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142448;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142455;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142462;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142469;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142476;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142483;
      7'd41:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6427 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142651 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[591:584];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142665 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142273;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142280;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142287;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142294;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142301;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142308;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142315;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142322;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142329;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142336;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142343;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142350;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142357;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142364;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142371;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142378;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142385;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142392;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142399;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142406;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142413;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142420;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142427;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142434;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142441;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142448;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142455;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142462;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142469;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142476;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142483;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6498 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142665 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[575:568];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142658 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142273;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142280;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142287;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142294;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142301;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142308;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142315;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142322;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142329;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142336;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142343;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142350;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142357;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142364;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142371;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142378;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142385;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142392;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142399;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142406;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142413;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142420;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142427;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142434;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142441;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142448;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142455;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142462;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142469;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142476;
      7'd39:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142483;
      7'd40:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6462 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142658 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[583:576];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142672 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142273;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142280;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142287;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142294;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142301;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142308;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142315;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142322;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142329;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142336;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142343;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142350;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142357;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142364;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142371;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142378;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142385;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142392;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142399;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142406;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142413;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142420;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142427;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142434;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142441;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142448;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142455;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142462;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142469;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142476;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142483;
      7'd38:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6533 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142672 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[567:560];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142679 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142273;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142280;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142287;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142294;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142301;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142308;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142315;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142322;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142329;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142336;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142343;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142350;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142357;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142364;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142371;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142378;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142385;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142392;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142399;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142406;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142413;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142420;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142427;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142434;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142441;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142448;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142455;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142462;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142469;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142476;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142483;
      7'd37:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6569 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142679 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[559:552];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142686 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142273;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142280;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142287;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142294;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142301;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142308;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142315;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142322;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142329;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142336;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142343;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142350;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142357;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142364;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142371;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142378;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142385;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142392;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142399;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142406;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142413;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142420;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142427;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142434;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142441;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142448;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142455;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142462;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142469;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142476;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142483;
      7'd36:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6604 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142686 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[551:544];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142693 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142273;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142280;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142287;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142294;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142301;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142308;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142315;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142322;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142329;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142336;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142343;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142350;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142357;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142364;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142371;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142378;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142385;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142392;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142399;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142406;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142413;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142420;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142427;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142434;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142441;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142448;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142455;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142462;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142469;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142476;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142483;
      7'd35:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6640 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142693 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[543:536];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142700 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142273;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142280;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142287;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142294;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142301;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142308;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142315;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142322;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142329;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142336;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142343;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142350;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142357;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142364;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142371;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142378;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142385;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142392;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142399;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142406;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142413;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142420;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142427;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142434;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142441;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142448;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142455;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142462;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142469;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142476;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142483;
      7'd34:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6675 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142700 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[535:528];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142707 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142273;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142280;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142287;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142294;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142301;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142308;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142315;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142322;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142329;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142336;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142343;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142350;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142357;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142364;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142371;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142378;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142385;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142392;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142399;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142406;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142413;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142420;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142427;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142434;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142441;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142448;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142455;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142462;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142469;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142476;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142483;
      7'd33:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6711 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142707 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[527:520];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142714 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142273;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142280;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142287;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142294;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142301;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142308;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142315;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142322;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142329;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142336;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142343;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142350;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142357;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142364;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142371;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142378;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142385;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142392;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142399;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142406;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142413;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142420;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142427;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142434;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142441;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142448;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142455;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142462;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142469;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142476;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142483;
      7'd32:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6746 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd2) ?
		     n__h142714 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[519:512];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142497 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142273;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142280;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142287;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142294;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142301;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142308;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142315;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142322;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142329;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142336;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142343;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142350;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142357;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142364;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142371;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142378;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142385;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142392;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142399;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142406;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142413;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142420;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142427;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142434;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142441;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142448;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142455;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142462;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142469;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142476;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142483;
      7'd31:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6783 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142497 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[511:504];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142504 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or n__h142476 or n__h142483 or n__h142490 or n__h142273)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142280;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142287;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142294;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142301;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142308;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142315;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142322;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142329;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142336;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142343;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142350;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142357;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142364;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142371;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142378;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142385;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142392;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142399;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142406;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142413;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142420;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142427;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142434;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142441;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142448;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142455;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142462;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142469;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142476;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142483;
      7'd30:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142490;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
	      n__h142273;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6818 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142504 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[503:496];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142511 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or n__h142483 or n__h142490 or n__h142273 or n__h142280)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142287;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142294;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142301;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142308;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142315;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142322;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142329;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142336;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142343;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142350;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142357;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142364;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142371;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142378;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142385;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142392;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142399;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142406;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142413;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142420;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142427;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142434;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142441;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142448;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142455;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142462;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142469;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142476;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142483;
      7'd29:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142490;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142273;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
	      n__h142280;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6854 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142511 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[495:488];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142518 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or n__h142490 or n__h142273 or n__h142280 or n__h142287)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142294;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142301;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142308;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142315;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142322;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142329;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142336;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142343;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142350;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142357;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142364;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142371;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142378;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142385;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142392;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142399;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142406;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142413;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142420;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142427;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142434;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142441;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142448;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142455;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142462;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142469;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142476;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142483;
      7'd28:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142490;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142273;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142280;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
	      n__h142287;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6889 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142518 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[487:480];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142532 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or n__h142280 or n__h142287 or n__h142294 or n__h142301)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142308;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142315;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142322;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142329;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142336;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142343;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142350;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142357;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142364;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142371;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142378;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142385;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142392;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142399;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142406;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142413;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142420;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142427;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142434;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142441;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142448;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142455;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142462;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142469;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142476;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142483;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142490;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142273;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142280;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142287;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142294;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
	      n__h142301;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6960 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142532 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[471:464];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142525 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or n__h142273 or n__h142280 or n__h142287 or n__h142294)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142301;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142308;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142315;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142322;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142329;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142336;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142343;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142350;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142357;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142364;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142371;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142378;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142385;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142392;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142399;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142406;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142413;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142420;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142427;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142434;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142441;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142448;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142455;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142462;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142469;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142476;
      7'd26:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142483;
      7'd27:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142490;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142273;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142280;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142287;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
	      n__h142294;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6925 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142525 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[479:472];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142539 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or n__h142287 or n__h142294 or n__h142301 or n__h142308)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142315;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142322;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142329;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142336;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142343;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142350;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142357;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142364;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142371;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142378;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142385;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142392;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142399;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142406;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142413;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142420;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142427;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142434;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142441;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142448;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142455;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142462;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142469;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142476;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142483;
      7'd25:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142490;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142273;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142280;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142287;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142294;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142301;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
	      n__h142308;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d6996 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142539 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[463:456];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142546 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or n__h142294 or n__h142301 or n__h142308 or n__h142315)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142322;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142329;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142336;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142343;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142350;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142357;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142364;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142371;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142378;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142385;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142392;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142399;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142406;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142413;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142420;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142427;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142434;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142441;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142448;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142455;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142462;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142469;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142476;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142483;
      7'd24:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142490;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142273;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142280;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142287;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142294;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142301;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142308;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
	      n__h142315;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7031 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142546 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[455:448];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142553 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or n__h142301 or n__h142308 or n__h142315 or n__h142322)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142329;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142336;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142343;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142350;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142357;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142364;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142371;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142378;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142385;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142392;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142399;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142406;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142413;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142420;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142427;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142434;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142441;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142448;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142455;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142462;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142469;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142476;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142483;
      7'd23:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142490;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142273;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142280;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142287;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142294;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142301;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142308;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142315;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
	      n__h142322;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7067 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142553 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[447:440];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142560 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or n__h142308 or n__h142315 or n__h142322 or n__h142329)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142336;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142343;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142350;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142357;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142364;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142371;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142378;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142385;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142392;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142399;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142406;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142413;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142420;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142427;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142434;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142441;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142448;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142455;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142462;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142469;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142476;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142483;
      7'd22:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142490;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142273;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142280;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142287;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142294;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142301;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142308;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142315;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142322;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
	      n__h142329;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7102 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142560 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[439:432];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142567 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or n__h142315 or n__h142322 or n__h142329 or n__h142336)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142343;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142350;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142357;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142364;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142371;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142378;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142385;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142392;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142399;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142406;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142413;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142420;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142427;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142434;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142441;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142448;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142455;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142462;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142469;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142476;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142483;
      7'd21:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142490;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142273;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142280;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142287;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142294;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142301;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142308;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142315;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142322;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142329;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
	      n__h142336;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7138 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142567 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[431:424];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142574 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or n__h142322 or n__h142329 or n__h142336 or n__h142343)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142350;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142357;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142364;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142371;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142378;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142385;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142392;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142399;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142406;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142413;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142420;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142427;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142434;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142441;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142448;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142455;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142462;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142469;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142476;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142483;
      7'd20:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142490;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142273;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142280;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142287;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142294;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142301;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142308;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142315;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142322;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142329;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142336;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
	      n__h142343;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7173 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142574 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[423:416];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142581 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or n__h142329 or n__h142336 or n__h142343 or n__h142350)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142357;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142364;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142371;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142378;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142385;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142392;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142399;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142406;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142413;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142420;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142427;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142434;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142441;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142448;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142455;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142462;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142469;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142476;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142483;
      7'd19:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142490;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142273;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142280;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142287;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142294;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142301;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142308;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142315;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142322;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142329;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142336;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142343;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
	      n__h142350;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7209 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142581 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[415:408];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142588 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or n__h142336 or n__h142343 or n__h142350 or n__h142357)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142364;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142371;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142378;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142385;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142392;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142399;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142406;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142413;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142420;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142427;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142434;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142441;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142448;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142455;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142462;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142469;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142476;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142483;
      7'd18:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142490;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142273;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142280;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142287;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142294;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142301;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142308;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142315;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142322;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142329;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142336;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142343;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142350;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
	      n__h142357;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7244 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142588 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[407:400];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142595 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or n__h142343 or n__h142350 or n__h142357 or n__h142364)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142371;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142378;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142385;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142392;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142399;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142406;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142413;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142420;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142427;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142434;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142441;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142448;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142455;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142462;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142469;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142476;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142483;
      7'd17:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142490;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142273;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142280;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142287;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142294;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142301;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142308;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142315;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142322;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142329;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142336;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142343;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142350;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142357;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
	      n__h142364;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7280 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142595 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[399:392];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142602 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or n__h142350 or n__h142357 or n__h142364 or n__h142371)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142378;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142385;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142392;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142399;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142406;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142413;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142420;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142427;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142434;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142441;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142448;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142455;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142462;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142469;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142476;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142483;
      7'd16:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142490;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142273;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142280;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142287;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142294;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142301;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142308;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142315;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142322;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142329;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142336;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142343;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142350;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142357;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142364;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
	      n__h142371;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7315 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142602 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[391:384];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142609 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or n__h142357 or n__h142364 or n__h142371 or n__h142378)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142385;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142392;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142399;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142406;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142413;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142420;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142427;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142434;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142441;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142448;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142455;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142462;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142469;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142476;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142483;
      7'd15:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142490;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142273;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142280;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142287;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142294;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142301;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142308;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142315;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142322;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142329;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142336;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142343;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142350;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142357;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142364;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142371;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
	      n__h142378;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7351 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142609 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[383:376];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142616 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or n__h142364 or n__h142371 or n__h142378 or n__h142385)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142392;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142399;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142406;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142413;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142420;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142427;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142434;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142441;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142448;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142455;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142462;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142469;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142476;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142483;
      7'd14:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142490;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142273;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142280;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142287;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142294;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142301;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142308;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142315;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142322;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142329;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142336;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142343;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142350;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142357;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142364;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142371;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142378;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
	      n__h142385;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7386 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142616 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[375:368];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142623 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or n__h142371 or n__h142378 or n__h142385 or n__h142392)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142399;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142406;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142413;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142420;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142427;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142434;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142441;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142448;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142455;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142462;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142469;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142476;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142483;
      7'd13:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142490;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142273;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142280;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142287;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142294;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142301;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142308;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142315;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142322;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142329;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142336;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142343;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142350;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142357;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142364;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142371;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142378;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142385;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
	      n__h142392;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7422 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142623 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[367:360];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142630 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or n__h142378 or n__h142385 or n__h142392 or n__h142399)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142406;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142413;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142420;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142427;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142434;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142441;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142448;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142455;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142462;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142469;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142476;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142483;
      7'd12:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142490;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142273;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142280;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142287;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142294;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142301;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142308;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142315;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142322;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142329;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142336;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142343;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142350;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142357;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142364;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142371;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142378;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142385;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142392;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
	      n__h142399;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7457 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142630 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[359:352];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142637 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or n__h142385 or n__h142392 or n__h142399 or n__h142406)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142413;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142420;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142427;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142434;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142441;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142448;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142455;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142462;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142469;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142476;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142483;
      7'd11:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142490;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142273;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142280;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142287;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142294;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142301;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142308;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142315;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142322;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142329;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142336;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142343;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142350;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142357;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142364;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142371;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142378;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142385;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142392;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142399;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
	      n__h142406;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7493 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142637 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[351:344];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142644 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or n__h142392 or n__h142399 or n__h142406 or n__h142413)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142420;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142427;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142434;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142441;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142448;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142455;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142462;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142469;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142476;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142483;
      7'd10:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142490;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142273;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142280;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142287;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142294;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142301;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142308;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142315;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142322;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142329;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142336;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142343;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142350;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142357;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142364;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142371;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142378;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142385;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142392;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142399;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142406;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
	      n__h142413;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7528 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142644 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[343:336];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142651 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or n__h142399 or n__h142406 or n__h142413 or n__h142420)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142427;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142434;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142441;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142448;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142455;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142462;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142469;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142476;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142483;
      7'd9:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142490;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142273;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142280;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142287;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142294;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142301;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142308;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142315;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142322;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142329;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142336;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142343;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142350;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142357;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142364;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142371;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142378;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142385;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142392;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142399;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142406;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142413;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
	      n__h142420;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7564 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142651 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[335:328];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142658 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or n__h142406 or n__h142413 or n__h142420 or n__h142427)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142434;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142441;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142448;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142455;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142462;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142469;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142476;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142483;
      7'd8:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142490;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142273;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142280;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142287;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142294;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142301;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142308;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142315;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142322;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142329;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142336;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142343;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142350;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142357;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142364;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142371;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142378;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142385;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142392;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142399;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142406;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142413;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142420;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
	      n__h142427;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7599 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142658 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[327:320];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142665 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or n__h142413 or n__h142420 or n__h142427 or n__h142434)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142441;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142448;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142455;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142462;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142469;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142476;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142483;
      7'd7:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142490;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142273;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142280;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142287;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142294;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142301;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142308;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142315;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142322;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142329;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142336;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142343;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142350;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142357;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142364;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142371;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142378;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142385;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142392;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142399;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142406;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142413;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142420;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142427;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
	      n__h142434;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7635 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142665 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[319:312];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142672 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or n__h142420 or n__h142427 or n__h142434 or n__h142441)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142448;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142455;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142462;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142469;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142476;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142483;
      7'd6:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142490;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142273;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142280;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142287;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142294;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142301;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142308;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142315;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142322;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142329;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142336;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142343;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142350;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142357;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142364;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142371;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142378;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142385;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142392;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142399;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142406;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142413;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142420;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142427;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142434;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
	      n__h142441;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7670 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142672 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[311:304];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142679 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142455 or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or n__h142427 or n__h142434 or n__h142441 or n__h142448)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142455;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142462;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142469;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142476;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142483;
      7'd5:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142490;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142273;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142280;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142287;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142294;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142301;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142308;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142315;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142322;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142329;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142336;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142343;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142350;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142357;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142364;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142371;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142378;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142385;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142392;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142399;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142406;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142413;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142420;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142427;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142434;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142441;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
	      n__h142448;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7706 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142679 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[303:296];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142686 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142462 or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or n__h142434 or n__h142441 or n__h142448 or n__h142455)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142462;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142469;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142476;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142483;
      7'd4:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142490;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142273;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142280;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142287;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142294;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142301;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142308;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142315;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142322;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142329;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142336;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142343;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142350;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142357;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142364;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142371;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142378;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142385;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142392;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142399;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142406;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142413;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142420;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142427;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142434;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142441;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142448;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
	      n__h142455;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7741 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142686 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[295:288];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142700 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or n__h142448 or n__h142455 or n__h142462 or n__h142469)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142476;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142483;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142490;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142273;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142280;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142287;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142294;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142301;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142308;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142315;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142322;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142329;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142336;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142343;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142350;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142357;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142364;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142371;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142378;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142385;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142392;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142399;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142406;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142413;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142420;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142427;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142434;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142441;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142448;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142455;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142462;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
	      n__h142469;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7812 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142700 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[279:272];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142693 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142469 or
	  n__h142476 or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or n__h142441 or n__h142448 or n__h142455 or n__h142462)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142469;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142476;
      7'd2:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142483;
      7'd3:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142490;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142273;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142280;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142287;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142294;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142301;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142308;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142315;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142322;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142329;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142336;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142343;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142350;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142357;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142364;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142371;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142378;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142385;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142392;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142399;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142406;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142413;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142420;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142427;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142434;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142441;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142448;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142455;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
	      n__h142462;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7777 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142693 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[287:280];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142707 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142483 or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or n__h142455 or n__h142462 or n__h142469 or n__h142476)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142483;
      7'd1:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142490;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142273;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142280;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142287;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142294;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142301;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142308;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142315;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142322;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142329;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142336;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142343;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142350;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142357;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142364;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142371;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142378;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142385;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142392;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142399;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142406;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142413;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142420;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142427;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142434;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142441;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142448;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142455;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142462;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142469;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
	      n__h142476;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7848 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142707 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[271:264];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142714 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142490 or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or n__h142462 or n__h142469 or n__h142476 or n__h142483)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142490;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142273;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142280;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142287;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142294;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142301;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142308;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142315;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142322;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142329;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142336;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142343;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142350;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142357;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142364;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142371;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142378;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142385;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142392;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142399;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142406;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142413;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142420;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142427;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142434;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142441;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142448;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142455;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142462;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142469;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142476;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
	      n__h142483;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7883 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd1) ?
		     n__h142714 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[263:256];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142497 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142273;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142280;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142287;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142294;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142301;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142308;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142315;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142322;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142329;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142336;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142343;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142350;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142357;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142364;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142371;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142378;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142385;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142392;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142399;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142406;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142413;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142420;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142427;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142434;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142441;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142448;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142455;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142462;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142469;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142476;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142483;
      7'd127:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7920 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142497 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[255:248];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142504 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142273;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142280;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142287;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142294;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142301;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142308;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142315;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142322;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142329;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142336;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142343;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142350;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142357;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142364;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142371;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142378;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142385;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142392;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142399;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142406;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142413;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142420;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142427;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142434;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142441;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142448;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142455;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142462;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142469;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142476;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142483;
      7'd126:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7954 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142504 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[247:240];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142511 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142273;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142280;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142287;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142294;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142301;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142308;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142315;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142322;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142329;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142336;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142343;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142350;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142357;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142364;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142371;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142378;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142385;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142392;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142399;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142406;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142413;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142420;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142427;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142434;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142441;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142448;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142455;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142462;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142469;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142476;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142483;
      7'd125:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d7989 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142511 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[239:232];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142518 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142273;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142280;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142287;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142294;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142301;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142308;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142315;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142322;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142329;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142336;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142343;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142350;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142357;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142364;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142371;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142378;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142385;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142392;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142399;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142406;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142413;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142420;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142427;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142434;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142441;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142448;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142455;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142462;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142469;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142476;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142483;
      7'd124:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8023 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142518 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[231:224];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142525 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142273;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142280;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142287;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142294;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142301;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142308;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142315;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142322;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142329;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142336;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142343;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142350;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142357;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142364;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142371;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142378;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142385;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142392;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142399;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142406;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142413;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142420;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142427;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142434;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142441;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142448;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142455;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142462;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142469;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142476;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142483;
      7'd123:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8058 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142525 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[223:216];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142532 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142273;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142280;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142287;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142294;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142301;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142308;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142315;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142322;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142329;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142336;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142343;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142350;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142357;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142364;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142371;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142378;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142385;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142392;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142399;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142406;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142413;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142420;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142427;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142434;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142441;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142448;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142455;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142462;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142469;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142476;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142483;
      7'd122:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8092 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142532 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[215:208];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142539 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142273;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142280;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142287;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142294;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142301;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142308;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142315;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142322;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142329;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142336;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142343;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142350;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142357;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142364;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142371;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142378;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142385;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142392;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142399;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142406;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142413;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142420;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142427;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142434;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142441;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142448;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142455;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142462;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142469;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142476;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142483;
      7'd121:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8127 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142539 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[207:200];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142546 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142273;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142280;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142287;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142294;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142301;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142308;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142315;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142322;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142329;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142336;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142343;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142350;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142357;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142364;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142371;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142378;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142385;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142392;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142399;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142406;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142413;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142420;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142427;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142434;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142441;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142448;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142455;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142462;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142469;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142476;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142483;
      7'd120:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8161 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142546 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[199:192];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142553 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142273;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142280;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142287;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142294;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142301;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142308;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142315;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142322;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142329;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142336;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142343;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142350;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142357;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142364;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142371;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142378;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142385;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142392;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142399;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142406;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142413;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142420;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142427;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142434;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142441;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142448;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142455;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142462;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142469;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142476;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142483;
      7'd119:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8196 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142553 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[191:184];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142560 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142273;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142280;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142287;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142294;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142301;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142308;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142315;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142322;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142329;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142336;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142343;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142350;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142357;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142364;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142371;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142378;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142385;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142392;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142399;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142406;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142413;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142420;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142427;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142434;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142441;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142448;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142455;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142462;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142469;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142476;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142483;
      7'd118:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8230 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142560 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[183:176];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142567 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142273;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142280;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142287;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142294;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142301;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142308;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142315;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142322;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142329;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142336;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142343;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142350;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142357;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142364;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142371;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142378;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142385;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142392;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142399;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142406;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142413;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142420;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142427;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142434;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142441;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142448;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142455;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142462;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142469;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142476;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142483;
      7'd117:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8265 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142567 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[175:168];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142581 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142273;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142280;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142287;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142294;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142301;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142308;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142315;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142322;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142329;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142336;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142343;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142350;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142357;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142364;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142371;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142378;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142385;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142392;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142399;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142406;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142413;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142420;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142427;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142434;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142441;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142448;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142455;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142462;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142469;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142476;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142483;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8334 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142581 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[159:152];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142574 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142273;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142280;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142287;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142294;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142301;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142308;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142315;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142322;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142329;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142336;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142343;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142350;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142357;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142364;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142371;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142378;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142385;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142392;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142399;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142406;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142413;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142420;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142427;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142434;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142441;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142448;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142455;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142462;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142469;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142476;
      7'd115:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142483;
      7'd116:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8299 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142574 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[167:160];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142588 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142273;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142280;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142287;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142294;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142301;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142308;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142315;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142322;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142329;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142336;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142343;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142350;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142357;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142364;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142371;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142378;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142385;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142392;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142399;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142406;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142413;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142420;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142427;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142434;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142441;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142448;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142455;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142462;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142469;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142476;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142483;
      7'd114:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8368 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142588 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[151:144];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142595 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142273;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142280;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142287;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142294;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142301;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142308;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142315;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142322;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142329;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142336;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142343;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142350;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142357;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142364;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142371;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142378;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142385;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142392;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142399;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142406;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142413;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142420;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142427;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142434;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142441;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142448;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142455;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142462;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142469;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142476;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142483;
      7'd113:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8403 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142595 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[143:136];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142602 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142273;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142280;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142287;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142294;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142301;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142308;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142315;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142322;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142329;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142336;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142343;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142350;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142357;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142364;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142371;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142378;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142385;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142392;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142399;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142406;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142413;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142420;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142427;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142434;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142441;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142448;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142455;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142462;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142469;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142476;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142483;
      7'd112:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8437 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142602 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[135:128];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142609 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142273;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142280;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142287;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142294;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142301;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142308;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142315;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142322;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142329;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142336;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142343;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142350;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142357;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142364;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142371;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142378;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142385;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142392;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142399;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142406;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142413;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142420;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142427;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142434;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142441;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142448;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142455;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142462;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142469;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142476;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142483;
      7'd111:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8472 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142609 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[127:120];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142616 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142273;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142280;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142287;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142294;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142301;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142308;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142315;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142322;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142329;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142336;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142343;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142350;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142357;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142364;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142371;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142378;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142385;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142392;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142399;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142406;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142413;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142420;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142427;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142434;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142441;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142448;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142455;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142462;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142469;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142476;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142483;
      7'd110:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8506 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142616 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[119:112];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142623 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142273;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142280;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142287;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142294;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142301;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142308;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142315;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142322;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142329;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142336;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142343;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142350;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142357;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142364;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142371;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142378;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142385;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142392;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142399;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142406;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142413;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142420;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142427;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142434;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142441;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142448;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142455;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142462;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142469;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142476;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142483;
      7'd109:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8541 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142623 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[111:104];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142630 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142273;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142280;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142287;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142294;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142301;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142308;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142315;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142322;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142329;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142336;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142343;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142350;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142357;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142364;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142371;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142378;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142385;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142392;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142399;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142406;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142413;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142420;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142427;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142434;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142441;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142448;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142455;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142462;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142469;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142476;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142483;
      7'd108:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8575 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142630 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[103:96];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142651 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142273;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142280;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142287;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142294;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142301;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142308;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142315;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142322;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142329;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142336;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142343;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142350;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142357;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142364;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142371;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142378;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142385;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142392;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142399;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142406;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142413;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142420;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142427;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142434;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142441;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142448;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142455;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142462;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142469;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142476;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142483;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8679 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142651 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[79:72];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142637 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142273;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142280;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142287;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142294;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142301;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142308;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142315;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142322;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142329;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142336;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142343;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142350;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142357;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142364;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142371;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142378;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142385;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142392;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142399;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142406;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142413;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142420;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142427;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142434;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142441;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142448;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142455;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142462;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142469;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142476;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142483;
      7'd107:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8610 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142637 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[95:88];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142644 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142273;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142280;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142287;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142294;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142301;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142308;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142315;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142322;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142329;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142336;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142343;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142350;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142357;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142364;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142371;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142378;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142385;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142392;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142399;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142406;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142413;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142420;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142427;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142434;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142441;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142448;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142455;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142462;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142469;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142476;
      7'd105:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142483;
      7'd106:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8644 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142644 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[87:80];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142658 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142273;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142280;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142287;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142294;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142301;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142308;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142315;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142322;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142329;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142336;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142343;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142350;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142357;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142364;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142371;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142378;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142385;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142392;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142399;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142406;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142413;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142420;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142427;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142434;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142441;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142448;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142455;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142462;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142469;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142476;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142483;
      7'd104:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8713 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142658 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[71:64];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142665 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142273;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142280;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142287;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142294;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142301;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142308;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142315;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142322;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142329;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142336;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142343;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142350;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142357;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142364;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142371;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142378;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142385;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142392;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142399;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142406;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142413;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142420;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142427;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142434;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142441;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142448;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142455;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142462;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142469;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142476;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142483;
      7'd103:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8748 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142665 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[63:56];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142672 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142273;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142280;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142287;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142294;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142301;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142308;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142315;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142322;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142329;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142336;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142343;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142350;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142357;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142364;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142371;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142378;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142385;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142392;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142399;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142406;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142413;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142420;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142427;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142434;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142441;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142448;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142455;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142462;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142469;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142476;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142483;
      7'd102:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8782 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142672 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[55:48];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142679 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142273;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142280;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142287;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142294;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142301;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142308;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142315;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142322;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142329;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142336;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142343;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142350;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142357;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142364;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142371;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142378;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142385;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142392;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142399;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142406;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142413;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142420;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142427;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142434;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142441;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142448;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142455;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142462;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142469;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142476;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142483;
      7'd101:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8817 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142679 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[47:40];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142686 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142273;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142280;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142287;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142294;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142301;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142308;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142315;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142322;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142329;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142336;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142343;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142350;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142357;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142364;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142371;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142378;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142385;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142392;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142399;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142406;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142413;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142420;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142427;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142434;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142441;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142448;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142455;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142462;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142469;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142476;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142483;
      7'd100:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8851 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142686 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[39:32];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142693 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142273;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142280;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142287;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142294;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142301;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142308;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142315;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142322;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142329;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142336;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142343;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142350;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142357;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142364;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142371;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142378;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142385;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142392;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142399;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142406;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142413;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142420;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142427;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142434;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142441;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142448;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142455;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142462;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142469;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142476;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142483;
      7'd99:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8886 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142693 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[31:24];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142700 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142273;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142280;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142287;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142294;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142301;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142308;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142315;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142322;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142329;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142336;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142343;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142350;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142357;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142364;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142371;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142378;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142385;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142392;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142399;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142406;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142413;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142420;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142427;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142434;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142441;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142448;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142455;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142462;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142469;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142476;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142483;
      7'd98:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8920 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142700 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[23:16];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142707 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142273;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142280;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142287;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142294;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142301;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142308;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142315;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142322;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142329;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142336;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142343;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142350;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142357;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142364;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142371;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142378;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142385;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142392;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142399;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142406;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142413;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142420;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142427;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142434;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142441;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142448;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142455;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142462;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142469;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142476;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142483;
      7'd97:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8955 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142707 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[15:8];
    endcase
  end
  always@(blueDMA_writeChannel_byteAlignerTo_alignment_initial or
	  n__h142714 or
	  blueDMA_writeChannel_byteAlignerTo_buffer$port1__read or
	  n__h142273 or
	  n__h142280 or
	  n__h142287 or
	  n__h142294 or
	  n__h142301 or
	  n__h142308 or
	  n__h142315 or
	  n__h142322 or
	  n__h142329 or
	  n__h142336 or
	  n__h142343 or
	  n__h142350 or
	  n__h142357 or
	  n__h142364 or
	  n__h142371 or
	  n__h142378 or
	  n__h142385 or
	  n__h142392 or
	  n__h142399 or
	  n__h142406 or
	  n__h142413 or
	  n__h142420 or
	  n__h142427 or
	  n__h142434 or
	  n__h142441 or
	  n__h142448 or
	  n__h142455 or
	  n__h142462 or n__h142469 or n__h142476 or n__h142483 or n__h142490)
  begin
    case ({ 1'd0,
	    blueDMA_writeChannel_byteAlignerTo_alignment_initial,
	    5'd0 })
      7'd65:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142273;
      7'd66:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142280;
      7'd67:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142287;
      7'd68:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142294;
      7'd69:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142301;
      7'd70:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142308;
      7'd71:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142315;
      7'd72:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142322;
      7'd73:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142329;
      7'd74:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142336;
      7'd75:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142343;
      7'd76:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142350;
      7'd77:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142357;
      7'd78:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142364;
      7'd79:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142371;
      7'd80:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142378;
      7'd81:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142385;
      7'd82:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142392;
      7'd83:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142399;
      7'd84:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142406;
      7'd85:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142413;
      7'd86:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142420;
      7'd87:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142427;
      7'd88:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142434;
      7'd89:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142441;
      7'd90:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142448;
      7'd91:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142455;
      7'd92:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142462;
      7'd93:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142469;
      7'd94:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142476;
      7'd95:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142483;
      7'd96:
	  IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
	      n__h142490;
      default: IF_0_CONCAT_blueDMA_writeChannel_byteAlignerTo_ETC___d8989 =
		   ({ 1'd0,
		      blueDMA_writeChannel_byteAlignerTo_alignment_initial } ==
		    2'd0) ?
		     n__h142714 :
		     blueDMA_writeChannel_byteAlignerTo_buffer$port1__read[7:0];
    endcase
  end
  always@(blueDMA_readChannel_fromMaster_master_rd_warcache$wget)
  begin
    case (blueDMA_readChannel_fromMaster_master_rd_warcache$wget)
      4'd1, 4'd2, 4'd3, 4'd10, 4'd14, 4'd15:
	  CASE_blueDMA_readChannel_fromMaster_master_rd__ETC__q74 =
	      blueDMA_readChannel_fromMaster_master_rd_warcache$wget;
      default: CASE_blueDMA_readChannel_fromMaster_master_rd__ETC__q74 =
		   4'd11;
    endcase
  end
  always@(blueDMA_readChannel_toMaster_master_wr_wawcache$wget)
  begin
    case (blueDMA_readChannel_toMaster_master_wr_wawcache$wget)
      4'd1, 4'd2, 4'd3, 4'd6, 4'd7, 4'd14:
	  CASE_blueDMA_readChannel_toMaster_master_wr_wa_ETC__q75 =
	      blueDMA_readChannel_toMaster_master_wr_wawcache$wget;
      default: CASE_blueDMA_readChannel_toMaster_master_wr_wa_ETC__q75 =
		   4'd15;
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278279;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278286;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278293;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278300;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278307;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278314;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278321;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278328;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278335;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278342;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278349;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278356;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278363;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278370;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278377;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278384;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278391;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278398;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278405;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278412;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278419;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278426;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278433;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278440;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278447;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278454;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278461;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278468;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278475;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278482;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278489;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278496;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278503;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278510;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278517;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278524;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278531;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278538;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278545;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278552;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278559;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278566;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278573;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278580;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278587;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278594;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278601;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278608;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278615;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278622;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278629;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278636;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278643;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278650;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278657;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278664;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278671;
      8'd89:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278678;
      8'd90:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278685;
      8'd91:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278692;
      8'd92:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278699;
      8'd93:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278706;
      8'd94:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278713;
      8'd95:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10151 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[767:760];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278279;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278286;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278293;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278300;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278307;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278314;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278321;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278328;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278335;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278342;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278349;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278356;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278363;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278370;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278377;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278384;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278391;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278398;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278405;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278412;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278419;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278426;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278433;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278440;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278447;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278454;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278461;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278468;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278475;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278482;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278489;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278496;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278503;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278510;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278517;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278524;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278531;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278538;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278545;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278552;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278559;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278566;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278573;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278580;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278587;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278594;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278601;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278608;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278615;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278622;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278629;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278636;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278643;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278650;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278657;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278664;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278671;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278678;
      8'd89:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278685;
      8'd90:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278692;
      8'd91:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278699;
      8'd92:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278706;
      8'd93:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278713;
      8'd94:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10217 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[759:752];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278279;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278286;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278293;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278300;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278307;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278314;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278321;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278328;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278335;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278342;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278349;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278356;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278363;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278370;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278377;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278384;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278391;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278398;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278405;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278412;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278419;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278426;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278433;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278440;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278447;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278454;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278461;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278468;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278475;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278482;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278489;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278496;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278503;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278510;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278517;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278524;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278531;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278538;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278545;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278552;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278559;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278566;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278573;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278580;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278587;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278594;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278601;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278608;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278615;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278622;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278629;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278636;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278643;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278650;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278657;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278664;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278671;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278678;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278685;
      8'd89:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278692;
      8'd90:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278699;
      8'd91:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278706;
      8'd92:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278713;
      8'd93:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10284 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[751:744];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278279;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278286;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278293;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278300;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278307;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278314;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278321;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278328;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278335;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278342;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278349;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278356;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278363;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278370;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278377;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278384;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278391;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278398;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278405;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278412;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278419;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278426;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278433;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278440;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278447;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278454;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278461;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278468;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278475;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278482;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278489;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278496;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278503;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278510;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278517;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278524;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278531;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278538;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278545;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278552;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278559;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278566;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278573;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278580;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278587;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278594;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278601;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278608;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278615;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278622;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278629;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278636;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278643;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278650;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278657;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278664;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278671;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278678;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278685;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278692;
      8'd89:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278699;
      8'd90:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278706;
      8'd91:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278713;
      8'd92:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10350 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[743:736];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278279;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278286;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278293;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278300;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278307;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278314;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278321;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278328;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278335;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278342;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278349;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278356;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278363;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278370;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278377;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278384;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278391;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278398;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278405;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278412;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278419;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278426;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278433;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278440;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278447;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278454;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278461;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278468;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278475;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278482;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278489;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278496;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278503;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278510;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278517;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278524;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278531;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278538;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278545;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278552;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278559;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278566;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278573;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278580;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278587;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278594;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278601;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278608;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278615;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278622;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278629;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278636;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278643;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278650;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278657;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278664;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278671;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278678;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278685;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278692;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278699;
      8'd89:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278706;
      8'd90:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278713;
      8'd91:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10417 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[735:728];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278279;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278286;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278293;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278300;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278307;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278314;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278321;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278328;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278335;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278342;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278349;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278356;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278363;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278370;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278377;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278384;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278391;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278398;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278405;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278412;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278419;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278426;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278433;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278440;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278447;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278454;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278461;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278468;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278475;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278482;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278489;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278496;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278503;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278510;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278517;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278524;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278531;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278538;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278545;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278552;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278559;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278566;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278573;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278580;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278587;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278594;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278601;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278608;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278615;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278622;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278629;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278636;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278643;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278650;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278657;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278664;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278671;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278678;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278685;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278692;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278699;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278706;
      8'd89:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278713;
      8'd90:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10483 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[727:720];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278279;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278286;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278293;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278300;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278307;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278314;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278321;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278328;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278335;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278342;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278349;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278356;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278363;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278370;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278377;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278384;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278391;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278398;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278405;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278412;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278419;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278426;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278433;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278440;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278447;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278454;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278461;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278468;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278475;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278482;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278489;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278496;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278503;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278510;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278517;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278524;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278531;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278538;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278545;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278552;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278559;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278566;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278573;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278580;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278587;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278594;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278601;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278608;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278615;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278622;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278629;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278636;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278643;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278650;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278657;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278664;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278671;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278678;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278685;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278692;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278699;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278706;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278713;
      8'd89:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10550 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[719:712];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278279;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278286;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278293;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278300;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278307;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278314;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278321;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278328;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278335;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278342;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278349;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278356;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278363;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278370;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278377;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278384;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278391;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278398;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278405;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278412;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278419;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278426;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278433;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278440;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278447;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278454;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278461;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278468;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278475;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278482;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278489;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278496;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278503;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278510;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278517;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278524;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278531;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278538;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278545;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278552;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278559;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278566;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278573;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278580;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278587;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278594;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278601;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278608;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278615;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278622;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278629;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278636;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278643;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278650;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278657;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278664;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278671;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278678;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278685;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278692;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278699;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278706;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278713;
      8'd88:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10616 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[711:704];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278279;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278286;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278293;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278300;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278307;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278314;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278321;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278328;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278335;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278342;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278349;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278356;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278363;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278370;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278377;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278384;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278391;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278398;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278405;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278412;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278419;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278426;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278433;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278440;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278447;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278454;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278461;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278468;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278475;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278482;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278489;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278496;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278503;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278510;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278517;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278524;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278531;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278538;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278545;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278552;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278559;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278566;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278573;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278580;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278587;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278594;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278601;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278608;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278615;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278622;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278629;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278636;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278643;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278650;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278657;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278664;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278671;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278678;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278685;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278692;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278699;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278706;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278713;
      8'd87:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10683 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[703:696];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278279;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278286;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278293;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278300;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278307;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278314;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278321;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278328;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278335;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278342;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278349;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278356;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278363;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278370;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278377;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278384;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278391;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278398;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278405;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278412;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278419;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278426;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278433;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278440;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278447;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278454;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278461;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278468;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278475;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278482;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278489;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278496;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278503;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278510;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278517;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278524;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278531;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278538;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278545;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278552;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278559;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278566;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278573;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278580;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278587;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278594;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278601;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278608;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278615;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278622;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278629;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278636;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278643;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278650;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278657;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278664;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278671;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278678;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278685;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278692;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278699;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278706;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278713;
      8'd86:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10749 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[695:688];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278279;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278286;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278293;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278300;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278307;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278314;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278321;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278328;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278335;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278342;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278349;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278356;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278363;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278370;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278377;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278384;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278391;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278398;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278405;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278412;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278419;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278426;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278433;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278440;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278447;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278454;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278461;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278468;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278475;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278482;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278489;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278496;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278503;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278510;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278517;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278524;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278531;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278538;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278545;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278552;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278559;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278566;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278573;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278580;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278587;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278594;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278601;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278608;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278615;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278622;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278629;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278636;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278643;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278650;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278657;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278664;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278671;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278678;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278685;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278692;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278699;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278706;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278713;
      8'd85:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10816 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[687:680];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278279;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278286;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278293;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278300;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278307;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278314;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278321;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278328;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278335;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278342;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278349;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278356;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278363;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278370;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278377;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278384;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278391;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278398;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278405;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278412;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278419;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278426;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278433;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278440;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278447;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278454;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278461;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278468;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278475;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278482;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278489;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278496;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278503;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278510;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278517;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278524;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278531;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278538;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278545;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278552;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278559;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278566;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278573;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278580;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278587;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278594;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278601;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278608;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278615;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278622;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278629;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278636;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278643;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278650;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278657;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278664;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278671;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278678;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278685;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278692;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278699;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278706;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278713;
      8'd84:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10882 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[679:672];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278279;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278286;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278293;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278300;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278307;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278314;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278321;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278328;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278335;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278342;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278349;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278356;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278363;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278370;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278377;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278384;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278391;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278398;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278405;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278412;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278419;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278426;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278433;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278440;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278447;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278454;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278461;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278468;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278475;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278482;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278489;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278496;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278503;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278510;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278517;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278524;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278531;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278538;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278545;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278552;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278559;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278566;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278573;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278580;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278587;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278594;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278601;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278608;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278615;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278622;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278629;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278636;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278643;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278650;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278657;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278664;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278671;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278678;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278685;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278692;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278699;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278706;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278713;
      8'd83:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d10949 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[671:664];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278279;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278286;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278293;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278300;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278307;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278314;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278321;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278328;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278335;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278342;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278349;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278356;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278363;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278370;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278377;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278384;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278391;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278398;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278405;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278412;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278419;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278426;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278433;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278440;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278447;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278454;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278461;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278468;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278475;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278482;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278489;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278496;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278503;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278510;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278517;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278524;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278531;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278538;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278545;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278552;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278559;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278566;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278573;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278580;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278587;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278594;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278601;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278608;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278615;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278622;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278629;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278636;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278643;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278650;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278657;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278664;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278671;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278678;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278685;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278692;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278699;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278706;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278713;
      8'd82:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11015 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[663:656];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278279;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278286;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278293;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278300;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278307;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278314;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278321;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278328;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278335;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278342;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278349;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278356;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278363;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278370;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278377;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278384;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278391;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278398;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278405;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278412;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278419;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278426;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278433;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278440;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278447;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278454;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278461;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278468;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278475;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278482;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278489;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278496;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278503;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278510;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278517;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278524;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278531;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278538;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278545;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278552;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278559;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278566;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278573;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278580;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278587;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278594;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278601;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278608;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278615;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278622;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278629;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278636;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278643;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278650;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278657;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278664;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278671;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278678;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278685;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278692;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278699;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278706;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278713;
      8'd81:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11082 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[655:648];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278279;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278286;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278293;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278300;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278307;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278314;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278321;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278328;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278335;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278342;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278349;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278356;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278363;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278370;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278377;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278384;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278391;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278398;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278405;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278412;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278419;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278426;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278433;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278440;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278447;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278454;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278461;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278468;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278475;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278482;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278489;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278496;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278503;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278510;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278517;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278524;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278531;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278538;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278545;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278552;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278559;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278566;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278573;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278580;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278587;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278594;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278601;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278608;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278615;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278622;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278629;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278636;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278643;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278650;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278657;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278664;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278671;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278678;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278685;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278692;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278699;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278706;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278713;
      8'd80:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11148 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[647:640];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278279;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278286;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278293;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278300;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278307;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278314;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278321;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278328;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278335;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278342;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278349;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278356;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278363;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278370;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278377;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278384;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278391;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278398;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278405;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278412;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278419;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278426;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278433;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278440;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278447;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278454;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278461;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278468;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278475;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278482;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278489;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278496;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278503;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278510;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278517;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278524;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278531;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278538;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278545;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278552;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278559;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278566;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278573;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278580;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278587;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278594;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278601;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278608;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278615;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278622;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278629;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278636;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278643;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278650;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278657;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278664;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278671;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278678;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278685;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278692;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278699;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278706;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278713;
      8'd79:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11215 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[639:632];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278279;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278286;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278293;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278300;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278307;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278314;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278321;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278328;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278335;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278342;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278349;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278356;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278363;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278370;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278377;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278384;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278391;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278398;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278405;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278412;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278419;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278426;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278433;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278440;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278447;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278454;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278461;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278468;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278475;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278482;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278489;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278496;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278503;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278510;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278517;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278524;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278531;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278538;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278545;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278552;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278559;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278566;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278573;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278580;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278587;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278594;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278601;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278608;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278615;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278622;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278629;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278636;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278643;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278650;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278657;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278664;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278671;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278678;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278685;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278692;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278699;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278706;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278713;
      8'd78:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11281 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[631:624];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278279;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278286;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278293;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278300;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278307;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278314;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278321;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278328;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278335;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278342;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278349;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278356;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278363;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278370;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278377;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278384;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278391;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278398;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278405;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278412;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278419;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278426;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278433;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278440;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278447;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278454;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278461;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278468;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278475;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278482;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278489;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278496;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278503;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278510;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278517;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278524;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278531;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278538;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278545;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278552;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278559;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278566;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278573;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278580;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278587;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278594;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278601;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278608;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278615;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278622;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278629;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278636;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278643;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278650;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278657;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278664;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278671;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278678;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278685;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278692;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278699;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278706;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278713;
      8'd77:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11348 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[623:616];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278279;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278286;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278293;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278300;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278307;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278314;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278321;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278328;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278335;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278342;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278349;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278356;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278363;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278370;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278377;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278384;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278391;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278398;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278405;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278412;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278419;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278426;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278433;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278440;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278447;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278454;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278461;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278468;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278475;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278482;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278489;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278496;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278503;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278510;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278517;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278524;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278531;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278538;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278545;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278552;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278559;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278566;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278573;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278580;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278587;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278594;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278601;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278608;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278615;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278622;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278629;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278636;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278643;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278650;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278657;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278664;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278671;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278678;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278685;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278692;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278699;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278706;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278713;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11481 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[607:600];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278279;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278286;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278293;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278300;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278307;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278314;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278321;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278328;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278335;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278342;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278349;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278356;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278363;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278370;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278377;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278384;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278391;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278398;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278405;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278412;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278419;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278426;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278433;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278440;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278447;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278454;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278461;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278468;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278475;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278482;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278489;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278496;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278503;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278510;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278517;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278524;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278531;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278538;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278545;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278552;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278559;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278566;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278573;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278580;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278587;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278594;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278601;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278608;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278615;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278622;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278629;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278636;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278643;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278650;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278657;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278664;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278671;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278678;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278685;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278692;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278699;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278706;
      8'd75:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278713;
      8'd76:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11414 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[615:608];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278279;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278286;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278293;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278300;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278307;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278314;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278321;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278328;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278335;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278342;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278349;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278356;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278363;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278370;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278377;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278384;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278391;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278398;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278405;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278412;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278419;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278426;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278433;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278440;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278447;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278454;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278461;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278468;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278475;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278482;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278489;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278496;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278503;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278510;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278517;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278524;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278531;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278538;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278545;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278552;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278559;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278566;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278573;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278580;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278587;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278594;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278601;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278608;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278615;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278622;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278629;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278636;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278643;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278650;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278657;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278664;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278671;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278678;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278685;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278692;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278699;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278706;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278713;
      8'd74:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11547 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[599:592];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278279;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278286;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278293;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278300;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278307;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278314;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278321;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278328;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278335;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278342;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278349;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278356;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278363;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278370;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278377;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278384;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278391;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278398;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278405;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278412;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278419;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278426;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278433;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278440;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278447;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278454;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278461;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278468;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278475;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278482;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278489;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278496;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278503;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278510;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278517;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278524;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278531;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278538;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278545;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278552;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278559;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278566;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278573;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278580;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278587;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278594;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278601;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278608;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278615;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278622;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278629;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278636;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278643;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278650;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278657;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278664;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278671;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278678;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278685;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278692;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278699;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278706;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278713;
      8'd73:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11614 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[591:584];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278279;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278286;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278293;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278300;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278307;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278314;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278321;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278328;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278335;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278342;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278349;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278356;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278363;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278370;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278377;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278384;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278391;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278398;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278405;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278412;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278419;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278426;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278433;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278440;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278447;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278454;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278461;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278468;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278475;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278482;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278489;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278496;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278503;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278510;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278517;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278524;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278531;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278538;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278545;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278552;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278559;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278566;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278573;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278580;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278587;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278594;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278601;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278608;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278615;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278622;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278629;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278636;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278643;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278650;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278657;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278664;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278671;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278678;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278685;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278692;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278699;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278706;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278713;
      8'd72:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11680 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[583:576];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278279;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278286;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278293;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278300;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278307;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278314;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278321;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278328;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278335;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278342;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278349;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278356;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278363;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278370;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278377;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278384;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278391;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278398;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278405;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278412;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278419;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278426;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278433;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278440;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278447;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278454;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278461;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278468;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278475;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278482;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278489;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278496;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278503;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278510;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278517;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278524;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278531;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278538;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278545;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278552;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278559;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278566;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278573;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278580;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278587;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278594;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278601;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278608;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278615;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278622;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278629;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278636;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278643;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278650;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278657;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278664;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278671;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278678;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278685;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278692;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278699;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278706;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278713;
      8'd71:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11747 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[575:568];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278279;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278286;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278293;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278300;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278307;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278314;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278321;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278328;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278335;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278342;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278349;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278356;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278363;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278370;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278377;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278384;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278391;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278398;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278405;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278412;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278419;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278426;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278433;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278440;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278447;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278454;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278461;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278468;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278475;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278482;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278489;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278496;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278503;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278510;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278517;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278524;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278531;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278538;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278545;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278552;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278559;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278566;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278573;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278580;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278587;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278594;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278601;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278608;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278615;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278622;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278629;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278636;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278643;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278650;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278657;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278664;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278671;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278678;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278685;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278692;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278699;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278706;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278713;
      8'd70:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11813 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[567:560];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278279;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278286;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278293;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278300;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278307;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278314;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278321;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278328;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278335;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278342;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278349;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278356;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278363;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278370;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278377;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278384;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278391;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278398;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278405;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278412;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278419;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278426;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278433;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278440;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278447;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278454;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278461;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278468;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278475;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278482;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278489;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278496;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278503;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278510;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278517;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278524;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278531;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278538;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278545;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278552;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278559;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278566;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278573;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278580;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278587;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278594;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278601;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278608;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278615;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278622;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278629;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278636;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278643;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278650;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278657;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278664;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278671;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278678;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278685;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278692;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278699;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278706;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278713;
      8'd69:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11880 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[559:552];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278279;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278286;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278293;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278300;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278307;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278314;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278321;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278328;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278335;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278342;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278349;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278356;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278363;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278370;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278377;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278384;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278391;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278398;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278405;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278412;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278419;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278426;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278433;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278440;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278447;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278454;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278461;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278468;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278475;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278482;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278489;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278496;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278503;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278510;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278517;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278524;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278531;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278538;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278545;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278552;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278559;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278566;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278573;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278580;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278587;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278594;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278601;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278608;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278615;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278622;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278629;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278636;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278643;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278650;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278657;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278664;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278671;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278678;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278685;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278692;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278699;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278706;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278713;
      8'd68:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d11946 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[551:544];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278279;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278286;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278293;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278300;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278307;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278314;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278321;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278328;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278335;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278342;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278349;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278356;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278363;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278370;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278377;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278384;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278391;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278398;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278405;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278412;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278419;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278426;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278433;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278440;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278447;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278454;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278461;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278468;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278475;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278482;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278489;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278496;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278503;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278510;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278517;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278524;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278531;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278538;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278545;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278552;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278559;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278566;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278573;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278580;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278587;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278594;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278601;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278608;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278615;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278622;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278629;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278636;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278643;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278650;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278657;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278664;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278671;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278678;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278685;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278692;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278699;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278706;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278713;
      8'd67:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12013 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[543:536];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278279;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278286;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278293;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278300;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278307;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278314;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278321;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278328;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278335;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278342;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278349;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278356;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278363;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278370;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278377;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278384;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278391;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278398;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278405;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278412;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278419;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278426;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278433;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278440;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278447;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278454;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278461;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278468;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278475;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278482;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278489;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278496;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278503;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278510;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278517;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278524;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278531;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278538;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278545;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278552;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278559;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278566;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278573;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278580;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278587;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278594;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278601;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278608;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278615;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278622;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278629;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278636;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278643;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278650;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278657;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278664;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278671;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278678;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278685;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278692;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278699;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278706;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278713;
      8'd66:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12079 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[535:528];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278279;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278286;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278293;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278300;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278307;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278314;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278321;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278328;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278335;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278342;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278349;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278356;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278363;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278370;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278377;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278384;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278391;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278398;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278405;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278412;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278419;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278426;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278433;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278440;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278447;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278454;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278461;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278468;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278475;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278482;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278489;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278496;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278503;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278510;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278517;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278524;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278531;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278538;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278545;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278552;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278559;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278566;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278573;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278580;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278587;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278594;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278601;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278608;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278615;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278622;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278629;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278636;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278643;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278650;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278657;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278664;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278671;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278678;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278685;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278692;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278699;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278706;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278713;
      8'd65:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12146 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[527:520];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278279;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278286;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278293;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278300;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278307;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278314;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278321;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278328;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278335;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278342;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278349;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278356;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278363;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278370;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278377;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278384;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278391;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278398;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278405;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278412;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278419;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278426;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278433;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278440;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278447;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278454;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278461;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278468;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278475;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278482;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278489;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278496;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278503;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278510;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278517;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278524;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278531;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278538;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278545;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278552;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278559;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278566;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278573;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278580;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278587;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278594;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278601;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278608;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278615;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278622;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278629;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278636;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278643;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278650;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278657;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278664;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278671;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278678;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278685;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278692;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278699;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278706;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278713;
      8'd64:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12212 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[519:512];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or n__h278699 or n__h278706 or n__h278713 or n__h278720)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278279;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278286;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278293;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278300;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278307;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278314;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278321;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278328;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278335;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278342;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278349;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278356;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278363;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278370;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278377;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278384;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278391;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278398;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278405;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278412;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278419;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278426;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278433;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278440;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278447;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278454;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278461;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278468;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278475;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278482;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278489;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278496;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278503;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278510;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278517;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278524;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278531;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278538;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278545;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278552;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278559;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278566;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278573;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278580;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278587;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278594;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278601;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278608;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278615;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278622;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278629;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278636;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278643;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278650;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278657;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278664;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278671;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278678;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278685;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278692;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278699;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278706;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278713;
      8'd63:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
	      n__h278720;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12279 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[511:504];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or n__h278706 or n__h278713 or n__h278720 or n__h278279)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278286;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278293;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278300;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278307;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278314;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278321;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278328;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278335;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278342;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278349;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278356;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278363;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278370;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278377;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278384;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278391;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278398;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278405;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278412;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278419;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278426;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278433;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278440;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278447;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278454;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278461;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278468;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278475;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278482;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278489;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278496;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278503;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278510;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278517;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278524;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278531;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278538;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278545;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278552;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278559;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278566;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278573;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278580;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278587;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278594;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278601;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278608;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278615;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278622;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278629;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278636;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278643;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278650;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278657;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278664;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278671;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278678;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278685;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278692;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278699;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278706;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278713;
      8'd62:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278720;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
	      n__h278279;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12345 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[503:496];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or n__h278713 or n__h278720 or n__h278279 or n__h278286)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278293;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278300;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278307;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278314;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278321;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278328;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278335;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278342;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278349;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278356;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278363;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278370;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278377;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278384;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278391;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278398;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278405;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278412;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278419;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278426;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278433;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278440;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278447;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278454;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278461;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278468;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278475;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278482;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278489;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278496;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278503;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278510;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278517;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278524;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278531;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278538;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278545;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278552;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278559;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278566;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278573;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278580;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278587;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278594;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278601;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278608;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278615;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278622;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278629;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278636;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278643;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278650;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278657;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278664;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278671;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278678;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278685;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278692;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278699;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278706;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278713;
      8'd61:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278720;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278279;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
	      n__h278286;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12412 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[495:488];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or n__h278720 or n__h278279 or n__h278286 or n__h278293)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278300;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278307;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278314;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278321;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278328;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278335;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278342;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278349;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278356;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278363;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278370;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278377;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278384;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278391;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278398;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278405;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278412;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278419;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278426;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278433;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278440;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278447;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278454;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278461;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278468;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278475;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278482;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278489;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278496;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278503;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278510;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278517;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278524;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278531;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278538;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278545;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278552;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278559;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278566;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278573;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278580;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278587;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278594;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278601;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278608;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278615;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278622;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278629;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278636;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278643;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278650;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278657;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278664;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278671;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278678;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278685;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278692;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278699;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278706;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278713;
      8'd60:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278720;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278279;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278286;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
	      n__h278293;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12478 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[487:480];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or n__h278279 or n__h278286 or n__h278293 or n__h278300)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278307;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278314;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278321;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278328;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278335;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278342;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278349;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278356;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278363;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278370;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278377;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278384;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278391;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278398;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278405;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278412;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278419;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278426;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278433;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278440;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278447;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278454;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278461;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278468;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278475;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278482;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278489;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278496;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278503;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278510;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278517;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278524;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278531;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278538;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278545;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278552;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278559;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278566;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278573;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278580;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278587;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278594;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278601;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278608;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278615;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278622;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278629;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278636;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278643;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278650;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278657;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278664;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278671;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278678;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278685;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278692;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278699;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278706;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278713;
      8'd59:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278720;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278279;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278286;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278293;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
	      n__h278300;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12545 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[479:472];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or n__h278286 or n__h278293 or n__h278300 or n__h278307)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278314;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278321;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278328;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278335;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278342;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278349;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278356;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278363;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278370;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278377;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278384;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278391;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278398;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278405;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278412;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278419;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278426;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278433;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278440;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278447;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278454;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278461;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278468;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278475;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278482;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278489;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278496;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278503;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278510;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278517;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278524;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278531;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278538;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278545;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278552;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278559;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278566;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278573;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278580;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278587;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278594;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278601;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278608;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278615;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278622;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278629;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278636;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278643;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278650;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278657;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278664;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278671;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278678;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278685;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278692;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278699;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278706;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278713;
      8'd58:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278720;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278279;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278286;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278293;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278300;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
	      n__h278307;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12611 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[471:464];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or n__h278300 or n__h278307 or n__h278314 or n__h278321)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278328;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278335;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278342;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278349;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278356;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278363;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278370;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278377;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278384;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278391;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278398;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278405;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278412;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278419;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278426;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278433;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278440;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278447;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278454;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278461;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278468;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278475;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278482;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278489;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278496;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278503;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278510;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278517;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278524;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278531;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278538;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278545;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278552;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278559;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278566;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278573;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278580;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278587;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278594;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278601;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278608;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278615;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278622;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278629;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278636;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278643;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278650;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278657;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278664;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278671;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278678;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278685;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278692;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278699;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278706;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278713;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278720;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278279;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278286;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278293;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278300;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278307;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278314;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
	      n__h278321;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12744 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[455:448];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or n__h278293 or n__h278300 or n__h278307 or n__h278314)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278321;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278328;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278335;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278342;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278349;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278356;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278363;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278370;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278377;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278384;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278391;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278398;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278405;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278412;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278419;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278426;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278433;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278440;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278447;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278454;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278461;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278468;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278475;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278482;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278489;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278496;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278503;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278510;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278517;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278524;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278531;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278538;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278545;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278552;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278559;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278566;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278573;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278580;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278587;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278594;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278601;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278608;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278615;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278622;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278629;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278636;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278643;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278650;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278657;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278664;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278671;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278678;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278685;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278692;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278699;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278706;
      8'd56:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278713;
      8'd57:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278720;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278279;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278286;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278293;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278300;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278307;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
	      n__h278314;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12678 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[463:456];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or n__h278307 or n__h278314 or n__h278321 or n__h278328)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278335;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278342;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278349;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278356;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278363;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278370;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278377;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278384;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278391;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278398;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278405;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278412;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278419;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278426;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278433;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278440;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278447;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278454;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278461;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278468;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278475;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278482;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278489;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278496;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278503;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278510;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278517;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278524;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278531;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278538;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278545;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278552;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278559;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278566;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278573;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278580;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278587;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278594;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278601;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278608;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278615;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278622;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278629;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278636;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278643;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278650;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278657;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278664;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278671;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278678;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278685;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278692;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278699;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278706;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278713;
      8'd55:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278720;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278279;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278286;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278293;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278300;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278307;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278314;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278321;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
	      n__h278328;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12811 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[447:440];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or n__h278314 or n__h278321 or n__h278328 or n__h278335)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278342;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278349;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278356;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278363;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278370;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278377;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278384;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278391;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278398;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278405;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278412;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278419;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278426;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278433;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278440;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278447;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278454;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278461;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278468;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278475;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278482;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278489;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278496;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278503;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278510;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278517;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278524;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278531;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278538;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278545;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278552;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278559;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278566;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278573;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278580;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278587;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278594;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278601;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278608;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278615;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278622;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278629;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278636;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278643;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278650;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278657;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278664;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278671;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278678;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278685;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278692;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278699;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278706;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278713;
      8'd54:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278720;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278279;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278286;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278293;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278300;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278307;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278314;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278321;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278328;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
	      n__h278335;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12877 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[439:432];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or n__h278321 or n__h278328 or n__h278335 or n__h278342)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278349;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278356;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278363;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278370;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278377;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278384;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278391;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278398;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278405;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278412;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278419;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278426;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278433;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278440;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278447;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278454;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278461;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278468;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278475;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278482;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278489;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278496;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278503;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278510;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278517;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278524;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278531;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278538;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278545;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278552;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278559;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278566;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278573;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278580;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278587;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278594;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278601;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278608;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278615;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278622;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278629;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278636;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278643;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278650;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278657;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278664;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278671;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278678;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278685;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278692;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278699;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278706;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278713;
      8'd53:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278720;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278279;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278286;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278293;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278300;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278307;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278314;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278321;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278328;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278335;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
	      n__h278342;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d12944 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[431:424];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or n__h278328 or n__h278335 or n__h278342 or n__h278349)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278356;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278363;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278370;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278377;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278384;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278391;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278398;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278405;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278412;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278419;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278426;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278433;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278440;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278447;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278454;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278461;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278468;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278475;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278482;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278489;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278496;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278503;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278510;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278517;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278524;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278531;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278538;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278545;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278552;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278559;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278566;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278573;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278580;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278587;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278594;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278601;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278608;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278615;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278622;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278629;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278636;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278643;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278650;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278657;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278664;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278671;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278678;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278685;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278692;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278699;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278706;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278713;
      8'd52:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278720;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278279;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278286;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278293;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278300;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278307;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278314;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278321;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278328;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278335;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278342;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
	      n__h278349;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13010 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[423:416];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or n__h278335 or n__h278342 or n__h278349 or n__h278356)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278363;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278370;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278377;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278384;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278391;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278398;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278405;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278412;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278419;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278426;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278433;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278440;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278447;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278454;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278461;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278468;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278475;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278482;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278489;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278496;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278503;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278510;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278517;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278524;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278531;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278538;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278545;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278552;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278559;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278566;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278573;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278580;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278587;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278594;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278601;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278608;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278615;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278622;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278629;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278636;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278643;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278650;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278657;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278664;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278671;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278678;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278685;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278692;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278699;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278706;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278713;
      8'd51:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278720;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278279;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278286;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278293;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278300;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278307;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278314;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278321;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278328;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278335;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278342;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278349;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
	      n__h278356;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13077 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[415:408];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or n__h278342 or n__h278349 or n__h278356 or n__h278363)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278370;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278377;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278384;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278391;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278398;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278405;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278412;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278419;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278426;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278433;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278440;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278447;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278454;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278461;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278468;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278475;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278482;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278489;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278496;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278503;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278510;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278517;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278524;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278531;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278538;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278545;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278552;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278559;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278566;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278573;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278580;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278587;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278594;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278601;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278608;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278615;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278622;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278629;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278636;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278643;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278650;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278657;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278664;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278671;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278678;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278685;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278692;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278699;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278706;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278713;
      8'd50:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278720;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278279;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278286;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278293;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278300;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278307;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278314;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278321;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278328;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278335;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278342;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278349;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278356;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
	      n__h278363;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13143 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[407:400];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or n__h278349 or n__h278356 or n__h278363 or n__h278370)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278377;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278384;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278391;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278398;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278405;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278412;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278419;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278426;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278433;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278440;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278447;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278454;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278461;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278468;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278475;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278482;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278489;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278496;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278503;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278510;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278517;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278524;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278531;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278538;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278545;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278552;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278559;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278566;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278573;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278580;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278587;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278594;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278601;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278608;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278615;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278622;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278629;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278636;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278643;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278650;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278657;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278664;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278671;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278678;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278685;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278692;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278699;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278706;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278713;
      8'd49:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278720;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278279;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278286;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278293;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278300;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278307;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278314;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278321;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278328;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278335;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278342;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278349;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278356;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278363;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
	      n__h278370;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13210 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[399:392];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or n__h278356 or n__h278363 or n__h278370 or n__h278377)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278384;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278391;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278398;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278405;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278412;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278419;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278426;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278433;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278440;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278447;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278454;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278461;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278468;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278475;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278482;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278489;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278496;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278503;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278510;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278517;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278524;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278531;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278538;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278545;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278552;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278559;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278566;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278573;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278580;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278587;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278594;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278601;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278608;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278615;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278622;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278629;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278636;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278643;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278650;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278657;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278664;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278671;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278678;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278685;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278692;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278699;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278706;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278713;
      8'd48:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278720;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278279;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278286;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278293;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278300;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278307;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278314;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278321;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278328;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278335;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278342;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278349;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278356;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278363;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278370;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
	      n__h278377;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13276 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[391:384];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or n__h278363 or n__h278370 or n__h278377 or n__h278384)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278391;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278398;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278405;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278412;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278419;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278426;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278433;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278440;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278447;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278454;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278461;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278468;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278475;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278482;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278489;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278496;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278503;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278510;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278517;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278524;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278531;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278538;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278545;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278552;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278559;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278566;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278573;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278580;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278587;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278594;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278601;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278608;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278615;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278622;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278629;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278636;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278643;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278650;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278657;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278664;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278671;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278678;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278685;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278692;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278699;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278706;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278713;
      8'd47:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278720;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278279;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278286;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278293;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278300;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278307;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278314;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278321;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278328;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278335;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278342;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278349;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278356;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278363;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278370;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278377;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
	      n__h278384;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13343 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[383:376];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or n__h278370 or n__h278377 or n__h278384 or n__h278391)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278398;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278405;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278412;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278419;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278426;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278433;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278440;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278447;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278454;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278461;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278468;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278475;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278482;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278489;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278496;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278503;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278510;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278517;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278524;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278531;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278538;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278545;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278552;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278559;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278566;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278573;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278580;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278587;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278594;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278601;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278608;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278615;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278622;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278629;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278636;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278643;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278650;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278657;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278664;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278671;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278678;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278685;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278692;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278699;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278706;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278713;
      8'd46:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278720;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278279;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278286;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278293;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278300;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278307;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278314;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278321;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278328;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278335;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278342;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278349;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278356;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278363;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278370;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278377;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278384;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
	      n__h278391;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13409 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[375:368];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or n__h278377 or n__h278384 or n__h278391 or n__h278398)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278405;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278412;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278419;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278426;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278433;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278440;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278447;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278454;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278461;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278468;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278475;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278482;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278489;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278496;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278503;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278510;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278517;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278524;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278531;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278538;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278545;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278552;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278559;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278566;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278573;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278580;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278587;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278594;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278601;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278608;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278615;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278622;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278629;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278636;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278643;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278650;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278657;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278664;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278671;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278678;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278685;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278692;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278699;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278706;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278713;
      8'd45:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278720;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278279;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278286;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278293;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278300;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278307;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278314;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278321;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278328;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278335;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278342;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278349;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278356;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278363;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278370;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278377;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278384;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278391;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
	      n__h278398;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13476 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[367:360];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or n__h278384 or n__h278391 or n__h278398 or n__h278405)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278412;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278419;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278426;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278433;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278440;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278447;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278454;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278461;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278468;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278475;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278482;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278489;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278496;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278503;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278510;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278517;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278524;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278531;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278538;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278545;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278552;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278559;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278566;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278573;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278580;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278587;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278594;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278601;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278608;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278615;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278622;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278629;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278636;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278643;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278650;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278657;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278664;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278671;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278678;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278685;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278692;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278699;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278706;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278713;
      8'd44:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278720;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278279;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278286;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278293;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278300;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278307;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278314;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278321;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278328;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278335;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278342;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278349;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278356;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278363;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278370;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278377;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278384;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278391;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278398;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
	      n__h278405;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13542 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[359:352];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or n__h278391 or n__h278398 or n__h278405 or n__h278412)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278419;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278426;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278433;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278440;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278447;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278454;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278461;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278468;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278475;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278482;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278489;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278496;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278503;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278510;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278517;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278524;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278531;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278538;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278545;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278552;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278559;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278566;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278573;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278580;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278587;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278594;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278601;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278608;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278615;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278622;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278629;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278636;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278643;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278650;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278657;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278664;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278671;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278678;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278685;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278692;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278699;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278706;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278713;
      8'd43:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278720;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278279;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278286;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278293;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278300;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278307;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278314;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278321;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278328;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278335;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278342;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278349;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278356;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278363;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278370;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278377;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278384;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278391;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278398;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278405;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
	      n__h278412;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13609 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[351:344];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or n__h278398 or n__h278405 or n__h278412 or n__h278419)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278426;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278433;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278440;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278447;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278454;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278461;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278468;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278475;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278482;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278489;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278496;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278503;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278510;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278517;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278524;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278531;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278538;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278545;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278552;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278559;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278566;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278573;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278580;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278587;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278594;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278601;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278608;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278615;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278622;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278629;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278636;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278643;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278650;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278657;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278664;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278671;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278678;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278685;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278692;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278699;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278706;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278713;
      8'd42:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278720;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278279;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278286;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278293;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278300;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278307;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278314;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278321;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278328;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278335;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278342;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278349;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278356;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278363;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278370;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278377;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278384;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278391;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278398;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278405;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278412;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
	      n__h278419;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13675 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[343:336];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or n__h278405 or n__h278412 or n__h278419 or n__h278426)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278433;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278440;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278447;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278454;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278461;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278468;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278475;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278482;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278489;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278496;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278503;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278510;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278517;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278524;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278531;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278538;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278545;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278552;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278559;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278566;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278573;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278580;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278587;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278594;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278601;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278608;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278615;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278622;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278629;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278636;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278643;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278650;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278657;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278664;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278671;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278678;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278685;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278692;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278699;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278706;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278713;
      8'd41:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278720;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278279;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278286;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278293;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278300;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278307;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278314;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278321;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278328;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278335;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278342;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278349;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278356;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278363;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278370;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278377;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278384;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278391;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278398;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278405;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278412;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278419;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
	      n__h278426;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13742 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[335:328];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or n__h278412 or n__h278419 or n__h278426 or n__h278433)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278440;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278447;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278454;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278461;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278468;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278475;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278482;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278489;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278496;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278503;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278510;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278517;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278524;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278531;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278538;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278545;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278552;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278559;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278566;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278573;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278580;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278587;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278594;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278601;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278608;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278615;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278622;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278629;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278636;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278643;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278650;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278657;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278664;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278671;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278678;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278685;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278692;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278699;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278706;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278713;
      8'd40:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278720;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278279;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278286;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278293;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278300;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278307;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278314;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278321;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278328;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278335;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278342;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278349;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278356;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278363;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278370;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278377;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278384;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278391;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278398;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278405;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278412;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278419;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278426;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
	      n__h278433;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13808 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[327:320];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or n__h278419 or n__h278426 or n__h278433 or n__h278440)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278447;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278454;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278461;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278468;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278475;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278482;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278489;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278496;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278503;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278510;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278517;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278524;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278531;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278538;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278545;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278552;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278559;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278566;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278573;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278580;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278587;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278594;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278601;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278608;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278615;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278622;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278629;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278636;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278643;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278650;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278657;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278664;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278671;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278678;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278685;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278692;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278699;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278706;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278713;
      8'd39:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278720;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278279;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278286;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278293;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278300;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278307;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278314;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278321;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278328;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278335;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278342;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278349;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278356;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278363;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278370;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278377;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278384;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278391;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278398;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278405;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278412;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278419;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278426;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278433;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
	      n__h278440;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13875 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[319:312];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or n__h278426 or n__h278433 or n__h278440 or n__h278447)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278454;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278461;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278468;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278475;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278482;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278489;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278496;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278503;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278510;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278517;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278524;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278531;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278538;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278545;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278552;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278559;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278566;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278573;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278580;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278587;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278594;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278601;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278608;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278615;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278622;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278629;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278636;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278643;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278650;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278657;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278664;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278671;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278678;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278685;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278692;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278699;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278706;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278713;
      8'd38:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278720;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278279;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278286;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278293;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278300;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278307;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278314;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278321;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278328;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278335;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278342;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278349;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278356;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278363;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278370;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278377;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278384;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278391;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278398;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278405;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278412;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278419;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278426;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278433;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278440;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
	      n__h278447;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d13941 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[311:304];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or n__h278440 or n__h278447 or n__h278454 or n__h278461)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278468;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278475;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278482;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278489;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278496;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278503;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278510;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278517;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278524;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278531;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278538;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278545;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278552;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278559;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278566;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278573;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278580;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278587;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278594;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278601;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278608;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278615;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278622;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278629;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278636;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278643;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278650;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278657;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278664;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278671;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278678;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278685;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278692;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278699;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278706;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278713;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278720;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278279;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278286;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278293;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278300;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278307;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278314;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278321;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278328;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278335;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278342;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278349;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278356;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278363;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278370;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278377;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278384;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278391;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278398;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278405;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278412;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278419;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278426;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278433;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278440;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278447;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278454;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
	      n__h278461;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14074 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[295:288];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or n__h278433 or n__h278440 or n__h278447 or n__h278454)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278461;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278468;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278475;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278482;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278489;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278496;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278503;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278510;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278517;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278524;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278531;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278538;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278545;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278552;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278559;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278566;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278573;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278580;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278587;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278594;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278601;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278608;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278615;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278622;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278629;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278636;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278643;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278650;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278657;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278664;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278671;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278678;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278685;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278692;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278699;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278706;
      8'd36:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278713;
      8'd37:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278720;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278279;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278286;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278293;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278300;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278307;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278314;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278321;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278328;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278335;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278342;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278349;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278356;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278363;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278370;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278377;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278384;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278391;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278398;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278405;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278412;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278419;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278426;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278433;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278440;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278447;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
	      n__h278454;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14008 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[303:296];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or n__h278447 or n__h278454 or n__h278461 or n__h278468)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278475;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278482;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278489;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278496;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278503;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278510;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278517;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278524;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278531;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278538;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278545;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278552;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278559;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278566;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278573;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278580;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278587;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278594;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278601;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278608;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278615;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278622;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278629;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278636;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278643;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278650;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278657;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278664;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278671;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278678;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278685;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278692;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278699;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278706;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278713;
      8'd35:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278720;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278279;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278286;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278293;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278300;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278307;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278314;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278321;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278328;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278335;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278342;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278349;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278356;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278363;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278370;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278377;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278384;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278391;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278398;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278405;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278412;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278419;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278426;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278433;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278440;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278447;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278454;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278461;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
	      n__h278468;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14141 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[287:280];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or n__h278454 or n__h278461 or n__h278468 or n__h278475)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278482;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278489;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278496;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278503;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278510;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278517;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278524;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278531;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278538;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278545;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278552;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278559;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278566;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278573;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278580;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278587;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278594;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278601;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278608;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278615;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278622;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278629;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278636;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278643;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278650;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278657;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278664;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278671;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278678;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278685;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278692;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278699;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278706;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278713;
      8'd34:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278720;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278279;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278286;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278293;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278300;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278307;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278314;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278321;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278328;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278335;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278342;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278349;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278356;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278363;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278370;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278377;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278384;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278391;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278398;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278405;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278412;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278419;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278426;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278433;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278440;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278447;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278454;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278461;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278468;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
	      n__h278475;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14207 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[279:272];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or n__h278461 or n__h278468 or n__h278475 or n__h278482)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278489;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278496;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278503;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278510;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278517;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278524;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278531;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278538;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278545;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278552;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278559;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278566;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278573;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278580;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278587;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278594;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278601;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278608;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278615;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278622;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278629;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278636;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278643;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278650;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278657;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278664;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278671;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278678;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278685;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278692;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278699;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278706;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278713;
      8'd33:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278720;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278279;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278286;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278293;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278300;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278307;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278314;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278321;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278328;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278335;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278342;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278349;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278356;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278363;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278370;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278377;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278384;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278391;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278398;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278405;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278412;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278419;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278426;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278433;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278440;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278447;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278454;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278461;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278468;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278475;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
	      n__h278482;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14274 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[271:264];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or n__h278468 or n__h278475 or n__h278482 or n__h278489)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278496;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278503;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278510;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278517;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278524;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278531;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278538;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278545;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278552;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278559;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278566;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278573;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278580;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278587;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278594;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278601;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278608;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278615;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278622;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278629;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278636;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278643;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278650;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278657;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278664;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278671;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278678;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278685;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278692;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278699;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278706;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278713;
      8'd32:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278720;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278279;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278286;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278293;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278300;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278307;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278314;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278321;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278328;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278335;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278342;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278349;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278356;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278363;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278370;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278377;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278384;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278391;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278398;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278405;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278412;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278419;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278426;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278433;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278440;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278447;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278454;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278461;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278468;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278475;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278482;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
	      n__h278489;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14340 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[263:256];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or n__h278475 or n__h278482 or n__h278489 or n__h278496)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278503;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278510;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278517;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278524;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278531;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278538;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278545;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278552;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278559;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278566;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278573;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278580;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278587;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278594;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278601;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278608;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278615;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278622;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278629;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278636;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278643;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278650;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278657;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278664;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278671;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278678;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278685;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278692;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278699;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278706;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278713;
      8'd31:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278720;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278279;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278286;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278293;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278300;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278307;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278314;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278321;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278328;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278335;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278342;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278349;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278356;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278363;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278370;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278377;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278384;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278391;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278398;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278405;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278412;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278419;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278426;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278433;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278440;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278447;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278454;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278461;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278468;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278475;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278482;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278489;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
	      n__h278496;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14407 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[255:248];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or n__h278482 or n__h278489 or n__h278496 or n__h278503)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278510;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278517;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278524;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278531;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278538;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278545;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278552;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278559;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278566;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278573;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278580;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278587;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278594;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278601;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278608;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278615;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278622;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278629;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278636;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278643;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278650;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278657;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278664;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278671;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278678;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278685;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278692;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278699;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278706;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278713;
      8'd30:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278720;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278279;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278286;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278293;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278300;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278307;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278314;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278321;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278328;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278335;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278342;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278349;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278356;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278363;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278370;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278377;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278384;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278391;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278398;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278405;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278412;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278419;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278426;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278433;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278440;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278447;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278454;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278461;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278468;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278475;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278482;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278489;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278496;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
	      n__h278503;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14473 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[247:240];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or n__h278489 or n__h278496 or n__h278503 or n__h278510)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278517;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278524;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278531;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278538;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278545;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278552;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278559;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278566;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278573;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278580;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278587;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278594;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278601;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278608;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278615;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278622;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278629;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278636;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278643;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278650;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278657;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278664;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278671;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278678;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278685;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278692;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278699;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278706;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278713;
      8'd29:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278720;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278279;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278286;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278293;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278300;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278307;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278314;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278321;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278328;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278335;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278342;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278349;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278356;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278363;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278370;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278377;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278384;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278391;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278398;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278405;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278412;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278419;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278426;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278433;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278440;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278447;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278454;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278461;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278468;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278475;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278482;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278489;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278496;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278503;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
	      n__h278510;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14540 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[239:232];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or n__h278503 or n__h278510 or n__h278517 or n__h278524)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278531;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278538;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278545;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278552;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278559;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278566;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278573;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278580;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278587;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278594;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278601;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278608;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278615;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278622;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278629;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278636;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278643;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278650;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278657;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278664;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278671;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278678;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278685;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278692;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278699;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278706;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278713;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278720;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278279;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278286;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278293;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278300;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278307;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278314;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278321;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278328;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278335;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278342;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278349;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278356;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278363;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278370;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278377;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278384;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278391;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278398;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278405;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278412;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278419;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278426;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278433;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278440;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278447;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278454;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278461;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278468;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278475;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278482;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278489;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278496;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278503;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278510;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278517;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
	      n__h278524;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14673 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[223:216];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or n__h278496 or n__h278503 or n__h278510 or n__h278517)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278524;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278531;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278538;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278545;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278552;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278559;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278566;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278573;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278580;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278587;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278594;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278601;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278608;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278615;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278622;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278629;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278636;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278643;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278650;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278657;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278664;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278671;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278678;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278685;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278692;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278699;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278706;
      8'd27:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278713;
      8'd28:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278720;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278279;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278286;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278293;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278300;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278307;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278314;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278321;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278328;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278335;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278342;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278349;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278356;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278363;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278370;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278377;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278384;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278391;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278398;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278405;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278412;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278419;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278426;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278433;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278440;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278447;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278454;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278461;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278468;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278475;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278482;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278489;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278496;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278503;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278510;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
	      n__h278517;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14606 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[231:224];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or n__h278510 or n__h278517 or n__h278524 or n__h278531)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278538;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278545;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278552;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278559;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278566;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278573;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278580;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278587;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278594;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278601;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278608;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278615;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278622;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278629;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278636;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278643;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278650;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278657;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278664;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278671;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278678;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278685;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278692;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278699;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278706;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278713;
      8'd26:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278720;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278279;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278286;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278293;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278300;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278307;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278314;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278321;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278328;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278335;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278342;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278349;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278356;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278363;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278370;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278377;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278384;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278391;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278398;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278405;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278412;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278419;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278426;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278433;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278440;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278447;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278454;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278461;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278468;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278475;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278482;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278489;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278496;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278503;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278510;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278517;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278524;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
	      n__h278531;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14739 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[215:208];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or n__h278517 or n__h278524 or n__h278531 or n__h278538)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278545;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278552;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278559;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278566;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278573;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278580;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278587;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278594;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278601;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278608;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278615;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278622;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278629;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278636;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278643;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278650;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278657;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278664;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278671;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278678;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278685;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278692;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278699;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278706;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278713;
      8'd25:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278720;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278279;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278286;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278293;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278300;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278307;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278314;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278321;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278328;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278335;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278342;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278349;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278356;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278363;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278370;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278377;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278384;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278391;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278398;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278405;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278412;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278419;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278426;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278433;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278440;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278447;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278454;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278461;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278468;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278475;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278482;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278489;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278496;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278503;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278510;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278517;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278524;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278531;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
	      n__h278538;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14806 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[207:200];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or n__h278524 or n__h278531 or n__h278538 or n__h278545)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278552;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278559;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278566;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278573;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278580;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278587;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278594;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278601;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278608;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278615;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278622;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278629;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278636;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278643;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278650;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278657;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278664;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278671;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278678;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278685;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278692;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278699;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278706;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278713;
      8'd24:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278720;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278279;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278286;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278293;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278300;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278307;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278314;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278321;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278328;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278335;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278342;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278349;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278356;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278363;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278370;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278377;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278384;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278391;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278398;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278405;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278412;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278419;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278426;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278433;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278440;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278447;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278454;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278461;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278468;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278475;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278482;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278489;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278496;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278503;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278510;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278517;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278524;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278531;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278538;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
	      n__h278545;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14872 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[199:192];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or n__h278531 or n__h278538 or n__h278545 or n__h278552)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278559;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278566;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278573;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278580;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278587;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278594;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278601;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278608;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278615;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278622;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278629;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278636;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278643;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278650;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278657;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278664;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278671;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278678;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278685;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278692;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278699;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278706;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278713;
      8'd23:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278720;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278279;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278286;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278293;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278300;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278307;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278314;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278321;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278328;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278335;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278342;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278349;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278356;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278363;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278370;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278377;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278384;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278391;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278398;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278405;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278412;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278419;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278426;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278433;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278440;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278447;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278454;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278461;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278468;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278475;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278482;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278489;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278496;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278503;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278510;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278517;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278524;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278531;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278538;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278545;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
	      n__h278552;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d14939 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[191:184];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or n__h278538 or n__h278545 or n__h278552 or n__h278559)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278566;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278573;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278580;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278587;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278594;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278601;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278608;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278615;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278622;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278629;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278636;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278643;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278650;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278657;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278664;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278671;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278678;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278685;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278692;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278699;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278706;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278713;
      8'd22:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278720;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278279;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278286;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278293;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278300;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278307;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278314;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278321;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278328;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278335;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278342;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278349;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278356;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278363;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278370;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278377;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278384;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278391;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278398;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278405;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278412;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278419;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278426;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278433;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278440;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278447;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278454;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278461;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278468;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278475;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278482;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278489;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278496;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278503;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278510;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278517;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278524;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278531;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278538;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278545;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278552;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
	      n__h278559;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15005 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[183:176];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or n__h278545 or n__h278552 or n__h278559 or n__h278566)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278573;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278580;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278587;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278594;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278601;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278608;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278615;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278622;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278629;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278636;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278643;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278650;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278657;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278664;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278671;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278678;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278685;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278692;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278699;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278706;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278713;
      8'd21:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278720;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278279;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278286;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278293;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278300;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278307;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278314;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278321;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278328;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278335;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278342;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278349;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278356;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278363;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278370;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278377;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278384;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278391;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278398;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278405;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278412;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278419;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278426;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278433;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278440;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278447;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278454;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278461;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278468;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278475;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278482;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278489;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278496;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278503;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278510;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278517;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278524;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278531;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278538;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278545;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278552;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278559;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
	      n__h278566;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15072 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[175:168];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or n__h278552 or n__h278559 or n__h278566 or n__h278573)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278580;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278587;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278594;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278601;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278608;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278615;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278622;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278629;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278636;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278643;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278650;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278657;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278664;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278671;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278678;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278685;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278692;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278699;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278706;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278713;
      8'd20:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278720;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278279;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278286;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278293;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278300;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278307;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278314;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278321;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278328;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278335;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278342;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278349;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278356;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278363;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278370;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278377;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278384;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278391;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278398;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278405;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278412;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278419;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278426;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278433;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278440;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278447;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278454;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278461;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278468;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278475;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278482;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278489;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278496;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278503;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278510;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278517;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278524;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278531;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278538;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278545;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278552;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278559;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278566;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
	      n__h278573;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15138 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[167:160];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or n__h278559 or n__h278566 or n__h278573 or n__h278580)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278587;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278594;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278601;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278608;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278615;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278622;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278629;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278636;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278643;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278650;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278657;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278664;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278671;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278678;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278685;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278692;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278699;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278706;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278713;
      8'd19:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278720;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278279;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278286;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278293;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278300;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278307;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278314;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278321;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278328;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278335;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278342;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278349;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278356;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278363;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278370;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278377;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278384;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278391;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278398;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278405;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278412;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278419;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278426;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278433;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278440;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278447;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278454;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278461;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278468;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278475;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278482;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278489;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278496;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278503;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278510;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278517;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278524;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278531;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278538;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278545;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278552;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278559;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278566;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278573;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
	      n__h278580;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15205 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[159:152];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or n__h278573 or n__h278580 or n__h278587 or n__h278594)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278601;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278608;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278615;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278622;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278629;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278636;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278643;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278650;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278657;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278664;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278671;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278678;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278685;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278692;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278699;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278706;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278713;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278720;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278279;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278286;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278293;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278300;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278307;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278314;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278321;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278328;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278335;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278342;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278349;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278356;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278363;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278370;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278377;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278384;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278391;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278398;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278405;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278412;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278419;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278426;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278433;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278440;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278447;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278454;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278461;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278468;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278475;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278482;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278489;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278496;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278503;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278510;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278517;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278524;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278531;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278538;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278545;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278552;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278559;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278566;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278573;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278580;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278587;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
	      n__h278594;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15338 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[143:136];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or n__h278566 or n__h278573 or n__h278580 or n__h278587)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278594;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278601;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278608;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278615;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278622;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278629;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278636;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278643;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278650;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278657;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278664;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278671;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278678;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278685;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278692;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278699;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278706;
      8'd17:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278713;
      8'd18:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278720;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278279;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278286;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278293;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278300;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278307;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278314;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278321;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278328;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278335;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278342;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278349;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278356;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278363;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278370;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278377;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278384;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278391;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278398;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278405;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278412;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278419;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278426;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278433;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278440;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278447;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278454;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278461;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278468;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278475;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278482;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278489;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278496;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278503;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278510;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278517;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278524;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278531;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278538;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278545;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278552;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278559;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278566;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278573;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278580;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
	      n__h278587;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15271 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[151:144];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or n__h278580 or n__h278587 or n__h278594 or n__h278601)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278608;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278615;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278622;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278629;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278636;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278643;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278650;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278657;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278664;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278671;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278678;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278685;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278692;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278699;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278706;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278713;
      8'd16:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278720;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278279;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278286;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278293;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278300;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278307;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278314;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278321;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278328;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278335;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278342;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278349;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278356;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278363;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278370;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278377;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278384;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278391;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278398;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278405;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278412;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278419;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278426;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278433;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278440;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278447;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278454;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278461;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278468;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278475;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278482;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278489;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278496;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278503;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278510;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278517;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278524;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278531;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278538;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278545;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278552;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278559;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278566;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278573;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278580;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278587;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278594;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
	      n__h278601;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15404 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[135:128];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or n__h278587 or n__h278594 or n__h278601 or n__h278608)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278615;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278622;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278629;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278636;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278643;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278650;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278657;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278664;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278671;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278678;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278685;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278692;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278699;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278706;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278713;
      8'd15:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278720;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278279;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278286;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278293;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278300;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278307;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278314;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278321;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278328;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278335;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278342;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278349;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278356;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278363;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278370;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278377;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278384;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278391;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278398;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278405;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278412;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278419;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278426;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278433;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278440;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278447;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278454;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278461;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278468;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278475;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278482;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278489;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278496;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278503;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278510;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278517;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278524;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278531;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278538;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278545;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278552;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278559;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278566;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278573;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278580;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278587;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278594;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278601;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
	      n__h278608;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15471 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[127:120];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or n__h278594 or n__h278601 or n__h278608 or n__h278615)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278622;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278629;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278636;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278643;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278650;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278657;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278664;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278671;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278678;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278685;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278692;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278699;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278706;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278713;
      8'd14:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278720;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278279;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278286;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278293;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278300;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278307;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278314;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278321;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278328;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278335;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278342;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278349;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278356;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278363;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278370;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278377;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278384;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278391;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278398;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278405;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278412;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278419;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278426;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278433;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278440;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278447;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278454;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278461;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278468;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278475;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278482;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278489;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278496;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278503;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278510;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278517;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278524;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278531;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278538;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278545;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278552;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278559;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278566;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278573;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278580;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278587;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278594;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278601;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278608;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
	      n__h278615;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15537 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[119:112];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or n__h278601 or n__h278608 or n__h278615 or n__h278622)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278629;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278636;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278643;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278650;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278657;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278664;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278671;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278678;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278685;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278692;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278699;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278706;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278713;
      8'd13:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278720;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278279;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278286;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278293;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278300;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278307;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278314;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278321;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278328;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278335;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278342;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278349;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278356;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278363;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278370;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278377;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278384;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278391;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278398;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278405;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278412;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278419;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278426;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278433;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278440;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278447;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278454;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278461;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278468;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278475;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278482;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278489;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278496;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278503;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278510;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278517;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278524;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278531;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278538;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278545;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278552;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278559;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278566;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278573;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278580;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278587;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278594;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278601;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278608;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278615;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
	      n__h278622;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15604 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[111:104];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or n__h278608 or n__h278615 or n__h278622 or n__h278629)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278636;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278643;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278650;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278657;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278664;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278671;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278678;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278685;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278692;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278699;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278706;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278713;
      8'd12:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278720;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278279;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278286;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278293;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278300;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278307;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278314;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278321;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278328;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278335;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278342;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278349;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278356;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278363;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278370;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278377;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278384;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278391;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278398;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278405;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278412;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278419;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278426;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278433;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278440;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278447;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278454;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278461;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278468;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278475;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278482;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278489;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278496;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278503;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278510;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278517;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278524;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278531;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278538;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278545;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278552;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278559;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278566;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278573;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278580;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278587;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278594;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278601;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278608;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278615;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278622;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
	      n__h278629;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15670 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[103:96];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or n__h278615 or n__h278622 or n__h278629 or n__h278636)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278643;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278650;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278657;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278664;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278671;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278678;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278685;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278692;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278699;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278706;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278713;
      8'd11:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278720;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278279;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278286;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278293;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278300;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278307;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278314;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278321;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278328;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278335;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278342;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278349;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278356;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278363;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278370;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278377;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278384;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278391;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278398;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278405;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278412;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278419;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278426;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278433;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278440;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278447;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278454;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278461;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278468;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278475;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278482;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278489;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278496;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278503;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278510;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278517;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278524;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278531;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278538;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278545;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278552;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278559;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278566;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278573;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278580;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278587;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278594;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278601;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278608;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278615;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278622;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278629;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
	      n__h278636;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15737 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[95:88];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or n__h278622 or n__h278629 or n__h278636 or n__h278643)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278650;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278657;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278664;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278671;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278678;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278685;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278692;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278699;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278706;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278713;
      8'd10:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278720;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278279;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278286;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278293;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278300;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278307;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278314;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278321;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278328;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278335;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278342;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278349;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278356;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278363;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278370;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278377;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278384;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278391;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278398;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278405;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278412;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278419;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278426;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278433;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278440;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278447;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278454;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278461;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278468;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278475;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278482;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278489;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278496;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278503;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278510;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278517;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278524;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278531;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278538;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278545;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278552;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278559;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278566;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278573;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278580;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278587;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278594;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278601;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278608;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278615;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278622;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278629;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278636;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
	      n__h278643;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15803 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[87:80];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or n__h278629 or n__h278636 or n__h278643 or n__h278650)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278657;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278664;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278671;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278678;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278685;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278692;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278699;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278706;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278713;
      8'd9:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278720;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278279;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278286;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278293;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278300;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278307;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278314;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278321;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278328;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278335;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278342;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278349;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278356;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278363;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278370;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278377;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278384;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278391;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278398;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278405;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278412;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278419;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278426;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278433;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278440;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278447;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278454;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278461;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278468;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278475;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278482;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278489;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278496;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278503;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278510;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278517;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278524;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278531;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278538;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278545;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278552;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278559;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278566;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278573;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278580;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278587;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278594;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278601;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278608;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278615;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278622;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278629;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278636;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278643;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
	      n__h278650;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15870 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[79:72];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or n__h278636 or n__h278643 or n__h278650 or n__h278657)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278664;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278671;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278678;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278685;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278692;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278699;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278706;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278713;
      8'd8:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278720;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278279;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278286;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278293;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278300;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278307;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278314;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278321;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278328;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278335;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278342;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278349;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278356;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278363;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278370;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278377;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278384;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278391;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278398;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278405;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278412;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278419;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278426;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278433;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278440;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278447;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278454;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278461;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278468;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278475;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278482;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278489;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278496;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278503;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278510;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278517;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278524;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278531;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278538;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278545;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278552;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278559;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278566;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278573;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278580;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278587;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278594;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278601;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278608;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278615;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278622;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278629;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278636;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278643;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278650;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
	      n__h278657;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d15936 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[71:64];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or n__h278643 or n__h278650 or n__h278657 or n__h278664)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278671;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278678;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278685;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278692;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278699;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278706;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278713;
      8'd7:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278720;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278279;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278286;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278293;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278300;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278307;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278314;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278321;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278328;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278335;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278342;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278349;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278356;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278363;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278370;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278377;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278384;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278391;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278398;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278405;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278412;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278419;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278426;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278433;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278440;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278447;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278454;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278461;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278468;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278475;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278482;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278489;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278496;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278503;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278510;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278517;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278524;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278531;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278538;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278545;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278552;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278559;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278566;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278573;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278580;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278587;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278594;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278601;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278608;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278615;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278622;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278629;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278636;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278643;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278650;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278657;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
	      n__h278664;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16003 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[63:56];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278678 or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or n__h278650 or n__h278657 or n__h278664 or n__h278671)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278678;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278685;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278692;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278699;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278706;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278713;
      8'd6:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278720;
      8'd199:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278279;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278286;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278293;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278300;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278307;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278314;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278321;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278328;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278335;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278342;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278349;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278356;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278363;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278370;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278377;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278384;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278391;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278398;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278405;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278412;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278419;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278426;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278433;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278440;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278447;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278454;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278461;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278468;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278475;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278482;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278489;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278496;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278503;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278510;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278517;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278524;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278531;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278538;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278545;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278552;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278559;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278566;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278573;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278580;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278587;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278594;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278601;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278608;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278615;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278622;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278629;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278636;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278643;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278650;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278657;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278664;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
	      n__h278671;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16069 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[55:48];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278685 or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or n__h278657 or n__h278664 or n__h278671 or n__h278678)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278685;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278692;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278699;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278706;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278713;
      8'd5:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278720;
      8'd198:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278279;
      8'd199:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278286;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278293;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278300;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278307;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278314;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278321;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278328;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278335;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278342;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278349;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278356;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278363;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278370;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278377;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278384;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278391;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278398;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278405;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278412;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278419;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278426;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278433;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278440;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278447;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278454;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278461;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278468;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278475;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278482;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278489;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278496;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278503;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278510;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278517;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278524;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278531;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278538;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278545;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278552;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278559;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278566;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278573;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278580;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278587;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278594;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278601;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278608;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278615;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278622;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278629;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278636;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278643;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278650;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278657;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278664;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278671;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
	      n__h278678;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16136 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[47:40];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278692 or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or n__h278664 or n__h278671 or n__h278678 or n__h278685)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278692;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278699;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278706;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278713;
      8'd4:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278720;
      8'd197:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278279;
      8'd198:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278286;
      8'd199:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278293;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278300;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278307;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278314;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278321;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278328;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278335;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278342;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278349;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278356;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278363;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278370;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278377;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278384;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278391;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278398;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278405;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278412;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278419;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278426;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278433;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278440;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278447;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278454;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278461;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278468;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278475;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278482;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278489;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278496;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278503;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278510;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278517;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278524;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278531;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278538;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278545;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278552;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278559;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278566;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278573;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278580;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278587;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278594;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278601;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278608;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278615;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278622;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278629;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278636;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278643;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278650;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278657;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278664;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278671;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278678;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
	      n__h278685;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16202 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[39:32];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278699 or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or n__h278671 or n__h278678 or n__h278685 or n__h278692)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278699;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278706;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278713;
      8'd3:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278720;
      8'd196:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278279;
      8'd197:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278286;
      8'd198:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278293;
      8'd199:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278300;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278307;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278314;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278321;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278328;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278335;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278342;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278349;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278356;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278363;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278370;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278377;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278384;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278391;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278398;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278405;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278412;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278419;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278426;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278433;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278440;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278447;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278454;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278461;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278468;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278475;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278482;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278489;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278496;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278503;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278510;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278517;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278524;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278531;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278538;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278545;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278552;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278559;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278566;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278573;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278580;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278587;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278594;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278601;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278608;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278615;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278622;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278629;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278636;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278643;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278650;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278657;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278664;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278671;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278678;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278685;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
	      n__h278692;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16269 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[31:24];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278706 or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or n__h278678 or n__h278685 or n__h278692 or n__h278699)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278706;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278713;
      8'd2:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278720;
      8'd195:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278279;
      8'd196:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278286;
      8'd197:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278293;
      8'd198:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278300;
      8'd199:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278307;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278314;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278321;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278328;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278335;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278342;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278349;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278356;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278363;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278370;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278377;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278384;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278391;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278398;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278405;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278412;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278419;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278426;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278433;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278440;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278447;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278454;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278461;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278468;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278475;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278482;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278489;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278496;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278503;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278510;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278517;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278524;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278531;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278538;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278545;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278552;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278559;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278566;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278573;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278580;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278587;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278594;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278601;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278608;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278615;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278622;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278629;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278636;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278643;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278650;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278657;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278664;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278671;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278678;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278685;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278692;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
	      n__h278699;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16335 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[23:16];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278713 or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or n__h278685 or n__h278692 or n__h278699 or n__h278706)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278713;
      8'd1:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278720;
      8'd194:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278279;
      8'd195:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278286;
      8'd196:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278293;
      8'd197:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278300;
      8'd198:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278307;
      8'd199:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278314;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278321;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278328;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278335;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278342;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278349;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278356;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278363;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278370;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278377;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278384;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278391;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278398;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278405;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278412;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278419;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278426;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278433;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278440;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278447;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278454;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278461;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278468;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278475;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278482;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278489;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278496;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278503;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278510;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278517;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278524;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278531;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278538;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278545;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278552;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278559;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278566;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278573;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278580;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278587;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278594;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278601;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278608;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278615;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278622;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278629;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278636;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278643;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278650;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278657;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278664;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278671;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278678;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278685;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278692;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278699;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
	      n__h278706;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16402 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[15:8];
    endcase
  end
  always@(x__h280781 or
	  blueDMA_readChannel_mimo_impl_buffer$port1__read or
	  n__h278720 or
	  n__h278279 or
	  n__h278286 or
	  n__h278293 or
	  n__h278300 or
	  n__h278307 or
	  n__h278314 or
	  n__h278321 or
	  n__h278328 or
	  n__h278335 or
	  n__h278342 or
	  n__h278349 or
	  n__h278356 or
	  n__h278363 or
	  n__h278370 or
	  n__h278377 or
	  n__h278384 or
	  n__h278391 or
	  n__h278398 or
	  n__h278405 or
	  n__h278412 or
	  n__h278419 or
	  n__h278426 or
	  n__h278433 or
	  n__h278440 or
	  n__h278447 or
	  n__h278454 or
	  n__h278461 or
	  n__h278468 or
	  n__h278475 or
	  n__h278482 or
	  n__h278489 or
	  n__h278496 or
	  n__h278503 or
	  n__h278510 or
	  n__h278517 or
	  n__h278524 or
	  n__h278531 or
	  n__h278538 or
	  n__h278545 or
	  n__h278552 or
	  n__h278559 or
	  n__h278566 or
	  n__h278573 or
	  n__h278580 or
	  n__h278587 or
	  n__h278594 or
	  n__h278601 or
	  n__h278608 or
	  n__h278615 or
	  n__h278622 or
	  n__h278629 or
	  n__h278636 or
	  n__h278643 or
	  n__h278650 or
	  n__h278657 or
	  n__h278664 or
	  n__h278671 or
	  n__h278678 or
	  n__h278685 or n__h278692 or n__h278699 or n__h278706 or n__h278713)
  begin
    case (x__h280781)
      8'd0:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278720;
      8'd193:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278279;
      8'd194:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278286;
      8'd195:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278293;
      8'd196:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278300;
      8'd197:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278307;
      8'd198:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278314;
      8'd199:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278321;
      8'd200:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278328;
      8'd201:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278335;
      8'd202:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278342;
      8'd203:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278349;
      8'd204:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278356;
      8'd205:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278363;
      8'd206:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278370;
      8'd207:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278377;
      8'd208:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278384;
      8'd209:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278391;
      8'd210:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278398;
      8'd211:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278405;
      8'd212:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278412;
      8'd213:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278419;
      8'd214:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278426;
      8'd215:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278433;
      8'd216:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278440;
      8'd217:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278447;
      8'd218:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278454;
      8'd219:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278461;
      8'd220:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278468;
      8'd221:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278475;
      8'd222:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278482;
      8'd223:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278489;
      8'd224:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278496;
      8'd225:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278503;
      8'd226:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278510;
      8'd227:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278517;
      8'd228:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278524;
      8'd229:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278531;
      8'd230:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278538;
      8'd231:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278545;
      8'd232:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278552;
      8'd233:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278559;
      8'd234:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278566;
      8'd235:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278573;
      8'd236:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278580;
      8'd237:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278587;
      8'd238:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278594;
      8'd239:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278601;
      8'd240:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278608;
      8'd241:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278615;
      8'd242:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278622;
      8'd243:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278629;
      8'd244:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278636;
      8'd245:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278643;
      8'd246:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278650;
      8'd247:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278657;
      8'd248:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278664;
      8'd249:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278671;
      8'd250:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278678;
      8'd251:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278685;
      8'd252:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278692;
      8'd253:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278699;
      8'd254:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278706;
      8'd255:
	  IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
	      n__h278713;
      default: IF_blueDMA_readChannel_mimo_impl_wordInCntr_po_ETC___d16468 =
		   blueDMA_readChannel_mimo_impl_buffer$port1__read[7:0];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914955 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914731;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914738;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914745;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914752;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914759;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914766;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914773;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914780;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914787;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914794;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914801;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914808;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914815;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914822;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914829;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914836;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914843;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914850;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914857;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914864;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914871;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914878;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914885;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914892;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914899;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914906;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914913;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914920;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914927;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914934;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914941;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16742 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h914955 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[1023:1016];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914962 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914731;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914738;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914745;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914752;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914759;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914766;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914773;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914780;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914787;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914794;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914801;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914808;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914815;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914822;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914829;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914836;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914843;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914850;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914857;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914864;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914871;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914878;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914885;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914892;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914899;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914906;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914913;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914920;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914927;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914934;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914941;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16779 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h914962 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[1015:1008];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914969 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914731;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914738;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914745;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914752;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914759;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914766;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914773;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914780;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914787;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914794;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914801;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914808;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914815;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914822;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914829;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914836;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914843;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914850;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914857;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914864;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914871;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914878;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914885;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914892;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914899;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914906;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914913;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914920;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914927;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914934;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914941;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16817 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h914969 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[1007:1000];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914983 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914731;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914738;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914745;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914752;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914759;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914766;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914773;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914780;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914787;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914794;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914801;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914808;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914815;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914822;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914829;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914836;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914843;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914850;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914857;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914864;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914871;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914878;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914885;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914892;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914899;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914906;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914913;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914920;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914927;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914934;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914941;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16892 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h914983 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[991:984];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914976 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914731;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914738;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914745;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914752;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914759;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914766;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914773;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914780;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914787;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914794;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914801;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914808;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914815;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914822;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914829;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914836;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914843;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914850;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914857;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914864;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914871;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914878;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914885;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914892;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914899;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914906;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914913;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914920;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914927;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914934;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914941;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16854 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h914976 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[999:992];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914990 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914731;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914738;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914745;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914752;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914759;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914766;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914773;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914780;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914787;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914794;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914801;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914808;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914815;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914822;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914829;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914836;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914843;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914850;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914857;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914864;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914871;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914878;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914885;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914892;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914899;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914906;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914913;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914920;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914927;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914934;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914941;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16929 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h914990 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[983:976];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914997 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914731;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914738;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914745;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914752;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914759;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914766;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914773;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914780;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914787;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914794;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914801;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914808;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914815;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914822;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914829;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914836;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914843;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914850;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914857;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914864;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914871;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914878;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914885;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914892;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914899;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914906;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914913;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914920;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914927;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914934;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914941;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d16967 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h914997 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[975:968];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915004 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914731;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914738;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914745;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914752;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914759;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914766;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914773;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914780;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914787;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914794;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914801;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914808;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914815;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914822;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914829;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914836;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914843;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914850;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914857;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914864;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914871;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914878;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914885;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914892;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914899;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914906;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914913;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914920;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914927;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914934;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914941;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17004 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915004 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[967:960];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915011 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914731;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914738;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914745;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914752;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914759;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914766;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914773;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914780;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914787;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914794;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914801;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914808;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914815;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914822;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914829;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914836;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914843;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914850;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914857;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914864;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914871;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914878;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914885;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914892;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914899;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914906;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914913;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914920;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914927;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914934;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914941;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17042 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915011 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[959:952];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915018 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914731;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914738;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914745;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914752;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914759;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914766;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914773;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914780;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914787;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914794;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914801;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914808;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914815;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914822;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914829;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914836;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914843;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914850;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914857;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914864;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914871;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914878;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914885;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914892;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914899;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914906;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914913;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914920;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914927;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914934;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914941;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17079 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915018 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[951:944];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915025 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914731;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914738;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914745;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914752;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914759;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914766;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914773;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914780;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914787;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914794;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914801;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914808;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914815;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914822;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914829;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914836;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914843;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914850;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914857;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914864;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914871;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914878;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914885;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914892;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914899;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914906;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914913;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914920;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914927;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914934;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914941;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17117 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915025 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[943:936];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915032 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914731;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914738;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914745;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914752;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914759;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914766;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914773;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914780;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914787;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914794;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914801;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914808;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914815;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914822;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914829;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914836;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914843;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914850;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914857;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914864;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914871;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914878;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914885;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914892;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914899;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914906;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914913;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914920;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914927;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914934;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914941;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17154 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915032 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[935:928];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915046 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914731;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914738;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914745;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914752;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914759;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914766;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914773;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914780;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914787;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914794;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914801;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914808;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914815;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914822;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914829;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914836;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914843;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914850;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914857;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914864;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914871;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914878;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914885;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914892;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914899;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914906;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914913;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914920;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914927;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914934;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914941;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17229 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915046 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[919:912];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915039 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914731;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914738;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914745;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914752;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914759;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914766;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914773;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914780;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914787;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914794;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914801;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914808;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914815;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914822;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914829;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914836;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914843;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914850;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914857;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914864;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914871;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914878;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914885;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914892;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914899;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914906;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914913;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914920;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914927;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914934;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914941;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17192 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915039 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[927:920];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915053 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914731;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914738;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914745;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914752;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914759;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914766;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914773;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914780;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914787;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914794;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914801;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914808;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914815;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914822;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914829;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914836;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914843;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914850;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914857;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914864;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914871;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914878;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914885;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914892;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914899;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914906;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914913;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914920;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914927;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914934;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914941;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17267 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915053 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[911:904];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915060 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914731;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914738;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914745;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914752;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914759;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914766;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914773;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914780;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914787;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914794;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914801;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914808;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914815;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914822;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914829;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914836;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914843;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914850;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914857;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914864;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914871;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914878;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914885;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914892;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914899;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914906;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914913;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914920;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914927;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914934;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914941;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17304 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915060 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[903:896];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915067 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914731;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914738;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914745;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914752;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914759;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914766;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914773;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914780;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914787;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914794;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914801;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914808;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914815;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914822;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914829;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914836;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914843;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914850;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914857;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914864;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914871;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914878;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914885;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914892;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914899;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914906;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914913;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914920;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914927;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914934;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914941;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17342 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915067 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[895:888];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915074 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914731;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914738;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914745;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914752;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914759;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914766;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914773;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914780;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914787;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914794;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914801;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914808;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914815;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914822;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914829;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914836;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914843;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914850;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914857;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914864;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914871;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914878;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914885;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914892;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914899;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914906;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914913;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914920;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914927;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914934;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914941;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17379 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915074 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[887:880];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915081 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914731;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914738;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914745;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914752;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914759;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914766;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914773;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914780;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914787;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914794;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914801;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914808;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914815;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914822;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914829;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914836;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914843;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914850;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914857;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914864;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914871;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914878;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914885;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914892;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914899;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914906;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914913;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914920;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914927;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914934;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914941;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17417 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915081 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[879:872];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915088 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914731;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914738;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914745;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914752;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914759;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914766;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914773;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914780;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914787;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914794;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914801;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914808;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914815;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914822;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914829;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914836;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914843;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914850;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914857;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914864;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914871;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914878;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914885;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914892;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914899;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914906;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914913;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914920;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914927;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914934;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914941;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17454 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915088 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[871:864];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915095 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914731;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914738;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914745;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914752;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914759;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914766;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914773;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914780;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914787;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914794;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914801;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914808;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914815;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914822;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914829;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914836;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914843;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914850;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914857;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914864;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914871;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914878;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914885;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914892;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914899;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914906;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914913;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914920;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914927;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914934;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914941;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17492 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915095 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[863:856];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915102 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914731;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914738;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914745;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914752;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914759;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914766;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914773;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914780;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914787;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914794;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914801;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914808;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914815;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914822;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914829;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914836;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914843;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914850;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914857;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914864;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914871;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914878;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914885;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914892;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914899;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914906;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914913;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914920;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914927;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914934;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914941;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17529 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915102 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[855:848];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915116 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914731;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914738;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914745;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914752;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914759;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914766;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914773;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914780;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914787;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914794;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914801;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914808;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914815;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914822;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914829;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914836;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914843;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914850;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914857;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914864;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914871;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914878;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914885;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914892;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914899;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914906;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914913;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914920;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914927;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914934;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914941;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17604 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915116 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[839:832];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915109 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914731;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914738;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914745;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914752;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914759;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914766;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914773;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914780;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914787;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914794;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914801;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914808;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914815;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914822;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914829;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914836;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914843;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914850;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914857;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914864;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914871;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914878;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914885;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914892;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914899;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914906;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914913;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914920;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914927;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914934;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914941;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17567 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915109 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[847:840];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915123 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914731;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914738;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914745;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914752;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914759;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914766;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914773;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914780;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914787;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914794;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914801;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914808;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914815;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914822;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914829;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914836;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914843;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914850;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914857;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914864;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914871;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914878;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914885;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914892;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914899;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914906;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914913;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914920;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914927;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914934;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914941;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17642 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915123 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[831:824];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915130 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914731;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914738;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914745;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914752;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914759;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914766;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914773;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914780;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914787;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914794;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914801;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914808;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914815;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914822;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914829;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914836;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914843;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914850;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914857;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914864;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914871;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914878;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914885;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914892;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914899;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914906;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914913;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914920;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914927;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914934;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914941;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17679 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915130 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[823:816];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915137 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914731;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914738;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914745;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914752;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914759;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914766;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914773;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914780;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914787;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914794;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914801;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914808;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914815;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914822;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914829;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914836;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914843;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914850;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914857;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914864;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914871;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914878;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914885;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914892;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914899;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914906;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914913;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914920;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914927;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914934;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914941;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17717 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915137 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[815:808];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915144 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914731;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914738;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914745;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914752;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914759;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914766;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914773;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914780;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914787;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914794;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914801;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914808;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914815;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914822;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914829;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914836;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914843;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914850;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914857;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914864;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914871;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914878;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914885;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914892;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914899;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914906;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914913;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914920;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914927;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914934;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914941;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17754 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915144 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[807:800];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915151 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914731;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914738;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914745;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914752;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914759;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914766;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914773;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914780;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914787;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914794;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914801;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914808;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914815;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914822;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914829;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914836;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914843;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914850;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914857;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914864;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914871;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914878;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914885;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914892;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914899;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914906;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914913;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914920;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914927;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914934;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914941;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17792 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915151 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[799:792];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915158 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914731;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914738;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914745;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914752;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914759;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914766;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914773;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914780;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914787;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914794;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914801;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914808;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914815;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914822;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914829;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914836;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914843;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914850;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914857;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914864;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914871;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914878;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914885;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914892;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914899;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914906;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914913;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914920;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914927;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914934;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914941;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17829 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915158 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[791:784];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915165 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914731;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914738;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914745;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914752;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914759;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914766;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914773;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914780;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914787;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914794;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914801;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914808;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914815;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914822;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914829;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914836;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914843;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914850;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914857;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914864;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914871;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914878;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914885;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914892;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914899;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914906;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914913;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914920;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914927;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914934;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914941;
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17867 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915165 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[783:776];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915172 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914731;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914738;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914745;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914752;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914759;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914766;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914773;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914780;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914787;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914794;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914801;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914808;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914815;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914822;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914829;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914836;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914843;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914850;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914857;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914864;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914871;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914878;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914885;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914892;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914899;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914906;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914913;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914920;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914927;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914934;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914941;
      7'd64:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17903 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd3) ?
		     n__h915172 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[775:768];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914955 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914731;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914738;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914745;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914752;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914759;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914766;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914773;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914780;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914787;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914794;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914801;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914808;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914815;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914822;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914829;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914836;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914843;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914850;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914857;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914864;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914871;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914878;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914885;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914892;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914899;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914906;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914913;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914920;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914927;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914934;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914941;
      7'd63:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17940 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h914955 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[767:760];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914962 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914731;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914738;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914745;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914752;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914759;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914766;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914773;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914780;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914787;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914794;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914801;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914808;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914815;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914822;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914829;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914836;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914843;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914850;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914857;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914864;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914871;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914878;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914885;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914892;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914899;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914906;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914913;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914920;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914927;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914934;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914941;
      7'd62:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d17975 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h914962 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[759:752];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914969 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914731;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914738;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914745;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914752;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914759;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914766;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914773;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914780;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914787;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914794;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914801;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914808;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914815;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914822;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914829;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914836;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914843;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914850;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914857;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914864;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914871;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914878;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914885;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914892;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914899;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914906;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914913;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914920;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914927;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914934;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914941;
      7'd61:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18011 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h914969 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[751:744];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914976 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914731;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914738;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914745;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914752;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914759;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914766;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914773;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914780;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914787;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914794;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914801;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914808;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914815;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914822;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914829;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914836;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914843;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914850;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914857;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914864;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914871;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914878;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914885;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914892;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914899;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914906;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914913;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914920;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914927;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914934;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914941;
      7'd60:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18046 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h914976 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[743:736];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914983 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914731;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914738;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914745;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914752;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914759;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914766;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914773;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914780;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914787;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914794;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914801;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914808;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914815;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914822;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914829;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914836;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914843;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914850;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914857;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914864;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914871;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914878;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914885;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914892;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914899;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914906;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914913;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914920;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914927;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914934;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914941;
      7'd59:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18082 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h914983 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[735:728];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914990 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914731;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914738;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914745;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914752;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914759;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914766;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914773;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914780;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914787;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914794;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914801;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914808;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914815;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914822;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914829;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914836;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914843;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914850;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914857;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914864;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914871;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914878;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914885;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914892;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914899;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914906;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914913;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914920;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914927;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914934;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914941;
      7'd58:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18117 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h914990 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[727:720];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914997 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914731;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914738;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914745;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914752;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914759;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914766;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914773;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914780;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914787;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914794;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914801;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914808;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914815;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914822;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914829;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914836;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914843;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914850;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914857;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914864;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914871;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914878;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914885;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914892;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914899;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914906;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914913;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914920;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914927;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914934;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914941;
      7'd57:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18153 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h914997 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[719:712];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915004 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914731;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914738;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914745;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914752;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914759;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914766;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914773;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914780;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914787;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914794;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914801;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914808;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914815;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914822;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914829;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914836;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914843;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914850;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914857;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914864;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914871;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914878;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914885;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914892;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914899;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914906;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914913;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914920;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914927;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914934;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914941;
      7'd56:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18188 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915004 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[711:704];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915011 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914731;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914738;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914745;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914752;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914759;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914766;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914773;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914780;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914787;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914794;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914801;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914808;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914815;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914822;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914829;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914836;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914843;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914850;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914857;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914864;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914871;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914878;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914885;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914892;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914899;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914906;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914913;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914920;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914927;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914934;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914941;
      7'd55:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18224 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915011 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[703:696];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915018 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914731;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914738;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914745;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914752;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914759;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914766;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914773;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914780;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914787;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914794;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914801;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914808;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914815;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914822;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914829;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914836;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914843;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914850;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914857;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914864;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914871;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914878;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914885;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914892;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914899;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914906;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914913;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914920;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914927;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914934;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914941;
      7'd54:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18259 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915018 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[695:688];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915032 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914731;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914738;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914745;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914752;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914759;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914766;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914773;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914780;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914787;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914794;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914801;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914808;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914815;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914822;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914829;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914836;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914843;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914850;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914857;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914864;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914871;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914878;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914885;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914892;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914899;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914906;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914913;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914920;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914927;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914934;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914941;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18330 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915032 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[679:672];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915025 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914731;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914738;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914745;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914752;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914759;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914766;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914773;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914780;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914787;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914794;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914801;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914808;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914815;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914822;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914829;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914836;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914843;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914850;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914857;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914864;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914871;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914878;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914885;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914892;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914899;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914906;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914913;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914920;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914927;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914934;
      7'd52:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914941;
      7'd53:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18295 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915025 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[687:680];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915039 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914731;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914738;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914745;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914752;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914759;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914766;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914773;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914780;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914787;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914794;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914801;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914808;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914815;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914822;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914829;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914836;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914843;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914850;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914857;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914864;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914871;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914878;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914885;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914892;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914899;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914906;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914913;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914920;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914927;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914934;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914941;
      7'd51:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18366 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915039 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[671:664];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915046 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914731;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914738;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914745;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914752;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914759;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914766;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914773;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914780;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914787;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914794;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914801;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914808;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914815;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914822;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914829;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914836;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914843;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914850;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914857;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914864;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914871;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914878;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914885;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914892;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914899;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914906;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914913;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914920;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914927;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914934;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914941;
      7'd50:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18401 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915046 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[663:656];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915053 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914731;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914738;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914745;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914752;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914759;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914766;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914773;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914780;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914787;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914794;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914801;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914808;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914815;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914822;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914829;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914836;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914843;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914850;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914857;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914864;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914871;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914878;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914885;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914892;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914899;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914906;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914913;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914920;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914927;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914934;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914941;
      7'd49:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18437 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915053 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[655:648];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915060 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914731;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914738;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914745;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914752;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914759;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914766;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914773;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914780;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914787;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914794;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914801;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914808;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914815;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914822;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914829;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914836;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914843;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914850;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914857;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914864;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914871;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914878;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914885;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914892;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914899;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914906;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914913;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914920;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914927;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914934;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914941;
      7'd48:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18472 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915060 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[647:640];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915067 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914731;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914738;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914745;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914752;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914759;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914766;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914773;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914780;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914787;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914794;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914801;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914808;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914815;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914822;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914829;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914836;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914843;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914850;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914857;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914864;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914871;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914878;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914885;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914892;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914899;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914906;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914913;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914920;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914927;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914934;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914941;
      7'd47:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18508 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915067 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[639:632];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915074 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914731;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914738;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914745;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914752;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914759;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914766;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914773;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914780;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914787;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914794;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914801;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914808;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914815;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914822;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914829;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914836;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914843;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914850;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914857;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914864;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914871;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914878;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914885;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914892;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914899;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914906;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914913;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914920;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914927;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914934;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914941;
      7'd46:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18543 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915074 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[631:624];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915081 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914731;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914738;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914745;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914752;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914759;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914766;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914773;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914780;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914787;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914794;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914801;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914808;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914815;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914822;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914829;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914836;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914843;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914850;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914857;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914864;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914871;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914878;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914885;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914892;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914899;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914906;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914913;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914920;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914927;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914934;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914941;
      7'd45:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18579 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915081 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[623:616];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915095 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914731;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914738;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914745;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914752;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914759;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914766;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914773;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914780;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914787;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914794;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914801;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914808;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914815;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914822;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914829;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914836;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914843;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914850;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914857;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914864;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914871;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914878;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914885;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914892;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914899;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914906;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914913;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914920;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914927;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914934;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914941;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18650 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915095 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[607:600];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915088 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914731;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914738;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914745;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914752;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914759;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914766;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914773;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914780;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914787;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914794;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914801;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914808;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914815;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914822;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914829;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914836;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914843;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914850;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914857;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914864;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914871;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914878;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914885;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914892;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914899;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914906;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914913;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914920;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914927;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914934;
      7'd43:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914941;
      7'd44:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18614 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915088 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[615:608];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915102 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914731;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914738;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914745;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914752;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914759;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914766;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914773;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914780;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914787;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914794;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914801;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914808;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914815;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914822;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914829;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914836;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914843;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914850;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914857;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914864;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914871;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914878;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914885;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914892;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914899;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914906;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914913;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914920;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914927;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914934;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914941;
      7'd42:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18685 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915102 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[599:592];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915109 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914731;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914738;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914745;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914752;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914759;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914766;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914773;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914780;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914787;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914794;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914801;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914808;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914815;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914822;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914829;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914836;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914843;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914850;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914857;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914864;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914871;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914878;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914885;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914892;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914899;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914906;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914913;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914920;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914927;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914934;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914941;
      7'd41:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18721 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915109 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[591:584];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915116 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914731;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914738;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914745;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914752;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914759;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914766;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914773;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914780;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914787;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914794;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914801;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914808;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914815;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914822;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914829;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914836;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914843;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914850;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914857;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914864;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914871;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914878;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914885;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914892;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914899;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914906;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914913;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914920;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914927;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914934;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914941;
      7'd40:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18756 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915116 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[583:576];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915123 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914731;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914738;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914745;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914752;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914759;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914766;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914773;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914780;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914787;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914794;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914801;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914808;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914815;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914822;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914829;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914836;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914843;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914850;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914857;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914864;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914871;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914878;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914885;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914892;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914899;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914906;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914913;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914920;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914927;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914934;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914941;
      7'd39:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18792 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915123 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[575:568];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915130 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914731;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914738;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914745;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914752;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914759;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914766;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914773;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914780;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914787;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914794;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914801;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914808;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914815;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914822;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914829;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914836;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914843;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914850;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914857;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914864;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914871;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914878;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914885;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914892;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914899;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914906;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914913;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914920;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914927;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914934;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914941;
      7'd38:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18827 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915130 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[567:560];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915137 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914731;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914738;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914745;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914752;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914759;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914766;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914773;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914780;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914787;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914794;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914801;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914808;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914815;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914822;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914829;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914836;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914843;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914850;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914857;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914864;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914871;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914878;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914885;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914892;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914899;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914906;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914913;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914920;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914927;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914934;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914941;
      7'd37:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18863 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915137 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[559:552];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915144 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914731;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914738;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914745;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914752;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914759;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914766;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914773;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914780;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914787;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914794;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914801;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914808;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914815;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914822;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914829;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914836;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914843;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914850;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914857;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914864;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914871;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914878;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914885;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914892;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914899;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914906;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914913;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914920;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914927;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914934;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914941;
      7'd36:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18898 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915144 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[551:544];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915151 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914731;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914738;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914745;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914752;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914759;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914766;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914773;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914780;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914787;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914794;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914801;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914808;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914815;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914822;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914829;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914836;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914843;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914850;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914857;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914864;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914871;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914878;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914885;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914892;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914899;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914906;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914913;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914920;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914927;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914934;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914941;
      7'd35:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18934 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915151 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[543:536];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915165 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914731;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914738;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914745;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914752;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914759;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914766;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914773;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914780;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914787;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914794;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914801;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914808;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914815;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914822;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914829;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914836;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914843;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914850;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914857;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914864;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914871;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914878;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914885;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914892;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914899;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914906;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914913;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914920;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914927;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914934;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914941;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19005 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915165 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[527:520];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915158 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914731;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914738;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914745;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914752;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914759;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914766;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914773;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914780;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914787;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914794;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914801;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914808;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914815;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914822;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914829;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914836;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914843;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914850;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914857;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914864;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914871;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914878;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914885;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914892;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914899;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914906;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914913;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914920;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914927;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914934;
      7'd33:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914941;
      7'd34:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d18969 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915158 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[535:528];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915172 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914731;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914738;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914745;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914752;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914759;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914766;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914773;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914780;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914787;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914794;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914801;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914808;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914815;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914822;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914829;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914836;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914843;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914850;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914857;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914864;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914871;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914878;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914885;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914892;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914899;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914906;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914913;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914920;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914927;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914934;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914941;
      7'd32:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19040 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd2) ?
		     n__h915172 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[519:512];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914955 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914731;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914738;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914745;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914752;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914759;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914766;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914773;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914780;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914787;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914794;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914801;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914808;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914815;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914822;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914829;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914836;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914843;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914850;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914857;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914864;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914871;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914878;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914885;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914892;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914899;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914906;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914913;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914920;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914927;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914934;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914941;
      7'd31:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19077 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h914955 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[511:504];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914962 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or n__h914934 or n__h914941 or n__h914948 or n__h914731)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914738;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914745;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914752;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914759;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914766;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914773;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914780;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914787;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914794;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914801;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914808;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914815;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914822;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914829;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914836;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914843;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914850;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914857;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914864;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914871;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914878;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914885;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914892;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914899;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914906;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914913;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914920;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914927;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914934;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914941;
      7'd30:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914948;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
	      n__h914731;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19112 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h914962 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[503:496];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914969 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or n__h914941 or n__h914948 or n__h914731 or n__h914738)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914745;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914752;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914759;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914766;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914773;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914780;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914787;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914794;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914801;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914808;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914815;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914822;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914829;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914836;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914843;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914850;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914857;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914864;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914871;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914878;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914885;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914892;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914899;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914906;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914913;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914920;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914927;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914934;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914941;
      7'd29:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914948;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914731;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
	      n__h914738;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19148 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h914969 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[495:488];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914976 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or n__h914948 or n__h914731 or n__h914738 or n__h914745)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914752;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914759;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914766;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914773;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914780;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914787;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914794;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914801;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914808;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914815;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914822;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914829;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914836;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914843;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914850;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914857;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914864;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914871;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914878;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914885;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914892;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914899;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914906;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914913;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914920;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914927;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914934;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914941;
      7'd28:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914948;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914731;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914738;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
	      n__h914745;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19183 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h914976 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[487:480];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914983 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or n__h914731 or n__h914738 or n__h914745 or n__h914752)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914759;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914766;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914773;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914780;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914787;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914794;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914801;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914808;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914815;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914822;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914829;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914836;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914843;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914850;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914857;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914864;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914871;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914878;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914885;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914892;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914899;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914906;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914913;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914920;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914927;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914934;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914941;
      7'd27:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914948;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914731;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914738;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914745;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
	      n__h914752;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19219 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h914983 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[479:472];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914990 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or n__h914738 or n__h914745 or n__h914752 or n__h914759)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914766;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914773;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914780;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914787;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914794;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914801;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914808;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914815;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914822;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914829;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914836;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914843;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914850;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914857;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914864;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914871;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914878;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914885;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914892;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914899;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914906;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914913;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914920;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914927;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914934;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914941;
      7'd26:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914948;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914731;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914738;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914745;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914752;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
	      n__h914759;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19254 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h914990 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[471:464];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914997 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or n__h914745 or n__h914752 or n__h914759 or n__h914766)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914773;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914780;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914787;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914794;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914801;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914808;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914815;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914822;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914829;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914836;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914843;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914850;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914857;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914864;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914871;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914878;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914885;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914892;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914899;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914906;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914913;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914920;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914927;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914934;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914941;
      7'd25:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914948;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914731;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914738;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914745;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914752;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914759;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
	      n__h914766;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19290 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h914997 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[463:456];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915004 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or n__h914752 or n__h914759 or n__h914766 or n__h914773)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914780;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914787;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914794;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914801;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914808;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914815;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914822;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914829;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914836;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914843;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914850;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914857;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914864;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914871;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914878;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914885;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914892;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914899;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914906;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914913;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914920;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914927;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914934;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914941;
      7'd24:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914948;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914731;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914738;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914745;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914752;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914759;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914766;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
	      n__h914773;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19325 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915004 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[455:448];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915011 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or n__h914759 or n__h914766 or n__h914773 or n__h914780)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914787;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914794;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914801;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914808;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914815;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914822;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914829;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914836;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914843;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914850;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914857;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914864;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914871;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914878;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914885;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914892;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914899;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914906;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914913;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914920;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914927;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914934;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914941;
      7'd23:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914948;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914731;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914738;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914745;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914752;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914759;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914766;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914773;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
	      n__h914780;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19361 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915011 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[447:440];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915018 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or n__h914766 or n__h914773 or n__h914780 or n__h914787)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914794;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914801;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914808;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914815;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914822;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914829;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914836;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914843;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914850;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914857;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914864;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914871;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914878;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914885;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914892;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914899;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914906;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914913;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914920;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914927;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914934;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914941;
      7'd22:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914948;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914731;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914738;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914745;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914752;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914759;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914766;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914773;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914780;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
	      n__h914787;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19396 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915018 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[439:432];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915025 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or n__h914773 or n__h914780 or n__h914787 or n__h914794)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914801;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914808;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914815;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914822;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914829;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914836;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914843;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914850;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914857;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914864;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914871;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914878;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914885;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914892;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914899;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914906;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914913;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914920;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914927;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914934;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914941;
      7'd21:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914948;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914731;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914738;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914745;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914752;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914759;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914766;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914773;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914780;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914787;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
	      n__h914794;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19432 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915025 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[431:424];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915032 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or n__h914780 or n__h914787 or n__h914794 or n__h914801)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914808;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914815;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914822;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914829;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914836;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914843;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914850;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914857;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914864;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914871;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914878;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914885;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914892;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914899;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914906;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914913;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914920;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914927;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914934;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914941;
      7'd20:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914948;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914731;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914738;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914745;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914752;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914759;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914766;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914773;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914780;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914787;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914794;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
	      n__h914801;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19467 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915032 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[423:416];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915039 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or n__h914787 or n__h914794 or n__h914801 or n__h914808)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914815;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914822;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914829;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914836;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914843;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914850;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914857;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914864;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914871;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914878;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914885;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914892;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914899;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914906;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914913;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914920;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914927;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914934;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914941;
      7'd19:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914948;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914731;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914738;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914745;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914752;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914759;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914766;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914773;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914780;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914787;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914794;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914801;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
	      n__h914808;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19503 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915039 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[415:408];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915046 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or n__h914794 or n__h914801 or n__h914808 or n__h914815)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914822;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914829;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914836;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914843;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914850;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914857;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914864;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914871;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914878;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914885;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914892;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914899;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914906;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914913;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914920;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914927;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914934;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914941;
      7'd18:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914948;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914731;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914738;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914745;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914752;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914759;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914766;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914773;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914780;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914787;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914794;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914801;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914808;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
	      n__h914815;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19538 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915046 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[407:400];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915053 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or n__h914801 or n__h914808 or n__h914815 or n__h914822)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914829;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914836;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914843;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914850;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914857;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914864;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914871;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914878;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914885;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914892;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914899;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914906;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914913;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914920;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914927;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914934;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914941;
      7'd17:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914948;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914731;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914738;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914745;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914752;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914759;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914766;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914773;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914780;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914787;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914794;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914801;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914808;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914815;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
	      n__h914822;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19574 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915053 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[399:392];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915060 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or n__h914808 or n__h914815 or n__h914822 or n__h914829)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914836;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914843;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914850;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914857;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914864;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914871;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914878;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914885;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914892;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914899;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914906;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914913;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914920;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914927;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914934;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914941;
      7'd16:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914948;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914731;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914738;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914745;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914752;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914759;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914766;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914773;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914780;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914787;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914794;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914801;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914808;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914815;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914822;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
	      n__h914829;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19609 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915060 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[391:384];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915074 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or n__h914822 or n__h914829 or n__h914836 or n__h914843)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914850;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914857;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914864;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914871;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914878;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914885;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914892;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914899;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914906;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914913;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914920;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914927;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914934;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914941;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914948;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914731;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914738;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914745;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914752;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914759;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914766;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914773;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914780;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914787;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914794;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914801;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914808;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914815;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914822;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914829;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914836;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
	      n__h914843;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19680 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915074 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[375:368];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915067 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or n__h914815 or n__h914822 or n__h914829 or n__h914836)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914843;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914850;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914857;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914864;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914871;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914878;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914885;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914892;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914899;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914906;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914913;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914920;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914927;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914934;
      7'd14:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914941;
      7'd15:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914948;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914731;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914738;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914745;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914752;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914759;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914766;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914773;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914780;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914787;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914794;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914801;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914808;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914815;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914822;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914829;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
	      n__h914836;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19645 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915067 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[383:376];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915081 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or n__h914829 or n__h914836 or n__h914843 or n__h914850)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914857;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914864;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914871;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914878;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914885;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914892;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914899;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914906;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914913;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914920;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914927;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914934;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914941;
      7'd13:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914948;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914731;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914738;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914745;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914752;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914759;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914766;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914773;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914780;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914787;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914794;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914801;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914808;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914815;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914822;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914829;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914836;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914843;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
	      n__h914850;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19716 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915081 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[367:360];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915088 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or n__h914836 or n__h914843 or n__h914850 or n__h914857)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914864;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914871;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914878;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914885;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914892;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914899;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914906;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914913;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914920;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914927;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914934;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914941;
      7'd12:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914948;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914731;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914738;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914745;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914752;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914759;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914766;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914773;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914780;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914787;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914794;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914801;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914808;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914815;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914822;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914829;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914836;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914843;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914850;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
	      n__h914857;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19751 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915088 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[359:352];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915095 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or n__h914843 or n__h914850 or n__h914857 or n__h914864)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914871;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914878;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914885;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914892;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914899;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914906;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914913;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914920;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914927;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914934;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914941;
      7'd11:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914948;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914731;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914738;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914745;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914752;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914759;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914766;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914773;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914780;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914787;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914794;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914801;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914808;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914815;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914822;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914829;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914836;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914843;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914850;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914857;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
	      n__h914864;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19787 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915095 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[351:344];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915102 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or n__h914850 or n__h914857 or n__h914864 or n__h914871)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914878;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914885;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914892;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914899;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914906;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914913;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914920;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914927;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914934;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914941;
      7'd10:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914948;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914731;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914738;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914745;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914752;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914759;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914766;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914773;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914780;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914787;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914794;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914801;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914808;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914815;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914822;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914829;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914836;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914843;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914850;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914857;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914864;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
	      n__h914871;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19822 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915102 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[343:336];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915109 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or n__h914857 or n__h914864 or n__h914871 or n__h914878)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914885;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914892;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914899;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914906;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914913;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914920;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914927;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914934;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914941;
      7'd9:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914948;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914731;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914738;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914745;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914752;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914759;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914766;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914773;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914780;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914787;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914794;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914801;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914808;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914815;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914822;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914829;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914836;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914843;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914850;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914857;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914864;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914871;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
	      n__h914878;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19858 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915109 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[335:328];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915116 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or n__h914864 or n__h914871 or n__h914878 or n__h914885)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914892;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914899;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914906;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914913;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914920;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914927;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914934;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914941;
      7'd8:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914948;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914731;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914738;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914745;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914752;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914759;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914766;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914773;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914780;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914787;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914794;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914801;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914808;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914815;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914822;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914829;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914836;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914843;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914850;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914857;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914864;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914871;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914878;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
	      n__h914885;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19893 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915116 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[327:320];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915123 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or n__h914871 or n__h914878 or n__h914885 or n__h914892)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914899;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914906;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914913;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914920;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914927;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914934;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914941;
      7'd7:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914948;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914731;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914738;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914745;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914752;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914759;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914766;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914773;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914780;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914787;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914794;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914801;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914808;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914815;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914822;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914829;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914836;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914843;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914850;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914857;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914864;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914871;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914878;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914885;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
	      n__h914892;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19929 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915123 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[319:312];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915137 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or n__h914885 or n__h914892 or n__h914899 or n__h914906)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914913;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914920;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914927;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914934;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914941;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914948;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914731;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914738;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914745;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914752;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914759;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914766;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914773;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914780;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914787;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914794;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914801;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914808;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914815;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914822;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914829;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914836;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914843;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914850;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914857;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914864;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914871;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914878;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914885;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914892;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914899;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
	      n__h914906;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20000 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915137 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[303:296];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915130 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or n__h914878 or n__h914885 or n__h914892 or n__h914899)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914906;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914913;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914920;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914927;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914934;
      7'd5:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914941;
      7'd6:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914948;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914731;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914738;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914745;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914752;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914759;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914766;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914773;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914780;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914787;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914794;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914801;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914808;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914815;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914822;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914829;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914836;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914843;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914850;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914857;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914864;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914871;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914878;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914885;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914892;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
	      n__h914899;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d19964 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915130 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[311:304];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915144 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914920 or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or n__h914892 or n__h914899 or n__h914906 or n__h914913)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914920;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914927;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914934;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914941;
      7'd4:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914948;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914731;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914738;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914745;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914752;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914759;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914766;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914773;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914780;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914787;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914794;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914801;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914808;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914815;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914822;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914829;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914836;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914843;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914850;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914857;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914864;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914871;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914878;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914885;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914892;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914899;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914906;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
	      n__h914913;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20035 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915144 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[295:288];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915151 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914927 or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or n__h914899 or n__h914906 or n__h914913 or n__h914920)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914927;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914934;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914941;
      7'd3:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914948;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914731;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914738;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914745;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914752;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914759;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914766;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914773;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914780;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914787;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914794;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914801;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914808;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914815;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914822;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914829;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914836;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914843;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914850;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914857;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914864;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914871;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914878;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914885;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914892;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914899;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914906;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914913;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
	      n__h914920;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20071 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915151 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[287:280];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915158 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914934 or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or n__h914906 or n__h914913 or n__h914920 or n__h914927)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914934;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914941;
      7'd2:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914948;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914731;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914738;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914745;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914752;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914759;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914766;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914773;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914780;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914787;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914794;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914801;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914808;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914815;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914822;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914829;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914836;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914843;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914850;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914857;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914864;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914871;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914878;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914885;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914892;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914899;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914906;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914913;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914920;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
	      n__h914927;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20106 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915158 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[279:272];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915172 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or n__h914920 or n__h914927 or n__h914934 or n__h914941)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914948;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914731;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914738;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914745;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914752;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914759;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914766;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914773;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914780;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914787;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914794;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914801;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914808;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914815;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914822;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914829;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914836;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914843;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914850;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914857;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914864;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914871;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914878;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914885;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914892;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914899;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914906;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914913;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914920;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914927;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914934;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
	      n__h914941;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20177 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915172 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[263:256];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915165 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914941 or
	  n__h914948 or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or n__h914913 or n__h914920 or n__h914927 or n__h914934)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd0:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914941;
      7'd1:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914948;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914731;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914738;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914745;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914752;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914759;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914766;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914773;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914780;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914787;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914794;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914801;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914808;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914815;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914822;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914829;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914836;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914843;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914850;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914857;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914864;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914871;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914878;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914885;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914892;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914899;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914906;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914913;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914920;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914927;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
	      n__h914934;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20142 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd1) ?
		     n__h915165 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[271:264];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914955 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914731;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914738;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914745;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914752;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914759;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914766;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914773;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914780;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914787;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914794;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914801;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914808;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914815;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914822;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914829;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914836;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914843;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914850;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914857;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914864;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914871;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914878;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914885;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914892;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914899;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914906;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914913;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914920;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914927;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914934;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914941;
      7'd127:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20214 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h914955 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[255:248];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914962 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914731;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914738;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914745;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914752;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914759;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914766;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914773;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914780;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914787;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914794;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914801;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914808;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914815;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914822;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914829;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914836;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914843;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914850;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914857;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914864;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914871;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914878;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914885;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914892;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914899;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914906;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914913;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914920;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914927;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914934;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914941;
      7'd126:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20248 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h914962 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[247:240];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914969 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914731;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914738;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914745;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914752;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914759;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914766;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914773;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914780;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914787;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914794;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914801;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914808;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914815;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914822;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914829;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914836;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914843;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914850;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914857;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914864;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914871;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914878;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914885;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914892;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914899;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914906;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914913;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914920;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914927;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914934;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914941;
      7'd125:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20283 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h914969 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[239:232];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914976 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914731;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914738;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914745;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914752;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914759;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914766;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914773;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914780;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914787;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914794;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914801;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914808;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914815;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914822;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914829;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914836;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914843;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914850;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914857;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914864;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914871;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914878;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914885;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914892;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914899;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914906;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914913;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914920;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914927;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914934;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914941;
      7'd124:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20317 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h914976 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[231:224];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914983 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914731;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914738;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914745;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914752;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914759;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914766;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914773;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914780;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914787;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914794;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914801;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914808;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914815;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914822;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914829;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914836;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914843;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914850;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914857;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914864;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914871;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914878;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914885;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914892;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914899;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914906;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914913;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914920;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914927;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914934;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914941;
      7'd123:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20352 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h914983 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[223:216];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914990 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914731;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914738;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914745;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914752;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914759;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914766;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914773;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914780;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914787;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914794;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914801;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914808;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914815;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914822;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914829;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914836;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914843;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914850;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914857;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914864;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914871;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914878;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914885;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914892;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914899;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914906;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914913;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914920;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914927;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914934;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914941;
      7'd122:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20386 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h914990 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[215:208];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h914997 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914731;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914738;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914745;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914752;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914759;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914766;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914773;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914780;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914787;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914794;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914801;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914808;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914815;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914822;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914829;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914836;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914843;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914850;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914857;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914864;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914871;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914878;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914885;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914892;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914899;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914906;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914913;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914920;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914927;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914934;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914941;
      7'd121:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20421 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h914997 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[207:200];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915004 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914731;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914738;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914745;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914752;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914759;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914766;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914773;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914780;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914787;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914794;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914801;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914808;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914815;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914822;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914829;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914836;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914843;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914850;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914857;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914864;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914871;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914878;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914885;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914892;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914899;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914906;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914913;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914920;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914927;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914934;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914941;
      7'd120:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20455 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915004 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[199:192];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915011 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914731;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914738;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914745;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914752;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914759;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914766;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914773;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914780;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914787;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914794;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914801;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914808;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914815;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914822;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914829;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914836;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914843;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914850;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914857;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914864;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914871;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914878;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914885;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914892;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914899;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914906;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914913;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914920;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914927;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914934;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914941;
      7'd119:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20490 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915011 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[191:184];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915018 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914731;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914738;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914745;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914752;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914759;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914766;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914773;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914780;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914787;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914794;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914801;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914808;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914815;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914822;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914829;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914836;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914843;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914850;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914857;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914864;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914871;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914878;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914885;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914892;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914899;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914906;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914913;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914920;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914927;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914934;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914941;
      7'd118:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20524 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915018 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[183:176];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915025 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914731;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914738;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914745;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914752;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914759;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914766;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914773;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914780;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914787;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914794;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914801;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914808;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914815;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914822;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914829;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914836;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914843;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914850;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914857;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914864;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914871;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914878;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914885;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914892;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914899;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914906;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914913;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914920;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914927;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914934;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914941;
      7'd117:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20559 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915025 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[175:168];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915032 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914731;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914738;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914745;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914752;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914759;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914766;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914773;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914780;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914787;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914794;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914801;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914808;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914815;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914822;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914829;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914836;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914843;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914850;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914857;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914864;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914871;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914878;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914885;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914892;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914899;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914906;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914913;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914920;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914927;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914934;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914941;
      7'd116:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20593 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915032 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[167:160];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915039 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914731;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914738;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914745;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914752;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914759;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914766;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914773;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914780;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914787;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914794;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914801;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914808;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914815;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914822;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914829;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914836;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914843;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914850;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914857;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914864;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914871;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914878;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914885;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914892;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914899;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914906;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914913;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914920;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914927;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914934;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914941;
      7'd115:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20628 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915039 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[159:152];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915053 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914731;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914738;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914745;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914752;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914759;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914766;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914773;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914780;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914787;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914794;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914801;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914808;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914815;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914822;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914829;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914836;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914843;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914850;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914857;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914864;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914871;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914878;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914885;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914892;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914899;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914906;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914913;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914920;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914927;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914934;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914941;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20697 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915053 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[143:136];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915046 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914731;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914738;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914745;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914752;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914759;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914766;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914773;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914780;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914787;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914794;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914801;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914808;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914815;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914822;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914829;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914836;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914843;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914850;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914857;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914864;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914871;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914878;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914885;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914892;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914899;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914906;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914913;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914920;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914927;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914934;
      7'd113:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914941;
      7'd114:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20662 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915046 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[151:144];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915060 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914731;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914738;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914745;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914752;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914759;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914766;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914773;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914780;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914787;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914794;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914801;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914808;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914815;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914822;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914829;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914836;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914843;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914850;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914857;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914864;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914871;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914878;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914885;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914892;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914899;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914906;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914913;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914920;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914927;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914934;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914941;
      7'd112:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20731 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915060 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[135:128];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915067 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914731;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914738;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914745;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914752;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914759;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914766;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914773;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914780;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914787;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914794;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914801;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914808;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914815;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914822;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914829;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914836;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914843;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914850;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914857;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914864;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914871;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914878;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914885;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914892;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914899;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914906;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914913;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914920;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914927;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914934;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914941;
      7'd111:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20766 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915067 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[127:120];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915074 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914731;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914738;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914745;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914752;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914759;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914766;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914773;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914780;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914787;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914794;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914801;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914808;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914815;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914822;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914829;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914836;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914843;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914850;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914857;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914864;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914871;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914878;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914885;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914892;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914899;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914906;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914913;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914920;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914927;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914934;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914941;
      7'd110:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20800 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915074 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[119:112];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915081 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914731;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914738;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914745;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914752;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914759;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914766;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914773;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914780;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914787;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914794;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914801;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914808;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914815;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914822;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914829;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914836;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914843;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914850;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914857;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914864;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914871;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914878;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914885;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914892;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914899;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914906;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914913;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914920;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914927;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914934;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914941;
      7'd109:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20835 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915081 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[111:104];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915088 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914731;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914738;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914745;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914752;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914759;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914766;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914773;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914780;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914787;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914794;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914801;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914808;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914815;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914822;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914829;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914836;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914843;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914850;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914857;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914864;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914871;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914878;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914885;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914892;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914899;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914906;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914913;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914920;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914927;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914934;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914941;
      7'd108:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20869 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915088 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[103:96];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915095 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914731;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914738;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914745;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914752;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914759;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914766;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914773;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914780;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914787;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914794;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914801;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914808;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914815;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914822;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914829;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914836;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914843;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914850;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914857;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914864;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914871;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914878;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914885;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914892;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914899;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914906;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914913;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914920;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914927;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914934;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914941;
      7'd107:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20904 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915095 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[95:88];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915102 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914731;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914738;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914745;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914752;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914759;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914766;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914773;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914780;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914787;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914794;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914801;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914808;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914815;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914822;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914829;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914836;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914843;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914850;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914857;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914864;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914871;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914878;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914885;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914892;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914899;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914906;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914913;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914920;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914927;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914934;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914941;
      7'd106:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20938 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915102 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[87:80];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915109 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914731;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914738;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914745;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914752;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914759;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914766;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914773;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914780;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914787;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914794;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914801;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914808;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914815;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914822;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914829;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914836;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914843;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914850;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914857;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914864;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914871;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914878;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914885;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914892;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914899;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914906;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914913;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914920;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914927;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914934;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914941;
      7'd105:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d20973 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915109 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[79:72];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915123 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914731;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914738;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914745;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914752;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914759;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914766;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914773;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914780;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914787;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914794;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914801;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914808;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914815;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914822;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914829;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914836;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914843;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914850;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914857;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914864;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914871;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914878;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914885;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914892;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914899;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914906;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914913;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914920;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914927;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914934;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914941;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21042 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915123 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[63:56];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915116 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914731;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914738;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914745;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914752;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914759;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914766;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914773;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914780;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914787;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914794;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914801;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914808;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914815;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914822;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914829;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914836;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914843;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914850;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914857;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914864;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914871;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914878;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914885;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914892;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914899;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914906;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914913;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914920;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914927;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914934;
      7'd103:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914941;
      7'd104:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21007 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915116 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[71:64];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915130 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914731;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914738;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914745;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914752;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914759;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914766;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914773;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914780;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914787;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914794;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914801;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914808;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914815;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914822;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914829;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914836;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914843;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914850;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914857;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914864;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914871;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914878;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914885;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914892;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914899;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914906;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914913;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914920;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914927;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914934;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914941;
      7'd102:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21076 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915130 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[55:48];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915137 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914731;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914738;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914745;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914752;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914759;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914766;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914773;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914780;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914787;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914794;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914801;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914808;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914815;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914822;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914829;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914836;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914843;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914850;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914857;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914864;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914871;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914878;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914885;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914892;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914899;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914906;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914913;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914920;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914927;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914934;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914941;
      7'd101:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21111 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915137 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[47:40];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915144 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914731;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914738;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914745;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914752;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914759;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914766;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914773;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914780;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914787;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914794;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914801;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914808;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914815;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914822;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914829;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914836;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914843;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914850;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914857;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914864;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914871;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914878;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914885;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914892;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914899;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914906;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914913;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914920;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914927;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914934;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914941;
      7'd100:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21145 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915144 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[39:32];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915151 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914731;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914738;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914745;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914752;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914759;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914766;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914773;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914780;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914787;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914794;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914801;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914808;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914815;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914822;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914829;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914836;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914843;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914850;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914857;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914864;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914871;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914878;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914885;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914892;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914899;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914906;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914913;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914920;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914927;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914934;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914941;
      7'd99:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21180 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915151 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[31:24];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915158 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914731;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914738;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914745;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914752;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914759;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914766;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914773;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914780;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914787;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914794;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914801;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914808;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914815;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914822;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914829;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914836;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914843;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914850;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914857;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914864;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914871;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914878;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914885;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914892;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914899;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914906;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914913;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914920;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914927;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914934;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914941;
      7'd98:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21214 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915158 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[23:16];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915165 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914731;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914738;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914745;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914752;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914759;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914766;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914773;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914780;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914787;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914794;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914801;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914808;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914815;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914822;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914829;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914836;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914843;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914850;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914857;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914864;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914871;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914878;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914885;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914892;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914899;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914906;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914913;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914920;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914927;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914934;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914941;
      7'd97:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21249 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915165 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[15:8];
    endcase
  end
  always@(blueDMA_readChannel_byteAlignerFrom_alignment_initial or
	  n__h915172 or
	  blueDMA_readChannel_byteAlignerFrom_buffer$port1__read or
	  n__h914731 or
	  n__h914738 or
	  n__h914745 or
	  n__h914752 or
	  n__h914759 or
	  n__h914766 or
	  n__h914773 or
	  n__h914780 or
	  n__h914787 or
	  n__h914794 or
	  n__h914801 or
	  n__h914808 or
	  n__h914815 or
	  n__h914822 or
	  n__h914829 or
	  n__h914836 or
	  n__h914843 or
	  n__h914850 or
	  n__h914857 or
	  n__h914864 or
	  n__h914871 or
	  n__h914878 or
	  n__h914885 or
	  n__h914892 or
	  n__h914899 or
	  n__h914906 or
	  n__h914913 or
	  n__h914920 or n__h914927 or n__h914934 or n__h914941 or n__h914948)
  begin
    case ({ 1'd0,
	    blueDMA_readChannel_byteAlignerFrom_alignment_initial,
	    5'd0 })
      7'd65:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914731;
      7'd66:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914738;
      7'd67:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914745;
      7'd68:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914752;
      7'd69:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914759;
      7'd70:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914766;
      7'd71:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914773;
      7'd72:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914780;
      7'd73:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914787;
      7'd74:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914794;
      7'd75:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914801;
      7'd76:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914808;
      7'd77:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914815;
      7'd78:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914822;
      7'd79:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914829;
      7'd80:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914836;
      7'd81:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914843;
      7'd82:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914850;
      7'd83:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914857;
      7'd84:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914864;
      7'd85:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914871;
      7'd86:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914878;
      7'd87:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914885;
      7'd88:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914892;
      7'd89:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914899;
      7'd90:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914906;
      7'd91:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914913;
      7'd92:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914920;
      7'd93:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914927;
      7'd94:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914934;
      7'd95:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914941;
      7'd96:
	  IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
	      n__h914948;
      default: IF_0_CONCAT_blueDMA_readChannel_byteAlignerFro_ETC___d21283 =
		   ({ 1'd0,
		      blueDMA_readChannel_byteAlignerFrom_alignment_initial } ==
		    2'd0) ?
		     n__h915172 :
		     blueDMA_readChannel_byteAlignerFrom_buffer$port1__read[7:0];
    endcase
  end

  // handling of inlined registers

  always@(posedge m32_axi_aclk)
  begin
    if (m32_axi_aresetn == `BSV_RESET_VALUE)
      begin
        blueDMA_readChannel_byteAlignerFrom_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_readChannel_fromLastCycle <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_readChannel_fromMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	    45'd0;
	blueDMA_readChannel_fromMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	    113'd0;
	blueDMA_writeChannel_byteAlignerTo_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_writeChannel_toLastCycle <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_writeChannel_toMaster_beatsThisRequestCntr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	blueDMA_writeChannel_toMaster_outstanding_writes <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	blueDMA_writeChannel_toMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	    45'd0;
	blueDMA_writeChannel_toMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	    113'd0;
      end
    else
      begin
        if (blueDMA_readChannel_byteAlignerFrom_fetchedDatum$EN)
	  blueDMA_readChannel_byteAlignerFrom_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_byteAlignerFrom_fetchedDatum$D_IN;
	if (blueDMA_readChannel_fromLastCycle$EN)
	  blueDMA_readChannel_fromLastCycle <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_fromLastCycle$D_IN;
	if (blueDMA_readChannel_fromMaster_task_data_output_reg$EN)
	  blueDMA_readChannel_fromMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_fromMaster_task_data_output_reg$D_IN;
	if (blueDMA_readChannel_fromMaster_task_data_requests_reg$EN)
	  blueDMA_readChannel_fromMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_fromMaster_task_data_requests_reg$D_IN;
	if (blueDMA_writeChannel_byteAlignerTo_fetchedDatum$EN)
	  blueDMA_writeChannel_byteAlignerTo_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_byteAlignerTo_fetchedDatum$D_IN;
	if (blueDMA_writeChannel_toLastCycle$EN)
	  blueDMA_writeChannel_toLastCycle <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_toLastCycle$D_IN;
	if (blueDMA_writeChannel_toMaster_beatsThisRequestCntr$EN)
	  blueDMA_writeChannel_toMaster_beatsThisRequestCntr <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_toMaster_beatsThisRequestCntr$D_IN;
	if (blueDMA_writeChannel_toMaster_outstanding_writes$EN)
	  blueDMA_writeChannel_toMaster_outstanding_writes <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_toMaster_outstanding_writes$D_IN;
	if (blueDMA_writeChannel_toMaster_task_data_output_reg$EN)
	  blueDMA_writeChannel_toMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_toMaster_task_data_output_reg$D_IN;
	if (blueDMA_writeChannel_toMaster_task_data_requests_reg$EN)
	  blueDMA_writeChannel_toMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_toMaster_task_data_requests_reg$D_IN;
      end
    if (blueDMA_readChannel_byteAlignerFrom_addr_1_alignment$EN)
      blueDMA_readChannel_byteAlignerFrom_addr_1_alignment <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_addr_1_alignment$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_alignment_after$EN)
      blueDMA_readChannel_byteAlignerFrom_alignment_after <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_alignment_after$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_alignment_initial$EN)
      blueDMA_readChannel_byteAlignerFrom_alignment_initial <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_alignment_initial$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_buffer$EN)
      blueDMA_readChannel_byteAlignerFrom_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_buffer$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_bytes_in$EN)
      blueDMA_readChannel_byteAlignerFrom_bytes_in <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_bytes_in$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$EN)
      blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_bytes_out$EN)
      blueDMA_readChannel_byteAlignerFrom_bytes_out <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_bytes_out$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$EN)
      blueDMA_readChannel_byteAlignerFrom_bytes_out_needed <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_bytes_out_needed$D_IN;
    if (blueDMA_readChannel_byteAlignerFrom_bytes_total$EN)
      blueDMA_readChannel_byteAlignerFrom_bytes_total <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerFrom_bytes_total$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_addr_1_alignment$EN)
      blueDMA_writeChannel_byteAlignerTo_addr_1_alignment <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_addr_1_alignment$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_alignment_after$EN)
      blueDMA_writeChannel_byteAlignerTo_alignment_after <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_alignment_after$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_alignment_initial$EN)
      blueDMA_writeChannel_byteAlignerTo_alignment_initial <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_alignment_initial$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_buffer$EN)
      blueDMA_writeChannel_byteAlignerTo_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_buffer$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_bytes_in$EN)
      blueDMA_writeChannel_byteAlignerTo_bytes_in <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_bytes_in$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$EN)
      blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_bytes_out$EN)
      blueDMA_writeChannel_byteAlignerTo_bytes_out <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_bytes_out$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$EN)
      blueDMA_writeChannel_byteAlignerTo_bytes_out_needed <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_bytes_out_needed$D_IN;
    if (blueDMA_writeChannel_byteAlignerTo_bytes_total$EN)
      blueDMA_writeChannel_byteAlignerTo_bytes_total <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerTo_bytes_total$D_IN;
  end

  always@(posedge m64_axi_aclk)
  begin
    if (m64_axi_aresetn == `BSV_RESET_VALUE)
      begin
        blueDMA_readChannel_byteAlignerTo_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_readChannel_mimo_impl_buffer <= `BSV_ASSIGNMENT_DELAY 768'd0;
	blueDMA_readChannel_mimo_impl_firstWordOffset_out_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_readChannel_mimo_impl_firstWordOffset_out_val <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_readChannel_mimo_impl_hasWordsIn <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_readChannel_mimo_impl_hasWordsOut <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_readChannel_mimo_impl_totalWordCounterIn <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_readChannel_mimo_impl_totalWordCounterOut <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_readChannel_mimo_impl_wordInCntr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	blueDMA_readChannel_toLastCycle <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_readChannel_toMaster_beatsThisRequestCntr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	blueDMA_readChannel_toMaster_outstanding_writes <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	blueDMA_readChannel_toMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	    43'd0;
	blueDMA_readChannel_toMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	    114'd0;
	blueDMA_writeChannel_byteAlignerFrom_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_writeChannel_fromLastCycle <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_writeChannel_fromMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	    43'd0;
	blueDMA_writeChannel_fromMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	    114'd0;
	blueDMA_writeChannel_mimo_impl_buffer <= `BSV_ASSIGNMENT_DELAY 768'd0;
	blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_writeChannel_mimo_impl_hasWordsIn <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_writeChannel_mimo_impl_hasWordsOut <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	blueDMA_writeChannel_mimo_impl_totalWordCounterIn <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_writeChannel_mimo_impl_totalWordCounterOut <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_writeChannel_mimo_impl_wordInCntr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
      end
    else
      begin
        if (blueDMA_readChannel_byteAlignerTo_fetchedDatum$EN)
	  blueDMA_readChannel_byteAlignerTo_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_byteAlignerTo_fetchedDatum$D_IN;
	if (blueDMA_readChannel_mimo_impl_buffer$EN)
	  blueDMA_readChannel_mimo_impl_buffer <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_buffer$D_IN;
	if (blueDMA_readChannel_mimo_impl_firstWordOffset_out_r$EN)
	  blueDMA_readChannel_mimo_impl_firstWordOffset_out_r <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_firstWordOffset_out_r$D_IN;
	if (blueDMA_readChannel_mimo_impl_firstWordOffset_out_val$EN)
	  blueDMA_readChannel_mimo_impl_firstWordOffset_out_val <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_firstWordOffset_out_val$D_IN;
	if (blueDMA_readChannel_mimo_impl_hasWordsIn$EN)
	  blueDMA_readChannel_mimo_impl_hasWordsIn <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_hasWordsIn$D_IN;
	if (blueDMA_readChannel_mimo_impl_hasWordsOut$EN)
	  blueDMA_readChannel_mimo_impl_hasWordsOut <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_hasWordsOut$D_IN;
	if (blueDMA_readChannel_mimo_impl_totalWordCounterIn$EN)
	  blueDMA_readChannel_mimo_impl_totalWordCounterIn <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_totalWordCounterIn$D_IN;
	if (blueDMA_readChannel_mimo_impl_totalWordCounterOut$EN)
	  blueDMA_readChannel_mimo_impl_totalWordCounterOut <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_totalWordCounterOut$D_IN;
	if (blueDMA_readChannel_mimo_impl_wordInCntr$EN)
	  blueDMA_readChannel_mimo_impl_wordInCntr <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_mimo_impl_wordInCntr$D_IN;
	if (blueDMA_readChannel_toLastCycle$EN)
	  blueDMA_readChannel_toLastCycle <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_toLastCycle$D_IN;
	if (blueDMA_readChannel_toMaster_beatsThisRequestCntr$EN)
	  blueDMA_readChannel_toMaster_beatsThisRequestCntr <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_toMaster_beatsThisRequestCntr$D_IN;
	if (blueDMA_readChannel_toMaster_outstanding_writes$EN)
	  blueDMA_readChannel_toMaster_outstanding_writes <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_toMaster_outstanding_writes$D_IN;
	if (blueDMA_readChannel_toMaster_task_data_output_reg$EN)
	  blueDMA_readChannel_toMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_toMaster_task_data_output_reg$D_IN;
	if (blueDMA_readChannel_toMaster_task_data_requests_reg$EN)
	  blueDMA_readChannel_toMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_toMaster_task_data_requests_reg$D_IN;
	if (blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$EN)
	  blueDMA_writeChannel_byteAlignerFrom_fetchedDatum <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_byteAlignerFrom_fetchedDatum$D_IN;
	if (blueDMA_writeChannel_fromLastCycle$EN)
	  blueDMA_writeChannel_fromLastCycle <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_fromLastCycle$D_IN;
	if (blueDMA_writeChannel_fromMaster_task_data_output_reg$EN)
	  blueDMA_writeChannel_fromMaster_task_data_output_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_fromMaster_task_data_output_reg$D_IN;
	if (blueDMA_writeChannel_fromMaster_task_data_requests_reg$EN)
	  blueDMA_writeChannel_fromMaster_task_data_requests_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_fromMaster_task_data_requests_reg$D_IN;
	if (blueDMA_writeChannel_mimo_impl_buffer$EN)
	  blueDMA_writeChannel_mimo_impl_buffer <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_mimo_impl_buffer$D_IN;
	if (blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r$EN)
	  blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r$D_IN;
	if (blueDMA_writeChannel_mimo_impl_hasWordsIn$EN)
	  blueDMA_writeChannel_mimo_impl_hasWordsIn <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_mimo_impl_hasWordsIn$D_IN;
	if (blueDMA_writeChannel_mimo_impl_hasWordsOut$EN)
	  blueDMA_writeChannel_mimo_impl_hasWordsOut <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_mimo_impl_hasWordsOut$D_IN;
	if (blueDMA_writeChannel_mimo_impl_totalWordCounterIn$EN)
	  blueDMA_writeChannel_mimo_impl_totalWordCounterIn <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_mimo_impl_totalWordCounterIn$D_IN;
	if (blueDMA_writeChannel_mimo_impl_totalWordCounterOut$EN)
	  blueDMA_writeChannel_mimo_impl_totalWordCounterOut <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_mimo_impl_totalWordCounterOut$D_IN;
	if (blueDMA_writeChannel_mimo_impl_wordInCntr$EN)
	  blueDMA_writeChannel_mimo_impl_wordInCntr <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_mimo_impl_wordInCntr$D_IN;
      end
    if (blueDMA_readChannel_byteAlignerTo_buffer$EN)
      blueDMA_readChannel_byteAlignerTo_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerTo_buffer$D_IN;
    if (blueDMA_readChannel_byteAlignerTo_bytes_in$EN)
      blueDMA_readChannel_byteAlignerTo_bytes_in <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerTo_bytes_in$D_IN;
    if (blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$EN)
      blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer$D_IN;
    if (blueDMA_readChannel_byteAlignerTo_bytes_out$EN)
      blueDMA_readChannel_byteAlignerTo_bytes_out <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerTo_bytes_out$D_IN;
    if (blueDMA_readChannel_byteAlignerTo_bytes_out_needed$EN)
      blueDMA_readChannel_byteAlignerTo_bytes_out_needed <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerTo_bytes_out_needed$D_IN;
    if (blueDMA_readChannel_byteAlignerTo_bytes_total$EN)
      blueDMA_readChannel_byteAlignerTo_bytes_total <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_readChannel_byteAlignerTo_bytes_total$D_IN;
    if (blueDMA_writeChannel_byteAlignerFrom_buffer$EN)
      blueDMA_writeChannel_byteAlignerFrom_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerFrom_buffer$D_IN;
    if (blueDMA_writeChannel_byteAlignerFrom_bytes_in$EN)
      blueDMA_writeChannel_byteAlignerFrom_bytes_in <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerFrom_bytes_in$D_IN;
    if (blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$EN)
      blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer$D_IN;
    if (blueDMA_writeChannel_byteAlignerFrom_bytes_out$EN)
      blueDMA_writeChannel_byteAlignerFrom_bytes_out <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerFrom_bytes_out$D_IN;
    if (blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$EN)
      blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed$D_IN;
    if (blueDMA_writeChannel_byteAlignerFrom_bytes_total$EN)
      blueDMA_writeChannel_byteAlignerFrom_bytes_total <= `BSV_ASSIGNMENT_DELAY
	  blueDMA_writeChannel_byteAlignerFrom_bytes_total$D_IN;
  end

  always@(posedge s_axi_aclk)
  begin
    if (s_axi_aresetn == `BSV_RESET_VALUE)
      begin
        blueDMA_fpga_addr <= `BSV_ASSIGNMENT_DELAY 64'd0;
	blueDMA_host_addr <= `BSV_ASSIGNMENT_DELAY 64'd0;
	blueDMA_id <= `BSV_ASSIGNMENT_DELAY 64'h202040800E5A0023;
	blueDMA_readChannel_cycleCounter <= `BSV_ASSIGNMENT_DELAY 32'd0;
	blueDMA_readChannel_doneInterruptReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_readChannel_opInProgress <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_readChannel_perf_cycleCounterCur <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_readChannel_perf_cycleCounterCurStart <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_readChannel_perf_cycleCounterInterval <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_readChannel_perf_cycleCounterIntervalStart <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_readChannel_perf_intervalCounter <= `BSV_ASSIGNMENT_DELAY
	    12'd0;
	blueDMA_readChannel_perf_intervalSet <= `BSV_ASSIGNMENT_DELAY 12'd0;
	blueDMA_readChannel_total_requests_reg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	blueDMA_s_config_readBusy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_s_config_writeBusy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_s_config_writeSlave_addrIn_rv <= `BSV_ASSIGNMENT_DELAY
	    68'h2AAAAAAAAAAAAAAAA;
	blueDMA_s_config_writeSlave_dataIn_rv <= `BSV_ASSIGNMENT_DELAY
	    73'h0AAAAAAAAAAAAAAAAAA;
	blueDMA_transfer_length <= `BSV_ASSIGNMENT_DELAY 64'd0;
	blueDMA_writeChannel_cycleCounter <= `BSV_ASSIGNMENT_DELAY 32'd0;
	blueDMA_writeChannel_doneInterruptReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_writeChannel_opInProgress <= `BSV_ASSIGNMENT_DELAY 1'd0;
	blueDMA_writeChannel_perf_cycleCounterCur <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_writeChannel_perf_cycleCounterCurStart <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_writeChannel_perf_cycleCounterInterval <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_writeChannel_perf_cycleCounterIntervalStart <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	blueDMA_writeChannel_perf_intervalCounter <= `BSV_ASSIGNMENT_DELAY
	    12'd0;
	blueDMA_writeChannel_perf_intervalSet <= `BSV_ASSIGNMENT_DELAY 12'd0;
	blueDMA_writeChannel_total_requests_reg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
      end
    else
      begin
        if (blueDMA_fpga_addr$EN)
	  blueDMA_fpga_addr <= `BSV_ASSIGNMENT_DELAY blueDMA_fpga_addr$D_IN;
	if (blueDMA_host_addr$EN)
	  blueDMA_host_addr <= `BSV_ASSIGNMENT_DELAY blueDMA_host_addr$D_IN;
	if (blueDMA_id$EN)
	  blueDMA_id <= `BSV_ASSIGNMENT_DELAY blueDMA_id$D_IN;
	if (blueDMA_readChannel_cycleCounter$EN)
	  blueDMA_readChannel_cycleCounter <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_cycleCounter$D_IN;
	if (blueDMA_readChannel_doneInterruptReg$EN)
	  blueDMA_readChannel_doneInterruptReg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_doneInterruptReg$D_IN;
	if (blueDMA_readChannel_opInProgress$EN)
	  blueDMA_readChannel_opInProgress <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_opInProgress$D_IN;
	if (blueDMA_readChannel_perf_cycleCounterCur$EN)
	  blueDMA_readChannel_perf_cycleCounterCur <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_perf_cycleCounterCur$D_IN;
	if (blueDMA_readChannel_perf_cycleCounterCurStart$EN)
	  blueDMA_readChannel_perf_cycleCounterCurStart <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_perf_cycleCounterCurStart$D_IN;
	if (blueDMA_readChannel_perf_cycleCounterInterval$EN)
	  blueDMA_readChannel_perf_cycleCounterInterval <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_perf_cycleCounterInterval$D_IN;
	if (blueDMA_readChannel_perf_cycleCounterIntervalStart$EN)
	  blueDMA_readChannel_perf_cycleCounterIntervalStart <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_perf_cycleCounterIntervalStart$D_IN;
	if (blueDMA_readChannel_perf_intervalCounter$EN)
	  blueDMA_readChannel_perf_intervalCounter <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_perf_intervalCounter$D_IN;
	if (blueDMA_readChannel_perf_intervalSet$EN)
	  blueDMA_readChannel_perf_intervalSet <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_perf_intervalSet$D_IN;
	if (blueDMA_readChannel_total_requests_reg$EN)
	  blueDMA_readChannel_total_requests_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_readChannel_total_requests_reg$D_IN;
	if (blueDMA_s_config_readBusy$EN)
	  blueDMA_s_config_readBusy <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_s_config_readBusy$D_IN;
	if (blueDMA_s_config_writeBusy$EN)
	  blueDMA_s_config_writeBusy <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_s_config_writeBusy$D_IN;
	if (blueDMA_s_config_writeSlave_addrIn_rv$EN)
	  blueDMA_s_config_writeSlave_addrIn_rv <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_s_config_writeSlave_addrIn_rv$D_IN;
	if (blueDMA_s_config_writeSlave_dataIn_rv$EN)
	  blueDMA_s_config_writeSlave_dataIn_rv <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_s_config_writeSlave_dataIn_rv$D_IN;
	if (blueDMA_transfer_length$EN)
	  blueDMA_transfer_length <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_transfer_length$D_IN;
	if (blueDMA_writeChannel_cycleCounter$EN)
	  blueDMA_writeChannel_cycleCounter <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_cycleCounter$D_IN;
	if (blueDMA_writeChannel_doneInterruptReg$EN)
	  blueDMA_writeChannel_doneInterruptReg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_doneInterruptReg$D_IN;
	if (blueDMA_writeChannel_opInProgress$EN)
	  blueDMA_writeChannel_opInProgress <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_opInProgress$D_IN;
	if (blueDMA_writeChannel_perf_cycleCounterCur$EN)
	  blueDMA_writeChannel_perf_cycleCounterCur <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_perf_cycleCounterCur$D_IN;
	if (blueDMA_writeChannel_perf_cycleCounterCurStart$EN)
	  blueDMA_writeChannel_perf_cycleCounterCurStart <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_perf_cycleCounterCurStart$D_IN;
	if (blueDMA_writeChannel_perf_cycleCounterInterval$EN)
	  blueDMA_writeChannel_perf_cycleCounterInterval <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_perf_cycleCounterInterval$D_IN;
	if (blueDMA_writeChannel_perf_cycleCounterIntervalStart$EN)
	  blueDMA_writeChannel_perf_cycleCounterIntervalStart <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_perf_cycleCounterIntervalStart$D_IN;
	if (blueDMA_writeChannel_perf_intervalCounter$EN)
	  blueDMA_writeChannel_perf_intervalCounter <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_perf_intervalCounter$D_IN;
	if (blueDMA_writeChannel_perf_intervalSet$EN)
	  blueDMA_writeChannel_perf_intervalSet <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_perf_intervalSet$D_IN;
	if (blueDMA_writeChannel_total_requests_reg$EN)
	  blueDMA_writeChannel_total_requests_reg <= `BSV_ASSIGNMENT_DELAY
	      blueDMA_writeChannel_total_requests_reg$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    blueDMA_fpga_addr = 64'hAAAAAAAAAAAAAAAA;
    blueDMA_host_addr = 64'hAAAAAAAAAAAAAAAA;
    blueDMA_id = 64'hAAAAAAAAAAAAAAAA;
    blueDMA_readChannel_byteAlignerFrom_addr_1_alignment = 1'h0;
    blueDMA_readChannel_byteAlignerFrom_alignment_after = 1'h0;
    blueDMA_readChannel_byteAlignerFrom_alignment_initial = 1'h0;
    blueDMA_readChannel_byteAlignerFrom_buffer =
	1024'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_readChannel_byteAlignerFrom_bytes_in = 32'hAAAAAAAA;
    blueDMA_readChannel_byteAlignerFrom_bytes_left_in_buffer = 7'h2A;
    blueDMA_readChannel_byteAlignerFrom_bytes_out = 32'hAAAAAAAA;
    blueDMA_readChannel_byteAlignerFrom_bytes_out_needed = 7'h2A;
    blueDMA_readChannel_byteAlignerFrom_bytes_total = 32'hAAAAAAAA;
    blueDMA_readChannel_byteAlignerFrom_fetchedDatum = 1'h0;
    blueDMA_readChannel_byteAlignerTo_buffer =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_readChannel_byteAlignerTo_bytes_in = 32'hAAAAAAAA;
    blueDMA_readChannel_byteAlignerTo_bytes_left_in_buffer = 6'h2A;
    blueDMA_readChannel_byteAlignerTo_bytes_out = 32'hAAAAAAAA;
    blueDMA_readChannel_byteAlignerTo_bytes_out_needed = 6'h2A;
    blueDMA_readChannel_byteAlignerTo_bytes_total = 32'hAAAAAAAA;
    blueDMA_readChannel_byteAlignerTo_fetchedDatum = 1'h0;
    blueDMA_readChannel_cycleCounter = 32'hAAAAAAAA;
    blueDMA_readChannel_doneInterruptReg = 1'h0;
    blueDMA_readChannel_fromLastCycle = 1'h0;
    blueDMA_readChannel_fromMaster_task_data_output_reg = 45'h0AAAAAAAAAAA;
    blueDMA_readChannel_fromMaster_task_data_requests_reg =
	113'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_readChannel_mimo_impl_buffer =
	768'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_readChannel_mimo_impl_firstWordOffset_out_r = 1'h0;
    blueDMA_readChannel_mimo_impl_firstWordOffset_out_val = 1'h0;
    blueDMA_readChannel_mimo_impl_hasWordsIn = 1'h0;
    blueDMA_readChannel_mimo_impl_hasWordsOut = 1'h0;
    blueDMA_readChannel_mimo_impl_totalWordCounterIn = 32'hAAAAAAAA;
    blueDMA_readChannel_mimo_impl_totalWordCounterOut = 32'hAAAAAAAA;
    blueDMA_readChannel_mimo_impl_wordInCntr = 8'hAA;
    blueDMA_readChannel_opInProgress = 1'h0;
    blueDMA_readChannel_perf_cycleCounterCur = 32'hAAAAAAAA;
    blueDMA_readChannel_perf_cycleCounterCurStart = 32'hAAAAAAAA;
    blueDMA_readChannel_perf_cycleCounterInterval = 32'hAAAAAAAA;
    blueDMA_readChannel_perf_cycleCounterIntervalStart = 32'hAAAAAAAA;
    blueDMA_readChannel_perf_intervalCounter = 12'hAAA;
    blueDMA_readChannel_perf_intervalSet = 12'hAAA;
    blueDMA_readChannel_toLastCycle = 1'h0;
    blueDMA_readChannel_toMaster_beatsThisRequestCntr = 8'hAA;
    blueDMA_readChannel_toMaster_outstanding_writes = 8'hAA;
    blueDMA_readChannel_toMaster_task_data_output_reg = 43'h2AAAAAAAAAA;
    blueDMA_readChannel_toMaster_task_data_requests_reg =
	114'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_readChannel_total_requests_reg = 32'hAAAAAAAA;
    blueDMA_s_config_readBusy = 1'h0;
    blueDMA_s_config_writeBusy = 1'h0;
    blueDMA_s_config_writeSlave_addrIn_rv = 68'hAAAAAAAAAAAAAAAAA;
    blueDMA_s_config_writeSlave_dataIn_rv = 73'h0AAAAAAAAAAAAAAAAAA;
    blueDMA_transfer_length = 64'hAAAAAAAAAAAAAAAA;
    blueDMA_writeChannel_byteAlignerFrom_buffer =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_writeChannel_byteAlignerFrom_bytes_in = 32'hAAAAAAAA;
    blueDMA_writeChannel_byteAlignerFrom_bytes_left_in_buffer = 6'h2A;
    blueDMA_writeChannel_byteAlignerFrom_bytes_out = 32'hAAAAAAAA;
    blueDMA_writeChannel_byteAlignerFrom_bytes_out_needed = 6'h2A;
    blueDMA_writeChannel_byteAlignerFrom_bytes_total = 32'hAAAAAAAA;
    blueDMA_writeChannel_byteAlignerFrom_fetchedDatum = 1'h0;
    blueDMA_writeChannel_byteAlignerTo_addr_1_alignment = 1'h0;
    blueDMA_writeChannel_byteAlignerTo_alignment_after = 1'h0;
    blueDMA_writeChannel_byteAlignerTo_alignment_initial = 1'h0;
    blueDMA_writeChannel_byteAlignerTo_buffer =
	1024'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_writeChannel_byteAlignerTo_bytes_in = 32'hAAAAAAAA;
    blueDMA_writeChannel_byteAlignerTo_bytes_left_in_buffer = 7'h2A;
    blueDMA_writeChannel_byteAlignerTo_bytes_out = 32'hAAAAAAAA;
    blueDMA_writeChannel_byteAlignerTo_bytes_out_needed = 7'h2A;
    blueDMA_writeChannel_byteAlignerTo_bytes_total = 32'hAAAAAAAA;
    blueDMA_writeChannel_byteAlignerTo_fetchedDatum = 1'h0;
    blueDMA_writeChannel_cycleCounter = 32'hAAAAAAAA;
    blueDMA_writeChannel_doneInterruptReg = 1'h0;
    blueDMA_writeChannel_fromLastCycle = 1'h0;
    blueDMA_writeChannel_fromMaster_task_data_output_reg = 43'h2AAAAAAAAAA;
    blueDMA_writeChannel_fromMaster_task_data_requests_reg =
	114'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_writeChannel_mimo_impl_buffer =
	768'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_writeChannel_mimo_impl_firstWordOffset_out_r = 1'h0;
    blueDMA_writeChannel_mimo_impl_hasWordsIn = 1'h0;
    blueDMA_writeChannel_mimo_impl_hasWordsOut = 1'h0;
    blueDMA_writeChannel_mimo_impl_totalWordCounterIn = 32'hAAAAAAAA;
    blueDMA_writeChannel_mimo_impl_totalWordCounterOut = 32'hAAAAAAAA;
    blueDMA_writeChannel_mimo_impl_wordInCntr = 8'hAA;
    blueDMA_writeChannel_opInProgress = 1'h0;
    blueDMA_writeChannel_perf_cycleCounterCur = 32'hAAAAAAAA;
    blueDMA_writeChannel_perf_cycleCounterCurStart = 32'hAAAAAAAA;
    blueDMA_writeChannel_perf_cycleCounterInterval = 32'hAAAAAAAA;
    blueDMA_writeChannel_perf_cycleCounterIntervalStart = 32'hAAAAAAAA;
    blueDMA_writeChannel_perf_intervalCounter = 12'hAAA;
    blueDMA_writeChannel_perf_intervalSet = 12'hAAA;
    blueDMA_writeChannel_toLastCycle = 1'h0;
    blueDMA_writeChannel_toMaster_beatsThisRequestCntr = 8'hAA;
    blueDMA_writeChannel_toMaster_outstanding_writes = 8'hAA;
    blueDMA_writeChannel_toMaster_task_data_output_reg = 45'h0AAAAAAAAAAA;
    blueDMA_writeChannel_toMaster_task_data_requests_reg =
	113'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    blueDMA_writeChannel_total_requests_reg = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge s_axi_aclk)
  begin
    #0;
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_1) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_2 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_1,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_1] and\n  [RL_blueDMA_s_config_axiReadSpecial_2,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_2,\n  RL_blueDMA_s_config_axiReadSpecial_3,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_3,\n  RL_blueDMA_s_config_axiReadSpecial_4,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_4,\n  RL_blueDMA_s_config_axiReadSpecial_5,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_5,\n  RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6,\n  RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_2) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_2,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_2] and\n  [RL_blueDMA_s_config_axiReadSpecial_3,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_3,\n  RL_blueDMA_s_config_axiReadSpecial_4,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_4,\n  RL_blueDMA_s_config_axiReadSpecial_5,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_5,\n  RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6,\n  RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_3,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_3] and\n  [RL_blueDMA_s_config_axiReadSpecial_4,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_4,\n  RL_blueDMA_s_config_axiReadSpecial_5,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_5,\n  RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6,\n  RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_4,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_4] and\n  [RL_blueDMA_s_config_axiReadSpecial_5,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_5,\n  RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6,\n  RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_5,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_5] and\n  [RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6,\n  RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8] and\n  [RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6] and\n  [RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9] and\n  [RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7] and\n  [RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10] and\n  [RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled) &&
	  (WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_1 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_2 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11))
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled] and\n  [RL_blueDMA_s_config_axiReadSpecial_1,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_1,\n  RL_blueDMA_s_config_axiReadSpecial_2,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_2,\n  RL_blueDMA_s_config_axiReadSpecial_3,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_3,\n  RL_blueDMA_s_config_axiReadSpecial_4,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_4,\n  RL_blueDMA_s_config_axiReadSpecial_5,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_5,\n  RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6,\n  RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] ) fired in the same clock\n  cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_1 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_1 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_2 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_2 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_5 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_6 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_7 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_8 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_9 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_10 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecial_11 ||
	   WILL_FIRE_RL_blueDMA_s_config_axiReadSpecialIsHandled_11) &&
	  WILL_FIRE_RL_blueDMA_s_config_axiReadFallback)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 161, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_s_config_axiReadSpecial,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled,\n  RL_blueDMA_s_config_axiReadSpecial_1,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_1,\n  RL_blueDMA_s_config_axiReadSpecial_2,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_2,\n  RL_blueDMA_s_config_axiReadSpecial_3,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_3,\n  RL_blueDMA_s_config_axiReadSpecial_4,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_4,\n  RL_blueDMA_s_config_axiReadSpecial_5,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_5,\n  RL_blueDMA_s_config_axiReadSpecial_6,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_6,\n  RL_blueDMA_s_config_axiReadSpecial_7,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_7,\n  RL_blueDMA_s_config_axiReadSpecial_8,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_8,\n  RL_blueDMA_s_config_axiReadSpecial_9,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_9,\n  RL_blueDMA_s_config_axiReadSpecial_10,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_10,\n  RL_blueDMA_s_config_axiReadSpecial_11,\n  RL_blueDMA_s_config_axiReadSpecialIsHandled_11] and\n  [RL_blueDMA_s_config_axiReadFallback] ) fired in the same clock cycle.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_1 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_1 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods deq and deq\n  of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_1 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods enq and enq\n  of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods deq and deq\n  of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_2 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods enq and enq\n  of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods deq and deq\n  of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_3 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods enq and enq\n  of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods deq and deq\n  of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_4 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods enq and enq\n  of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_4 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_4 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_3 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_2 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_1 called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1 &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecialIsHandled called conflicting methods\n  wset and wset of module instance blueDMA_s_config_writeIsHandled.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial &&
	  blueDMA_s_config_writeSlave_in$EMPTY_N)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 261, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecialIsHandled_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_4 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_4 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_4)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_4 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_3)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_3 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_2)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_2 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods deq and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_1)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial_1 called conflicting methods enq and\n  enq of module instance blueDMA_s_config_writeSlave_out.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods first and\n  deq of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods deq and deq\n  of module instance blueDMA_s_config_writeSlave_in.\n");
    if (s_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial_5 &&
	  WILL_FIRE_RL_blueDMA_s_config_1_axiWriteSpecial)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 250, column 18: (R0002)\n  Conflict-free rules RL_blueDMA_s_config_1_axiWriteSpecial_5 and\n  RL_blueDMA_s_config_1_axiWriteSpecial called conflicting methods enq and enq\n  of module instance blueDMA_s_config_writeSlave_out.\n");
  end
  // synopsys translate_on

  // synopsys translate_off
  always@(negedge m32_axi_aclk)
  begin
    #0;
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] request:");
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] bytes_first: %d",
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[146:141]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] bytes_last: %d",
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[140:135]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] transfers_total: %d",
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[134:109]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] addr_offset: %d",
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[50:45]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] requests_first: %d",
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] requests_last: %d", x__h5730);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] requests_total: %d",
		 request_data_requests_total__h5704);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] address_static: %x",
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[108:78]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] address_dynamic: %x",
		 blueDMA_writeChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[77:57]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N)
	$display("Init data:");
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N)
	$display("Alignment_initial %d",
		 $unsigned(blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[37:32]));
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_byteAlignerTo_addr_ff$dEMPTY_N)
	$display("addr_1_alignment %d",
		 $unsigned(blueDMA_writeChannel_byteAlignerTo_addr_ff$dD_OUT[101:96]));
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput &&
	  WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueDMA/src/ByteAligner.bsv\", line 116, column 32: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_writeChannel_byteAlignerTo_forwardOutput] and\n  [RL_blueDMA_writeChannel_byteAlignerTo_forwardOutputLast] ) fired in the\n  same clock cycle.\n");
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] request:");
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] bytes_first: %d",
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[146:141]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] bytes_last: %d",
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[140:135]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] transfers_total: %d",
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[134:109]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] addr_offset: %d",
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[50:45]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] requests_first: %d",
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] requests_last: %d", x__h250058);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] requests_total: %d",
		 request_data_requests_total__h250032);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] address_static: %x",
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[108:78]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] address_dynamic: %x",
		 blueDMA_readChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[77:57]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest)
	begin
	  v__h252397 = $time;
	  #0;
	end
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_fromMaster_placeRequest)
	$display("(%0d) Processing READ request: Address: %x, beats this request %d, requests_total %d",
		 v__h252397,
		 blueDMA_readChannel_fromMaster_task_data_requests_reg[68:5],
		 _theResult_____2__h252215 + 8'd1,
		 blueDMA_readChannel_fromMaster_task_data_requests_reg[94:69]);
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
	$display("Init data:");
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
	$display("Alignment_initial %d",
		 $unsigned(blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[37:32]));
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
	$display("addr_1_alignment %d",
		 $unsigned(blueDMA_readChannel_byteAlignerFrom_addr_ff$dD_OUT[101:96]));
    if (m32_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput &&
	  WILL_FIRE_RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueDMA/src/ByteAligner.bsv\", line 116, column 32: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_readChannel_byteAlignerFrom_forwardOutput] and\n  [RL_blueDMA_readChannel_byteAlignerFrom_forwardOutputLast] ) fired in the\n  same clock cycle.\n");
  end
  // synopsys translate_on

  // synopsys translate_off
  always@(negedge m64_axi_aclk)
  begin
    #0;
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] request:");
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] bytes_first: %d",
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[145:141]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] bytes_last: %d",
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[140:136]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] transfers_total: %d",
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[135:109]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] addr_offset: %d",
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[49:45]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] requests_first: %d",
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[8:0]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] requests_last: %d", x__h1657);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] requests_total: %d",
		 request_data_requests_total__h1631);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] address_static: %x",
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[108:78]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_reqGen_finishRequest)
	$display("[READ] address_dynamic: %x",
		 blueDMA_writeChannel_fromMaster_reqGen_intermediateBuffer3$D_OUT[77:57]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest)
	begin
	  v__h4021 = $time;
	  #0;
	end
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_fromMaster_placeRequest)
	$display("(%0d) Processing READ request: Address: %x, beats this request %d, requests_total %d",
		 v__h4021,
		 blueDMA_writeChannel_fromMaster_task_data_requests_reg[68:5],
		 _theResult_____2__h3839 + 8'd1,
		 blueDMA_writeChannel_fromMaster_task_data_requests_reg[95:69]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N)
	$display("M %d N %d", $signed(32'd64), $signed(32'd32));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_mimo_impl_cmdsIn$EMPTY_N)
	$display("Calculated %d %d",
		 $unsigned({ blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q82[26:0],
			     5'd0 } >>
			   5),
		 $unsigned({ blueDMA_writeChannel_mimo_impl_cmdsInD_OUT_BI_ETC__q83[25:0],
			     6'd0 } >>
			   6));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
	$display("Init data:");
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
	$display("Alignment_initial %d",
		 $unsigned(blueDMA_writeChannel_byteAlignerFrom_addr_ff$dD_OUT[36:32]));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_writeChannel_byteAlignerFrom_addr_ff$dEMPTY_N)
	$display("addr_1_alignment %d",
		 $unsigned(blueDMA_writeChannel_byteAlignerFrom_addr_ff$dD_OUT[100:96]));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput &&
	  WILL_FIRE_RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueDMA/src/ByteAligner.bsv\", line 116, column 32: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutput] and\n  [RL_blueDMA_writeChannel_byteAlignerFrom_forwardOutputLast] ) fired in the\n  same clock cycle.\n");
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] request:");
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] bytes_first: %d",
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[145:141]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] bytes_last: %d",
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[140:136]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] transfers_total: %d",
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[135:109]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] addr_offset: %d",
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[49:45]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] requests_first: %d",
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[8:0]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] requests_last: %d", x__h254106);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] requests_total: %d",
		 request_data_requests_total__h254080);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] address_static: %x",
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[108:78]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_toMaster_reqGen_finishRequest)
	$display("[WRITE] address_dynamic: %x",
		 blueDMA_readChannel_toMaster_reqGen_intermediateBuffer3$D_OUT[77:57]);
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N)
	$display("M %d N %d", $signed(32'd32), $signed(32'd64));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_mimo_impl_cmdsIn$EMPTY_N)
	$display("Calculated %d %d",
		 $unsigned({ blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q84[25:0],
			     6'd0 } >>
			   6),
		 $unsigned({ blueDMA_readChannel_mimo_impl_cmdsInD_OUT_BIT_ETC__q85[26:0],
			     5'd0 } >>
			   5));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N)
	$display("Init data:");
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N)
	$display("Alignment_initial %d",
		 $unsigned(blueDMA_readChannel_byteAlignerTo_addr_ff$dD_OUT[36:32]));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (blueDMA_readChannel_byteAlignerTo_addr_ff$dEMPTY_N)
	$display("addr_1_alignment %d",
		 $unsigned(blueDMA_readChannel_byteAlignerTo_addr_ff$dD_OUT[100:96]));
    if (m64_axi_aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutput &&
	  WILL_FIRE_RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast)
	$display("Error: \"/home/wimi/jah/projects/Bluespec/done/BlueDMA/src/ByteAligner.bsv\", line 116, column 32: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_blueDMA_readChannel_byteAlignerTo_forwardOutput] and\n  [RL_blueDMA_readChannel_byteAlignerTo_forwardOutputLast] ) fired in the same\n  clock cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkBlueDMAVivado

