/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
//Page TSP8_TEST
#define REG_0000_TSP8 (0x000)
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_0_0000_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_0_0000_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_0_0000_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_0_0000_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_0004_TSP8 (0x004)
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_1_0004_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_1_0004_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_1_0004_27_24 Fld(4, 24, AC_MSKB3)//[27:24]
	#define TSP8_REG_MIU_LAT_THOLD_ABT0_1_0004_31_28 Fld(4, 28, AC_MSKB3)//[31:28]
#define REG_0008_TSP8 (0x008)
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_0_0008_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_0_0008_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_0_0008_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_0_0008_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_000C_TSP8 (0x00C)
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_1_000C_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_1_000C_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_1_000C_27_24 Fld(4, 24, AC_MSKB3)//[27:24]
	#define TSP8_REG_MIU_LAT_THOLD_ABT1_1_000C_31_28 Fld(4, 28, AC_MSKB3)//[31:28]
#define REG_0010_TSP8 (0x010)
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_0_0010_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_0_0010_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_0_0010_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_0_0010_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_0014_TSP8 (0x014)
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_1_0014_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_1_0014_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_1_0014_27_24 Fld(4, 24, AC_MSKB3)//[27:24]
	#define TSP8_REG_MIU_LAT_THOLD_ABT2_1_0014_31_28 Fld(4, 28, AC_MSKB3)//[31:28]
#define REG_0018_TSP8 (0x018)
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_0_0018_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_0_0018_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_0_0018_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_0_0018_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_001C_TSP8 (0x01C)
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_1_001C_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_1_001C_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_1_001C_27_24 Fld(4, 24, AC_MSKB3)//[27:24]
	#define TSP8_REG_MIU_LAT_THOLD_ABT3_1_001C_31_28 Fld(4, 28, AC_MSKB3)//[31:28]
#define REG_0020_TSP8 (0x020)
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_0_0020_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_0_0020_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_0_0020_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_0_0020_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_0024_TSP8 (0x024)
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_1_0024_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_1_0024_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_1_0024_27_24 Fld(4, 24, AC_MSKB3)//[27:24]
	#define TSP8_REG_MIU_LAT_THOLD_ABT4_1_0024_31_28 Fld(4, 28, AC_MSKB3)//[31:28]
#define REG_0028_TSP8 (0x028)
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_0_0028_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_0_0028_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_0_0028_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_0_0028_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_002C_TSP8 (0x02C)
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_1_002C_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_1_002C_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_1_002C_27_24 Fld(4, 24, AC_MSKB3)//[27:24]
	#define TSP8_REG_MIU_LAT_THOLD_ABT5_1_002C_31_28 Fld(4, 28, AC_MSKB3)//[31:28]
#define REG_0030_TSP8 (0x030)
	#define TSP8_REG_MIU_LAT_THOLD_ABT6_0_0030 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0034_TSP8 (0x034)
	#define TSP8_REG_MIU_LAT_THOLD_ABT6_1_0034 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0038_TSP8 (0x038)
	#define TSP8_REG_MIU_LAT_THOLD_ABT7_0_0038 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_003C_TSP8 (0x03C)
	#define TSP8_REG_MIU_LAT_THOLD_ABT7_1_003C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0040_TSP8 (0x040)
	#define TSP8_REG_MIU_LAT_THOLD_ABT8_0_0040 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0044_TSP8 (0x044)
	#define TSP8_REG_MIU_LAT_THOLD_ABT8_1_0044 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0048_TSP8 (0x048)
	#define TSP8_REG_MIU_LAT_THOLD_ABT9_0_0048 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_004C_TSP8 (0x04C)
	#define TSP8_REG_MIU_LAT_THOLD_ABT9_1_004C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0050_TSP8 (0x050)
	#define TSP8_REG_MIU_LAT_THOLD_ABT10_0_0050 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0054_TSP8 (0x054)
	#define TSP8_REG_MIU_LAT_THOLD_ABT10_1_0054 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0058_TSP8 (0x058)
	#define TSP8_REG_MIU_LAT_THOLD_ABT11_0_0058 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_005C_TSP8 (0x05C)
	#define TSP8_REG_MIU_LAT_THOLD_ABT11_1_005C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0060_TSP8 (0x060)
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_0_0060_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_0_0060_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_0_0060_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_0_0060_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_0064_TSP8 (0x064)
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_1_0064_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_1_0064_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_1_0064_27_24 Fld(4, 24, AC_MSKB3)//[27:24]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_1_0064_31_28 Fld(4, 28, AC_MSKB3)//[31:28]
#define REG_0068_TSP8 (0x068)
	#define TSP8_REG_MIU_LAT_CYCLE_CNT_EN_0068 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_MIU_LAT_CYCLE_CNT_CLR_0068 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_EN_0068 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_CLR_0068 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_MIU_LAT_LEVEL_EVER_ABT_SEL_0068_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_ULTRA_THOLD_0068 Fld(4, 8, AC_MSKB1)//[11:8]
#define REG_006C_TSP8 (0x06C)
	#define TSP8_REG_RRB_PLUS_PRI_EN_006C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_RRB_PLUS_PRI_EN_006C_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_RRB_PLUS_PRI_EN_006C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_RRB_PLUS_PRI_EN_006C_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_RRB_PLUS_PRI_EN_006C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_RRB_PLUS_PRI_EN_006C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_RRB_PLUS_PRI_EN_006C_15_6 Fld(10, 6, AC_MSKW10)//[15:6]
#define REG_0070_TSP8 (0x070)
	#define TSP8_REG_FORCE_PRI_0070_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_FORCE_PRI_0070_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_FORCE_PRI_0070_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_FORCE_PRI_0070_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_FORCE_PRI_0070_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_FORCE_PRI_0070_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_FORCE_PRI_0070_15_6 Fld(10, 6, AC_MSKW10)//[15:6]
#define REG_0074_TSP8 (0x074)
	#define TSP8_REG_RLAST_MASK_EN_0074_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_RLAST_MASK_EN_0074_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_RLAST_MASK_EN_0074_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_RLAST_MASK_EN_0074_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_RLAST_MASK_EN_0074_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_RLAST_MASK_EN_0074_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_RLAST_MASK_EN_0074_15_6 Fld(10, 6, AC_MSKW10)//[15:6]
#define REG_0078_TSP8 (0x078)
	#define TSP8_REG_MIU_FIXED_LAST_WD_EN_DONE_Z_0078_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_MIU_FIXED_LAST_WD_EN_DONE_Z_0078_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_MIU_FIXED_LAST_WD_EN_DONE_Z_0078_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_MIU_FIXED_LAST_WD_EN_DONE_Z_0078_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_MIU_FIXED_LAST_WD_EN_DONE_Z_0078_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_MIU_FIXED_LAST_WD_EN_DONE_Z_0078_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_MIU_FIXED_LAST_WD_EN_DONE_Z_0078_15_6 Fld(10, 6, AC_MSKW10)//[15:6]
#define REG_007C_TSP8 (0x07C)
	#define TSP8_REG_MIU_CHECK_MI2RDY_007C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_MIU_CHECK_MI2RDY_007C_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_MIU_CHECK_MI2RDY_007C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_MIU_CHECK_MI2RDY_007C_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_MIU_CHECK_MI2RDY_007C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_MIU_CHECK_MI2RDY_007C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_MIU_CHECK_MI2RDY_007C_15_6 Fld(10, 6, AC_MSKW10)//[15:6]
#define REG_0080_TSP8 (0x080)
	#define TSP8_REG_MIU_LAT_CYCLE_PER_TICK_0080_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0084_TSP8 (0x084)
	#define TSP8_REG_MIU_HIGHPRI_THOLD0_0084_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSP8_REG_MIU_HIGHPRI_THOLD0_0084_3_2 Fld(2, 2, AC_MSKB0)//[3:2]
	#define TSP8_REG_MIU_HIGHPRI_THOLD0_0084_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP8_REG_MIU_HIGHPRI_THOLD0_0084_9_8 Fld(2, 8, AC_MSKB1)//[9:8]
	#define TSP8_REG_MIU_HIGHPRI_THOLD0_0084_11_10 Fld(2, 10, AC_MSKB1)//[11:10]
	#define TSP8_REG_MIU_HIGHPRI_THOLD0_0084_13_12 Fld(2, 12, AC_MSKB1)//[13:12]
	#define TSP8_REG_MIU_HIGHPRI_THOLD0_0084_15_14 Fld(2, 14, AC_MSKB1)//[15:14]
#define REG_0088_TSP8 (0x088)
	#define TSP8_REG_MIU_HIGHPRI_THOLD1_0088_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSP8_REG_MIU_HIGHPRI_THOLD1_0088_3_2 Fld(2, 2, AC_MSKB0)//[3:2]
	#define TSP8_REG_MIU_HIGHPRI_THOLD1_0088_5_4 Fld(2, 4, AC_MSKB0)//[5:4]
	#define TSP8_REG_MIU_HIGHPRI_THOLD1_0088_7_6 Fld(2, 6, AC_MSKB0)//[7:6]
	#define TSP8_REG_MIU_HIGHPRI_THOLD1_0088_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_008C_TSP8 (0x08C)
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP8_REG_MIU_ABT_CONFIG0_008C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0090_TSP8 (0x090)
	#define TSP8_REG_MIU_RR_PRI_0090_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_MIU_RR_PRI_0090_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_MIU_RR_PRI_0090_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_MIU_RR_PRI_0090_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_MIU_RR_PRI_0090_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP8_REG_MIU_RR_PRI_0090_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0094_TSP8 (0x094)
	#define TSP8_REG_MIU_MERGE_EN_0094_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP8_REG_MIU_MERGE_EN_0094_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP8_REG_MIU_MERGE_EN_0094_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP8_REG_MIU_MERGE_EN_0094_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP8_REG_MIU_MERGE_EN_0094_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP8_REG_MIU_MERGE_EN_0094_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0098_TSP8 (0x098)
	#define TSP8_REG_ABT_STATUS_MUX_0098_3_0 Fld(4, 0, AC_MSKB0)//[3:0]

