[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generate"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cnt_Add|Cnt_Add>io_out_cnt",
    "sources":[
      "~Cnt_Add|Cnt_Add>io_in_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cnt_Add|Cnt_Add>io_out_en",
    "sources":[
      "~Cnt_Add|Cnt_Add>io_in_en"
    ]
  }
]