{
  "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "adc_pipe_encoder_TOP": {
      "attributes": {
        "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:12.1-62.10",
        "top": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "hdlname": "adc_pipe_encoder_TOP"
      },
      "parameter_default_values": {
        "BITS_ADC_STAGE": "00000000000000000000000000000001",
        "NUM_BITS": "00000000000000000000000000000011",
        "NUM_BITS_PER_STAGE": "00000000000000000000000000000010",
        "ONEHOT_WIDTH": "00000000000000000000000000000011",
        "REDUNDANCY": "00000000000000000000000000000001"
      },
      "ports": {
        "clock_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "d1_i": {
          "direction": "input",
          "bits": [ 4, 5, 6 ]
        },
        "d2_i": {
          "direction": "input",
          "bits": [ 7, 8, 9 ]
        },
        "d3_i": {
          "direction": "input",
          "bits": [ 10, 11, 12 ]
        },
        "d_o": {
          "direction": "output",
          "bits": [ 13, 14, 15 ]
        }
      },
      "cells": {
        "$auto$alumacc.cc:495:replace_alu$979": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:70.38-70.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 17, 18, 19 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 20, 21, 22 ],
            "X": [ 23, 24, 25 ],
            "Y": [ 26, 27, 28 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$982": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:70.38-70.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 29, 30 ],
            "B": [ "0", 31, 32 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 33, 34, 35 ],
            "X": [ 36, 37, 38 ],
            "Y": [ 39, 40, 41 ]
          }
        },
        "$auto$ff.cc:266:slice$969": {
          "hide_name": 1,
          "type": "$sdff",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 42 ],
            "Q": [ 32 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$970": {
          "hide_name": 1,
          "type": "$sdff",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 43 ],
            "Q": [ 31 ],
            "SRST": [ 44 ]
          }
        },
        "$auto$ff.cc:266:slice$974": {
          "hide_name": 1,
          "type": "$sdff",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "000",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 39, 40, 41 ],
            "Q": [ 17, 18, 19 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$975": {
          "hide_name": 1,
          "type": "$sdff",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "000",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 26, 27, 28 ],
            "Q": [ 13, 14, 15 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$opt_dff.cc:254:combine_resets$972": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 6 ],
            "Y": [ 44 ]
          }
        },
        "$flatten\\o2b_stage_1.$procmux$945": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.17-21.28|/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.13-22.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43, "0" ],
            "B": [ "0", "1" ],
            "S": [ 6 ],
            "Y": [ 45, 42 ]
          }
        },
        "$flatten\\o2b_stage_1.$procmux$948": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.17-21.28|/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.13-22.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 43 ]
          }
        },
        "$flatten\\o2b_stage_2.$procmux$945": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.17-21.28|/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.13-22.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46, "0" ],
            "B": [ "0", "1" ],
            "S": [ 9 ],
            "Y": [ 29, 30 ]
          }
        },
        "$flatten\\o2b_stage_2.$procmux$948": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.17-21.28|/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.13-22.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8 ],
            "Y": [ 46 ]
          }
        },
        "$flatten\\o2b_stage_3.$procmux$945": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.17-21.28|/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.13-22.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, "0" ],
            "B": [ "0", "1" ],
            "S": [ 12 ],
            "Y": [ 48, 16 ]
          }
        },
        "$flatten\\o2b_stage_3.$procmux$948": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.17-21.28|/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:21.13-22.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 11 ],
            "Y": [ 47 ]
          }
        },
        "encoder": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:53.7-59.6",
            "module": "$paramod$67e3fdef299baad15c967aaefb642a826d90b5e9\\adc_pipe_encoder",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "adc_pipe_encoder",
            "module_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:10.1-116.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "o2b_stage_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:32.41-35.6",
            "module": "$paramod\\onehot2bin\\WIDTH=s32'00000000000000000000000000000011",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "onehot2bin",
            "module_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:8.1-27.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "o2b_stage_2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:37.41-40.6",
            "module": "$paramod\\onehot2bin\\WIDTH=s32'00000000000000000000000000000011",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "onehot2bin",
            "module_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:8.1-27.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "o2b_stage_3": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:42.41-45.6",
            "module": "$paramod\\onehot2bin\\WIDTH=s32'00000000000000000000000000000011",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "onehot2bin",
            "module_src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:8.1-27.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        }
      },
      "netnames": {
        "$auto$alumacc.cc:511:replace_alu$980": {
          "hide_name": 1,
          "bits": [ 23, 24, 25 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$983": {
          "hide_name": 1,
          "bits": [ 36, 37, 38 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$981": {
          "hide_name": 1,
          "bits": [ 20, 21, 22 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$984": {
          "hide_name": 1,
          "bits": [ 33, 34, 35 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$opt_dff.cc:253:combine_resets$971": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "$auto$wreduce.cc:513:run$976": {
          "hide_name": 1,
          "bits": [ 43, "0" ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:18.5-24.8"
          }
        },
        "$auto$wreduce.cc:513:run$977": {
          "hide_name": 1,
          "bits": [ 46, "0" ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:18.5-24.8"
          }
        },
        "$auto$wreduce.cc:513:run$978": {
          "hide_name": 1,
          "bits": [ 47, "0" ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:18.5-24.8"
          }
        },
        "$flatten\\encoder.$add$/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:70$471_Y": {
          "hide_name": 1,
          "bits": [ 26, 27, 28 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:70.38-70.70"
          }
        },
        "$flatten\\encoder.$add$/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:70$472_Y": {
          "hide_name": 1,
          "bits": [ 39, 40, 41 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:70.38-70.70"
          }
        },
        "binary": {
          "hide_name": 0,
          "bits": [ 48, 16, 29, 30, 45, 42 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:29.44-29.50",
            "unused_bits": "0 4"
          }
        },
        "clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:13.16-13.23"
          }
        },
        "d1_i": {
          "hide_name": 0,
          "bits": [ 4, 5, 6 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:15.22-15.26"
          }
        },
        "d2_i": {
          "hide_name": 0,
          "bits": [ 7, 8, 9 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:16.22-16.26"
          }
        },
        "d3_i": {
          "hide_name": 0,
          "bits": [ 10, 11, 12 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:17.22-17.26"
          }
        },
        "d_o": {
          "hide_name": 0,
          "bits": [ 13, 14, 15 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:19.23-19.26"
          }
        },
        "encoder.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "encoder clock_i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:16.16-16.23"
          }
        },
        "encoder.d_last_stage_i": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "hdlname": "encoder d_last_stage_i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:19.105-19.119"
          }
        },
        "encoder.d_o": {
          "hide_name": 0,
          "bits": [ 13, 14, 15 ],
          "attributes": {
            "hdlname": "encoder d_o",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:21.32-21.35"
          }
        },
        "encoder.d_stage[0]": {
          "hide_name": 0,
          "bits": [ 16, "0", "0" ],
          "attributes": {
            "hdlname": "encoder d_stage[0]",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:31.21-31.28"
          }
        },
        "encoder.d_stage[1]": {
          "hide_name": 0,
          "bits": [ 29, 30, "0" ],
          "attributes": {
            "hdlname": "encoder d_stage[1]",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:31.21-31.28"
          }
        },
        "encoder.d_stage[2]": {
          "hide_name": 0,
          "bits": [ "0", 45, 42 ],
          "attributes": {
            "hdlname": "encoder d_stage[2]",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:31.21-31.28",
            "unused_bits": "1 "
          }
        },
        "encoder.d_stage_i": {
          "hide_name": 0,
          "bits": [ 29, 30, 45, 42 ],
          "attributes": {
            "hdlname": "encoder d_stage_i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:18.105-18.114",
            "unused_bits": "2"
          }
        },
        "encoder.pipeStage_sreg[0]": {
          "hide_name": 0,
          "bits": [ 13, 14, 15 ],
          "attributes": {
            "hdlname": "encoder pipeStage_sreg[0]",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35"
          }
        },
        "encoder.pipeStage_sreg[1]": {
          "hide_name": 0,
          "bits": [ 17, 18, 19 ],
          "attributes": {
            "hdlname": "encoder pipeStage_sreg[1]",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35"
          }
        },
        "encoder.pipeStage_sreg[2]": {
          "hide_name": 0,
          "bits": [ "0", 31, 32 ],
          "attributes": {
            "hdlname": "encoder pipeStage_sreg[2]",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35"
          }
        },
        "encoder.reset_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "encoder reset_i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:17.16-17.23"
          }
        },
        "o2b_stage_1.binary": {
          "hide_name": 0,
          "bits": [ 45, 42 ],
          "attributes": {
            "hdlname": "o2b_stage_1 binary",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:15.29-15.35",
            "unused_bits": "0 "
          }
        },
        "o2b_stage_1.binary_o": {
          "hide_name": 0,
          "bits": [ 45, 42 ],
          "attributes": {
            "hdlname": "o2b_stage_1 binary_o",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:12.37-12.45",
            "unused_bits": "0 "
          }
        },
        "o2b_stage_1.i": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "o2b_stage_1 i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:16.13-16.14"
          }
        },
        "o2b_stage_1.onehot_i": {
          "hide_name": 0,
          "bits": [ 4, 5, 6 ],
          "attributes": {
            "hdlname": "o2b_stage_1 onehot_i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:11.37-11.45",
            "unused_bits": "0 "
          }
        },
        "o2b_stage_2.binary": {
          "hide_name": 0,
          "bits": [ 29, 30 ],
          "attributes": {
            "hdlname": "o2b_stage_2 binary",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:15.29-15.35"
          }
        },
        "o2b_stage_2.binary_o": {
          "hide_name": 0,
          "bits": [ 29, 30 ],
          "attributes": {
            "hdlname": "o2b_stage_2 binary_o",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:12.37-12.45"
          }
        },
        "o2b_stage_2.i": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "o2b_stage_2 i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:16.13-16.14"
          }
        },
        "o2b_stage_2.onehot_i": {
          "hide_name": 0,
          "bits": [ 7, 8, 9 ],
          "attributes": {
            "hdlname": "o2b_stage_2 onehot_i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:11.37-11.45",
            "unused_bits": "0 "
          }
        },
        "o2b_stage_3.binary": {
          "hide_name": 0,
          "bits": [ 48, 16 ],
          "attributes": {
            "hdlname": "o2b_stage_3 binary",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:15.29-15.35",
            "unused_bits": "0 "
          }
        },
        "o2b_stage_3.binary_o": {
          "hide_name": 0,
          "bits": [ 48, 16 ],
          "attributes": {
            "hdlname": "o2b_stage_3 binary_o",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:12.37-12.45",
            "unused_bits": "0 "
          }
        },
        "o2b_stage_3.i": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "o2b_stage_3 i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:16.13-16.14"
          }
        },
        "o2b_stage_3.onehot_i": {
          "hide_name": 0,
          "bits": [ 10, 11, 12 ],
          "attributes": {
            "hdlname": "o2b_stage_3 onehot_i",
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/onehot2bin.v:11.37-11.45",
            "unused_bits": "0 "
          }
        },
        "reset_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder_TOP.v:14.16-14.23"
          }
        }
      }
    }
  }
}
