/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [10:0] celloutsig_0_7z;
  wire [27:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~celloutsig_1_2z;
  assign celloutsig_1_17z = ~celloutsig_1_16z;
  assign celloutsig_1_0z = in_data[117] | ~(in_data[149]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_11z = ~(celloutsig_1_5z ^ celloutsig_1_3z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[2] ^ celloutsig_0_2z[5]);
  assign celloutsig_0_14z = ~(celloutsig_0_11z ^ celloutsig_0_0z[3]);
  assign celloutsig_0_3z = in_data[54:52] >= in_data[43:41];
  assign celloutsig_1_7z = { in_data[116:114], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >= { celloutsig_1_4z[4:1], celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_14z = celloutsig_1_8z[27:21] >= { in_data[157:152], celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[7:5] >= in_data[69:67];
  assign celloutsig_1_16z = in_data[111:105] >= celloutsig_1_8z[19:13];
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z } >= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_1_3z = in_data[159] & ~(in_data[129]);
  assign celloutsig_0_13z = { celloutsig_0_7z[4:1], celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[3:0] };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_3z } * { celloutsig_0_8z[8:4], celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_2z[9], celloutsig_0_15z, celloutsig_0_5z } * { celloutsig_0_9z[4:0], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_0z[8] ? celloutsig_0_0z[7:0] : { 1'h0, celloutsig_0_0z[7:1] };
  assign celloutsig_1_10z = { in_data[117:112], celloutsig_1_5z, celloutsig_1_1z } != { celloutsig_1_4z[6:1], celloutsig_1_4z[1], celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_0z[5:0] !== { celloutsig_0_5z[3:0], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_9z = ~ { celloutsig_1_4z[3], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_18z = ~ { in_data[177:173], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[109:103], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z[6:1], celloutsig_1_4z[1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } | { in_data[144:116], celloutsig_1_6z };
  assign celloutsig_0_8z = { in_data[19:2], celloutsig_0_1z, celloutsig_0_1z } | { in_data[38:17], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_11z & celloutsig_0_8z[6];
  assign celloutsig_1_15z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_4z[4:1], celloutsig_1_4z[1], celloutsig_1_1z };
  assign celloutsig_1_1z = ~^ { in_data[126:123], celloutsig_1_0z };
  assign celloutsig_1_13z = ^ { in_data[187:185], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[94:86] >>> in_data[15:7];
  assign celloutsig_0_1z = celloutsig_0_0z[6:2] >>> celloutsig_0_0z[8:4];
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_4z[6:1], celloutsig_1_4z[1] } ^ { in_data[150], celloutsig_1_15z, celloutsig_1_4z[6:1], celloutsig_1_4z[1], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_0_2z = { celloutsig_0_0z[7], celloutsig_0_0z } ^ in_data[32:23];
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 11'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_7z = { in_data[11:10], celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_10z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_1z[3:2], celloutsig_0_3z, celloutsig_0_4z };
  assign { celloutsig_1_4z[2:1], celloutsig_1_4z[3], celloutsig_1_4z[6:4] } = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, in_data[114:112] } | { celloutsig_1_2z, celloutsig_1_0z, in_data[160], in_data[163:161] };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[136:128], out_data[108:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
