`timescale 1ns / 1ps

module Realtimeclock_tb;

	// Inputs
	reg clk_in;
	reg reset;

	// Outputs
	wire [5:0] seconds;
	wire [5:0] minutes;
	wire [4:0] hours;

	// Instantiate the Unit Under Test (UUT)
	TopModule uut (
		.clk_in(clk_in), 
		.reset(reset), 
		.seconds(seconds), 
		.minutes(minutes), 
		.hours(hours)
	);

	initial begin
		clk_in = 0;
        forever #10 clk_in = ~clk_in; // Generating a 50 MHz clock (20 ns period)
    end

    // Stimulus
    initial begin
        
        reset = 1;
        #100; // reset for 100 ns
        reset = 0;
		  
        #500; // observing behavior

        // Test reset functionality again
        reset = 1;
        #100; // reset for 100 ns
        reset = 0;

        #500; // observing behavior

        $finish; // End simulation
    end
// Monitoring the outputs
    initial begin
        $monitor("Time=%t | Seconds=%d | Minutes=%d | Hours=%d", $time, seconds, minutes, hours);
    end

      
endmodule

