

================================================================
== Synthesis Summary Report of 'half_adder'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 06:24:54 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        half_adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |         |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|   LUT   | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    |+ half_adder  |     -|  7.15|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  4 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| a         | ap_none | in        | 1        |
| b         | ap_none | in        | 1        |
| carry_out | ap_vld  | out       | 1        |
| sum       | ap_vld  | out       | 1        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| a         | in        | bool     |
| b         | in        | bool     |
| sum       | out       | bool&    |
| carry_out | out       | bool&    |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+------------------+---------+
| Argument  | HW Interface     | HW Type |
+-----------+------------------+---------+
| a         | a                | port    |
| b         | b                | port    |
| sum       | sum              | port    |
| sum       | sum_ap_vld       | port    |
| carry_out | carry_out        | port    |
| carry_out | carry_out_ap_vld | port    |
+-----------+------------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

