Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 17 17:15:32 2017
| Host         : EED0677 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: f1/newCLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: f2/newCLK_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.452        0.000                      0                   25        0.280        0.000                      0                   25        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.452        0.000                      0                   25        0.280        0.000                      0                   25        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (23.002%)  route 2.357ns (76.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.734     8.317    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.611    14.952    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[1]/C
                         clock pessimism              0.281    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X18Y111        FDRE (Setup_fdre_C_R)       -0.429    14.769    f1/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (23.002%)  route 2.357ns (76.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.734     8.317    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.611    14.952    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[2]/C
                         clock pessimism              0.281    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X18Y111        FDRE (Setup_fdre_C_R)       -0.429    14.769    f1/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (23.002%)  route 2.357ns (76.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.734     8.317    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.611    14.952    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[3]/C
                         clock pessimism              0.281    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X18Y111        FDRE (Setup_fdre_C_R)       -0.429    14.769    f1/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (23.002%)  route 2.357ns (76.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.734     8.317    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.611    14.952    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[4]/C
                         clock pessimism              0.281    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X18Y111        FDRE (Setup_fdre_C_R)       -0.429    14.769    f1/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.704ns (24.112%)  route 2.216ns (75.888%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.594     8.176    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.610    14.951    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[5]/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X18Y112        FDRE (Setup_fdre_C_R)       -0.429    14.768    f1/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.704ns (24.112%)  route 2.216ns (75.888%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.594     8.176    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.610    14.951    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[6]/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X18Y112        FDRE (Setup_fdre_C_R)       -0.429    14.768    f1/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.704ns (24.112%)  route 2.216ns (75.888%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.594     8.176    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.610    14.951    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[7]/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X18Y112        FDRE (Setup_fdre_C_R)       -0.429    14.768    f1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.704ns (24.112%)  route 2.216ns (75.888%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.594     8.176    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.610    14.951    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[8]/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X18Y112        FDRE (Setup_fdre_C_R)       -0.429    14.768    f1/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.704ns (25.905%)  route 2.014ns (74.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.392     7.974    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.609    14.950    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[10]/C
                         clock pessimism              0.306    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X18Y113        FDRE (Setup_fdre_C_R)       -0.429    14.792    f1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 f1/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.704ns (25.905%)  route 2.014ns (74.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.735     5.256    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.456     5.712 f  f1/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.814     6.526    f1/COUNT[9]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.650 f  f1/COUNT[11]_i_4/O
                         net (fo=2, routed)           0.808     7.458    f1/COUNT[11]_i_4_n_0
    SLICE_X19Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  f1/COUNT[11]_i_1/O
                         net (fo=11, routed)          0.392     7.974    f1/COUNT[11]_i_1_n_0
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.609    14.950    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[11]/C
                         clock pessimism              0.306    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X18Y113        FDRE (Setup_fdre_C_R)       -0.429    14.792    f1/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  6.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.643     1.527    f1/CLK_IBUF_BUFG
    SLICE_X20Y111        FDRE                                         r  f1/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.141     1.668 f  f1/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.185     1.852    f1/COUNT[0]
    SLICE_X20Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  f1/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    f1/COUNT[0]_i_1_n_0
    SLICE_X20Y111        FDRE                                         r  f1/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.917     2.045    f1/CLK_IBUF_BUFG
    SLICE_X20Y111        FDRE                                         r  f1/COUNT_reg[0]/C
                         clock pessimism             -0.518     1.527    
    SLICE_X20Y111        FDRE (Hold_fdre_C_D)         0.091     1.618    f1/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 f2/newCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/newCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.666     1.550    f2/CLK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  f2/newCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.691 f  f2/newCLK_reg/Q
                         net (fo=2, routed)           0.185     1.875    f2/clk_counter_reg[0]
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.920 r  f2/newCLK_i_1/O
                         net (fo=1, routed)           0.000     1.920    f2/p_1_in
    SLICE_X0Y120         FDRE                                         r  f2/newCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.939     2.067    f2/CLK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  f2/newCLK_reg/C
                         clock pessimism             -0.517     1.550    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.091     1.641    f2/newCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.644     1.528    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  f1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.134     1.802    f1/COUNT[3]
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.913 r  f1/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    f1/data0[3]
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.917     2.045    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[3]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.105     1.633    f1/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.643     1.527    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  f1/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.134     1.801    f1/COUNT[7]
    SLICE_X18Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  f1/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    f1/data0[7]
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.915     2.043    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[7]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X18Y112        FDRE (Hold_fdre_C_D)         0.105     1.632    f1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 f1/newCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/newCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.642     1.526    f1/CLK_IBUF_BUFG
    SLICE_X19Y113        FDRE                                         r  f1/newCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y113        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  f1/newCLK_reg/Q
                         net (fo=16, routed)          0.193     1.859    f1/clk_20k
    SLICE_X19Y113        LUT3 (Prop_lut3_I2_O)        0.045     1.904 r  f1/newCLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.904    f1/newCLK_i_1__0_n_0
    SLICE_X19Y113        FDRE                                         r  f1/newCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.914     2.042    f1/CLK_IBUF_BUFG
    SLICE_X19Y113        FDRE                                         r  f1/newCLK_reg/C
                         clock pessimism             -0.516     1.526    
    SLICE_X19Y113        FDRE (Hold_fdre_C_D)         0.091     1.617    f1/newCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.642     1.526    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  f1/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.144     1.810    f1/COUNT[11]
    SLICE_X18Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.921 r  f1/COUNT_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.921    f1/data0[11]
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.914     2.042    f1/CLK_IBUF_BUFG
    SLICE_X18Y113        FDRE                                         r  f1/COUNT_reg[11]/C
                         clock pessimism             -0.516     1.526    
    SLICE_X18Y113        FDRE (Hold_fdre_C_D)         0.105     1.631    f1/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.288ns (66.099%)  route 0.148ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.643     1.527    f1/CLK_IBUF_BUFG
    SLICE_X20Y111        FDRE                                         r  f1/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  f1/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.148     1.815    f1/COUNT[0]
    SLICE_X18Y111        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.962 r  f1/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    f1/data0[1]
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.917     2.045    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[1]/C
                         clock pessimism             -0.482     1.563    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.105     1.668    f1/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.644     1.528    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  f1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.134     1.802    f1/COUNT[3]
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.946 r  f1/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    f1/data0[4]
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.917     2.045    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[4]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.105     1.633    f1/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.643     1.527    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  f1/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.134     1.801    f1/COUNT[7]
    SLICE_X18Y112        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.945 r  f1/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    f1/data0[8]
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.915     2.043    f1/CLK_IBUF_BUFG
    SLICE_X18Y112        FDRE                                         r  f1/COUNT_reg[8]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X18Y112        FDRE (Hold_fdre_C_D)         0.105     1.632    f1/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 f1/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.316ns (68.146%)  route 0.148ns (31.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.643     1.527    f1/CLK_IBUF_BUFG
    SLICE_X20Y111        FDRE                                         r  f1/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  f1/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.148     1.815    f1/COUNT[0]
    SLICE_X18Y111        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.990 r  f1/COUNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    f1/data0[2]
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.917     2.045    f1/CLK_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  f1/COUNT_reg[2]/C
                         clock pessimism             -0.482     1.563    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.105     1.668    f1/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y111  f1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y113  f1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y113  f1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y111  f1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y111  f1/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y111  f1/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y111  f1/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y112  f1/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y112  f1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y113  f1/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y113  f1/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y112  f1/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y112  f1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y112  f1/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y112  f1/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y113  f1/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y113  f1/newCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y113  f1/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y113  f1/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y111  f1/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y111  f1/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y111  f1/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y111  f1/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y111  f1/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   f2/newCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y111  f1/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y113  f1/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y113  f1/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y111  f1/COUNT_reg[1]/C



