Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Oct 22 00:53:17 2023
| Host         : r7515ed520 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/chiaen/caravel-soc_fpga-lab/submit_fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (127)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: genblk1.axi_current_state_reg[0]/Q (HIGH)

genblk1.axi_next_state_reg[0]/G
genblk1.axi_next_state_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: genblk1.axi_current_state_reg[1]/Q (HIGH)

genblk1.axi_next_state_reg[0]/G
genblk1.axi_next_state_reg[1]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

genblk1.axi_next_state_reg[0]/D
genblk1.axi_next_state_reg[1]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (127)
--------------------------------
 There are 127 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.752        0.000                      0                  272        0.140        0.000                      0                  272        2.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.752        0.000                      0                  272        0.140        0.000                      0                  272        2.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 genblk1.length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 3.071ns (60.074%)  route 2.041ns (39.926%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.length_reg[4]/Q
                         net (fo=3, unplaced)         0.664     3.598    genblk1.length[4]
                                                                      r  sm_tlast_OBUF_inst_i_34/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.165 r  sm_tlast_OBUF_inst_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     4.174    sm_tlast_OBUF_inst_i_34_n_0
                                                                      r  sm_tlast_OBUF_inst_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.291 r  sm_tlast_OBUF_inst_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     4.291    sm_tlast_OBUF_inst_i_33_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.408 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.408    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.525 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.525    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.642 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.642    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.759 r  sm_tlast_OBUF_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     4.759    sm_tlast_OBUF_inst_i_14_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.015 r  sm_tlast_OBUF_inst_i_13/O[2]
                         net (fo=1, unplaced)         0.905     5.920    genblk1.next_state2[27]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.221 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.221    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.795 r  sm_tlast_OBUF_inst_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.258    genblk1.next_state16_in
                                                                      r  genblk1.current_state[2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.310     7.568 r  genblk1.current_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.568    genblk1.next_state[2]
                         FDRE                                         r  genblk1.current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.current_state_reg[2]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.044     8.320    genblk1.current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 2.034ns (55.543%)  route 1.628ns (44.457%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    data_A_OBUF[4]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  genblk1.data_address_pointer_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    genblk1.data_address_pointer_reg[4]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.946 r  genblk1.data_address_pointer_reg[8]_i_4/O[3]
                         net (fo=1, unplaced)         0.618     5.564    genblk1.data_address_pointer_reg[8]_i_4_n_4
                                                                      r  genblk1.data_address_pointer[8]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.307     5.871 r  genblk1.data_address_pointer[8]_i_3/O
                         net (fo=1, unplaced)         0.000     5.871    genblk1.data_address_pointer[8]_i_3_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     6.118 r  genblk1.data_address_pointer_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.118    genblk1.data_address_pointer_reg[8]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[8]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 2.070ns (58.607%)  route 1.462ns (41.393%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    data_A_OBUF[4]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  genblk1.data_address_pointer_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    genblk1.data_address_pointer_reg[4]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  genblk1.data_address_pointer_reg[8]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    genblk1.data_address_pointer_reg[8]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[11]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  genblk1.data_address_pointer_reg[11]_i_6/O[2]
                         net (fo=1, unplaced)         0.452     5.440    genblk1.data_address_pointer_reg[11]_i_6_n_5
                                                                      r  genblk1.data_address_pointer[11]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.301     5.741 r  genblk1.data_address_pointer[11]_i_4/O
                         net (fo=1, unplaced)         0.000     5.741    genblk1.data_address_pointer[11]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[11]_i_2/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.988 r  genblk1.data_address_pointer_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.000     5.988    genblk1.data_address_pointer_reg[11]_i_2_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[11]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 2.156ns (61.990%)  route 1.322ns (38.010%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    data_A_OBUF[4]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  genblk1.data_address_pointer_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    genblk1.data_address_pointer_reg[4]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  genblk1.data_address_pointer_reg[8]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    genblk1.data_address_pointer_reg[8]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[11]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.069 r  genblk1.data_address_pointer_reg[11]_i_6/O[1]
                         net (fo=1, unplaced)         0.312     5.381    genblk1.data_address_pointer_reg[11]_i_6_n_6
                                                                      r  genblk1.data_address_pointer[10]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.306     5.687 r  genblk1.data_address_pointer[10]_i_3/O
                         net (fo=1, unplaced)         0.000     5.687    genblk1.data_address_pointer[10]_i_3_n_0
                                                                      r  genblk1.data_address_pointer_reg[10]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.934 r  genblk1.data_address_pointer_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.934    genblk1.data_address_pointer_reg[10]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[10]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.953ns (57.189%)  route 1.462ns (42.811%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    data_A_OBUF[4]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  genblk1.data_address_pointer_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    genblk1.data_address_pointer_reg[4]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.871 r  genblk1.data_address_pointer_reg[8]_i_4/O[2]
                         net (fo=1, unplaced)         0.452     5.323    genblk1.data_address_pointer_reg[8]_i_4_n_5
                                                                      r  genblk1.data_address_pointer[7]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.301     5.624 r  genblk1.data_address_pointer[7]_i_3/O
                         net (fo=1, unplaced)         0.000     5.624    genblk1.data_address_pointer[7]_i_3_n_0
                                                                      r  genblk1.data_address_pointer_reg[7]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.871 r  genblk1.data_address_pointer_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     5.871    genblk1.data_address_pointer_reg[7]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[7]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.039ns (60.666%)  route 1.322ns (39.334%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    data_A_OBUF[4]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  genblk1.data_address_pointer_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    genblk1.data_address_pointer_reg[4]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.952 r  genblk1.data_address_pointer_reg[8]_i_4/O[1]
                         net (fo=1, unplaced)         0.312     5.264    genblk1.data_address_pointer_reg[8]_i_4_n_6
                                                                      r  genblk1.data_address_pointer[6]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.306     5.570 r  genblk1.data_address_pointer[6]_i_3/O
                         net (fo=1, unplaced)         0.000     5.570    genblk1.data_address_pointer[6]_i_3_n_0
                                                                      r  genblk1.data_address_pointer_reg[6]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.817 r  genblk1.data_address_pointer_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     5.817    genblk1.data_address_pointer_reg[6]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[6]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.040ns (60.696%)  route 1.321ns (39.304%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    data_A_OBUF[4]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  genblk1.data_address_pointer_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    genblk1.data_address_pointer_reg[4]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  genblk1.data_address_pointer_reg[8]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    genblk1.data_address_pointer_reg[8]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[11]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.964 r  genblk1.data_address_pointer_reg[11]_i_6/O[0]
                         net (fo=1, unplaced)         0.311     5.275    genblk1.data_address_pointer_reg[11]_i_6_n_7
                                                                      r  genblk1.data_address_pointer[9]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     5.570 r  genblk1.data_address_pointer[9]_i_3/O
                         net (fo=1, unplaced)         0.000     5.570    genblk1.data_address_pointer[9]_i_3_n_0
                                                                      r  genblk1.data_address_pointer_reg[9]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.817 r  genblk1.data_address_pointer_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.000     5.817    genblk1.data_address_pointer_reg[9]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[9]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[9]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.679ns (51.049%)  route 1.610ns (48.951%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    data_A_OBUF[3]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.647     4.573 r  genblk1.data_address_pointer_reg[4]_i_4/O[3]
                         net (fo=1, unplaced)         0.618     5.191    genblk1.data_address_pointer_reg[4]_i_4_n_4
                                                                      r  genblk1.data_address_pointer[4]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.307     5.498 r  genblk1.data_address_pointer[4]_i_3/O
                         net (fo=1, unplaced)         0.000     5.498    genblk1.data_address_pointer[4]_i_3_n_0
                                                                      r  genblk1.data_address_pointer_reg[4]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  genblk1.data_address_pointer_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.745    genblk1.data_address_pointer_reg[4]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.923ns (59.279%)  route 1.321ns (40.721%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    data_A_OBUF[4]
                                                                      r  genblk1.data_address_pointer_reg[4]_i_4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  genblk1.data_address_pointer_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    genblk1.data_address_pointer_reg[4]_i_4_n_0
                                                                      r  genblk1.data_address_pointer_reg[8]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.847 r  genblk1.data_address_pointer_reg[8]_i_4/O[0]
                         net (fo=1, unplaced)         0.311     5.158    genblk1.data_address_pointer_reg[8]_i_4_n_7
                                                                      r  genblk1.data_address_pointer[5]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     5.453 r  genblk1.data_address_pointer[5]_i_3/O
                         net (fo=1, unplaced)         0.000     5.453    genblk1.data_address_pointer[5]_i_3_n_0
                                                                      r  genblk1.data_address_pointer_reg[5]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.700 r  genblk1.data_address_pointer_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.700    genblk1.data_address_pointer_reg[5]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[5]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 genblk1.data_address_saver_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.data_address_pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 1.262ns (39.648%)  route 1.921ns (60.352%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.128 - 6.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_saver_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.data_address_saver_reg[6]/Q
                         net (fo=5, unplaced)         0.993     3.927    genblk1.data_address_saver[6]
                                                                      r  genblk1.data_address_saver[11]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  genblk1.data_address_saver[11]_i_7/O
                         net (fo=1, unplaced)         0.449     4.671    genblk1.data_address_saver[11]_i_7_n_0
                                                                      r  genblk1.data_address_saver[11]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.795 f  genblk1.data_address_saver[11]_i_3/O
                         net (fo=20, unplaced)        0.479     5.274    genblk1.data_address_saver[11]_i_3_n_0
                                                                      f  genblk1.data_address_pointer[2]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.398 r  genblk1.data_address_pointer[2]_i_2/O
                         net (fo=1, unplaced)         0.000     5.398    genblk1.data_address_pointer[2]_i_2_n_0
                                                                      r  genblk1.data_address_pointer_reg[2]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.639 r  genblk1.data_address_pointer_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.639    genblk1.data_address_pointer_reg[2]_i_1_n_0
                         FDRE                                         r  genblk1.data_address_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     8.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[2]/C
                         clock pessimism              0.184     8.311    
                         clock uncertainty           -0.035     8.276    
                         FDRE (Setup_fdre_C_D)        0.080     8.356    genblk1.data_address_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 genblk1.ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.ap_done_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1.ap_done_reg_n_0
                                                                      r  genblk1.ap_done_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.061 r  genblk1.ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    genblk1.ap_done_i_1_n_0
                         FDRE                                         r  genblk1.ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_done_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.ap_done_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 genblk1.ap_idle_reg/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.ap_idle_reg/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.ap_idle_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1.ap_idle
                                                                      r  genblk1.ap_idle_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.061 r  genblk1.ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    genblk1.ap_idle_i_1_n_0
                         FDSE                                         r  genblk1.ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.ap_idle_reg/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    genblk1.ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 genblk1.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.counter_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    genblk1.counter_reg[2]
                                                                      r  genblk1.counter[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  genblk1.counter[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.065    p_0_in__1[3]
                         FDRE                                         r  genblk1.counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 genblk1.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.counter_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.counter_reg[1]
                                                                      r  genblk1.counter[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  genblk1.counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in__1[1]
                         FDRE                                         r  genblk1.counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.counter_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.counter_reg[0]
                                                                      f  genblk1.counter[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.068 r  genblk1.counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in__1[0]
                         FDRE                                         r  genblk1.counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 genblk1.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.counter_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.counter_reg[0]
                                                                      r  genblk1.counter[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.071 r  genblk1.counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    p_0_in__1[2]
                         FDRE                                         r  genblk1.counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.cal_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.cal_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.cal_result_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                                                                      r  genblk1.cal_result[11]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  genblk1.cal_result[11]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.cal_result[11]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[11]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.cal_result_reg[11]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.cal_result_reg[11]_i_1_n_5
                         FDRE                                         r  genblk1.cal_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.cal_result_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.cal_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.cal_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.cal_result_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[14]
                                                                      r  genblk1.cal_result[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  genblk1.cal_result[15]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.cal_result[15]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[15]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.cal_result_reg[15]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.cal_result_reg[15]_i_1_n_5
                         FDRE                                         r  genblk1.cal_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.cal_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.cal_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.cal_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.cal_result_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[2]
                                                                      r  genblk1.cal_result[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  genblk1.cal_result[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.cal_result[3]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[3]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.cal_result_reg[3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.cal_result_reg[3]_i_1_n_5
                         FDRE                                         r  genblk1.cal_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.cal_result_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.cal_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.cal_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.cal_result_reg[6]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[6]
                                                                      r  genblk1.cal_result[7]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  genblk1.cal_result[7]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.cal_result[7]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[7]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.cal_result_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.cal_result_reg[7]_i_1_n_5
                         FDRE                                         r  genblk1.cal_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.cal_result_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.000       3.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.ap_done_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         6.000       5.000                genblk1.ap_idle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.ap_start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.awready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.axi_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.axi_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.cal_result_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000                genblk1.cal_result_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_done_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         3.000       2.500                genblk1.ap_idle_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         3.000       2.500                genblk1.ap_idle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.arready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.arready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.awready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.awready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_done_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         3.000       2.500                genblk1.ap_idle_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         3.000       2.500                genblk1.ap_idle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.ap_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.arready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.arready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500                genblk1.awready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500                genblk1.awready_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.906ns (68.853%)  route 2.219ns (31.147%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.774 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     3.385    tap_A03_in[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     3.691 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.491    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.126 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.126    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.609ns (64.794%)  route 2.504ns (35.206%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.905     3.378    tap_A03_in[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     3.679 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.479    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.114 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.114    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.994ns  (logic 3.978ns (56.883%)  route 3.015ns (43.117%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.479 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.956     3.435    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.559 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.359    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.994 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.994    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.994ns  (logic 3.978ns (56.883%)  route 3.015ns (43.117%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.479 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.956     3.435    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.559 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.359    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.994 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.994    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.994ns  (logic 3.978ns (56.883%)  route 3.015ns (43.117%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.479 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.956     3.435    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.559 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.359    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.994 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.994    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 4.680ns (68.030%)  route 2.199ns (31.970%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.538 r  tap_A_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.600     3.138    tap_A03_in[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     3.445 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.245    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.880 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.880    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.463ns (66.998%)  route 2.198ns (33.002%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     2.322 r  tap_A_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.599     2.921    tap_A03_in[5]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306     3.227 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.027    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.662 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.662    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 4.277ns (64.633%)  route 2.340ns (35.367%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.147 r  tap_A_OBUF[7]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.741     2.888    tap_A03_in[4]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.183 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.983    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.618 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.618    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 3.978ns (60.823%)  route 2.562ns (39.177%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.479 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.503     2.982    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.106 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.906    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.541 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.541    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 3.978ns (60.823%)  route 2.562ns (39.177%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.479 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.503     2.982    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[1]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.106 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.906    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.541 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.541    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            genblk1.axi_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      f  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  rready_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    rready_IBUF
                                                                      f  genblk1.axi_next_state_reg[1]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  genblk1.axi_next_state_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    genblk1.axi_next_state_reg[1]_i_1_n_0
                         LDCE                                         r  genblk1.axi_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            genblk1.axi_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      f  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  rready_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    rready_IBUF
                                                                      f  genblk1.axi_next_state_reg[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.583 r  genblk1.axi_next_state_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.axi_next_state_reg[0]_i_1_n_0
                         LDCE                                         r  genblk1.axi_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 5.705ns (66.760%)  route 2.841ns (33.240%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.length_reg[4]/Q
                         net (fo=3, unplaced)         0.664     3.598    genblk1.length[4]
                                                                      r  sm_tlast_OBUF_inst_i_34/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.165 r  sm_tlast_OBUF_inst_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     4.174    sm_tlast_OBUF_inst_i_34_n_0
                                                                      r  sm_tlast_OBUF_inst_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.291 r  sm_tlast_OBUF_inst_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     4.291    sm_tlast_OBUF_inst_i_33_n_0
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.408 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.408    sm_tlast_OBUF_inst_i_21_n_0
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.525 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.525    sm_tlast_OBUF_inst_i_20_n_0
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.642 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.642    sm_tlast_OBUF_inst_i_19_n_0
                                                                      r  sm_tlast_OBUF_inst_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.759 r  sm_tlast_OBUF_inst_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     4.759    sm_tlast_OBUF_inst_i_14_n_0
                                                                      r  sm_tlast_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.015 r  sm_tlast_OBUF_inst_i_13/O[2]
                         net (fo=1, unplaced)         0.905     5.920    genblk1.next_state2[27]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.221 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.221    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.795 r  sm_tlast_OBUF_inst_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.258    genblk1.next_state16_in
                                                                      r  sm_tlast_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.310     7.568 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.368    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.003 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    11.003    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.save_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 4.558ns (67.802%)  route 2.165ns (32.198%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.save_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.save_araddr_reg[4]/Q
                         net (fo=33, unplaced)        0.738     3.672    genblk1.save_araddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.480 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.489    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.820 r  tap_A_OBUF[11]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.438    tap_A02_in[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.307     5.745 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.545    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.180 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.180    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.save_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.478ns  (logic 4.322ns (66.724%)  route 2.156ns (33.276%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.save_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.save_araddr_reg[4]/Q
                         net (fo=33, unplaced)        0.738     3.672    genblk1.save_araddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903     4.575 r  tap_A_OBUF[7]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.193    tap_A02_in[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.307     5.500 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.300    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.935 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.935    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.save_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 4.477ns (69.137%)  route 1.999ns (30.863%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.save_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.save_araddr_reg[4]/Q
                         net (fo=33, unplaced)        0.738     3.672    genblk1.save_araddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.480 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.489    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.745 r  tap_A_OBUF[11]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     5.197    tap_A02_in[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.301     5.498 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.298    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.933 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.933    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.save_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 4.563ns (71.058%)  route 1.859ns (28.942%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.save_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.save_araddr_reg[4]/Q
                         net (fo=33, unplaced)        0.738     3.672    genblk1.save_araddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.480 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.489    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.826 r  tap_A_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, unplaced)         0.312     5.138    tap_A02_in[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.306     5.444 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.244    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.879 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.879    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 3.555ns (56.238%)  route 2.767ns (43.762%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.current_state_reg[1]/Q
                         net (fo=71, unplaced)        0.832     3.766    genblk1.current_state[1]
                                                                      r  tap_A_OBUF[5]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.085 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=4, unplaced)         1.135     5.220    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.344 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.144    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.779 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.779    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 3.555ns (56.238%)  route 2.767ns (43.762%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.current_state_reg[1]/Q
                         net (fo=71, unplaced)        0.832     3.766    genblk1.current_state[1]
                                                                      r  tap_A_OBUF[5]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.085 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=4, unplaced)         1.135     5.220    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.344 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.144    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.779 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.779    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.save_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 4.447ns (70.537%)  route 1.858ns (29.463%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.save_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.save_araddr_reg[4]/Q
                         net (fo=33, unplaced)        0.738     3.672    genblk1.save_araddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.480 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.489    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.721 r  tap_A_OBUF[11]_inst_i_3/O[0]
                         net (fo=1, unplaced)         0.311     5.032    tap_A02_in[8]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     5.327 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.127    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.762 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.762    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.save_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 4.252ns (68.125%)  route 1.990ns (31.875%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.save_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.save_araddr_reg[4]/Q
                         net (fo=33, unplaced)        0.738     3.672    genblk1.save_araddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839     4.511 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     4.963    tap_A02_in[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.301     5.264 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.064    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.699 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.699    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 3.555ns (58.161%)  route 2.558ns (41.839%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.current_state_reg[1]/Q
                         net (fo=71, unplaced)        0.832     3.766    genblk1.current_state[1]
                                                                      r  tap_A_OBUF[5]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.085 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=4, unplaced)         0.926     5.011    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.135 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.935    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.570 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.570    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.axi_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.axi_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.248ns (60.075%)  route 0.165ns (39.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.axi_current_state_reg[1]/Q
                         net (fo=46, unplaced)        0.165     0.989    genblk1.axi_current_state[1]
                                                                      r  genblk1.axi_next_state_reg[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.090 r  genblk1.axi_next_state_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.090    genblk1.axi_next_state_reg[1]_i_1_n_0
                         LDCE                                         r  genblk1.axi_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.axi_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            genblk1.axi_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.245ns (43.793%)  route 0.314ns (56.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.axi_current_state_reg[0]/Q
                         net (fo=46, unplaced)        0.314     1.139    genblk1.axi_current_state[0]
                                                                      f  genblk1.axi_next_state_reg[0]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.237 r  genblk1.axi_next_state_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.237    genblk1.axi_next_state_reg[0]_i_1_n_0
                         LDCE                                         r  genblk1.axi_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.arready_reg/Q
                         net (fo=1, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.awready_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_address_pointer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_address_pointer_reg[10]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_address_pointer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_address_pointer_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_address_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_address_pointer_reg[2]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_address_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_address_pointer_reg[3]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_address_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_address_pointer_reg[4]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_address_pointer_reg[5]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           367 Endpoints
Min Delay           367 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 8.651ns (79.051%)  route 2.292ns (20.949%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.cal_result_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.cal_result_reg[23]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.cal_result_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.cal_result_reg[27]_i_2_n_4
                                                                      r  genblk1.cal_result[27]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.cal_result[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.230    genblk1.cal_result[27]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  genblk1.cal_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    genblk1.cal_result_reg[27]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.943 r  genblk1.cal_result_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    10.943    genblk1.cal_result_reg[31]_i_2_n_6
                         FDRE                                         r  genblk1.cal_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.937ns  (logic 8.645ns (79.040%)  route 2.292ns (20.960%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.cal_result_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.cal_result_reg[23]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.cal_result_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.cal_result_reg[27]_i_2_n_4
                                                                      r  genblk1.cal_result[27]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.cal_result[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.230    genblk1.cal_result[27]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  genblk1.cal_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    genblk1.cal_result_reg[27]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.937 r  genblk1.cal_result_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    10.937    genblk1.cal_result_reg[31]_i_2_n_4
                         FDRE                                         r  genblk1.cal_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.862ns  (logic 8.570ns (78.895%)  route 2.292ns (21.105%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.cal_result_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.cal_result_reg[23]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.cal_result_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.cal_result_reg[27]_i_2_n_4
                                                                      r  genblk1.cal_result[27]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.cal_result[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.230    genblk1.cal_result[27]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  genblk1.cal_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    genblk1.cal_result_reg[27]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.862 r  genblk1.cal_result_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    10.862    genblk1.cal_result_reg[31]_i_2_n_5
                         FDRE                                         r  genblk1.cal_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 8.546ns (78.848%)  route 2.292ns (21.152%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.cal_result_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.cal_result_reg[23]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.cal_result_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.cal_result_reg[27]_i_2_n_4
                                                                      r  genblk1.cal_result[27]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  genblk1.cal_result[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.230    genblk1.cal_result[27]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  genblk1.cal_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    genblk1.cal_result_reg[27]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.838 r  genblk1.cal_result_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    10.838    genblk1.cal_result_reg[31]_i_2_n_7
                         FDRE                                         r  genblk1.cal_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.826ns  (logic 8.534ns (78.825%)  route 2.292ns (21.175%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.cal_result_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.cal_result_reg[23]_i_2_n_4
                                                                      r  genblk1.cal_result[23]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.cal_result[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.113    genblk1.cal_result[23]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  genblk1.cal_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    genblk1.cal_result_reg[23]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.826 r  genblk1.cal_result_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.826    genblk1.cal_result_reg[27]_i_1_n_6
                         FDRE                                         r  genblk1.cal_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.820ns  (logic 8.528ns (78.813%)  route 2.292ns (21.187%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.cal_result_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.cal_result_reg[23]_i_2_n_4
                                                                      r  genblk1.cal_result[23]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.cal_result[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.113    genblk1.cal_result[23]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  genblk1.cal_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    genblk1.cal_result_reg[23]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.820 r  genblk1.cal_result_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.820    genblk1.cal_result_reg[27]_i_1_n_4
                         FDRE                                         r  genblk1.cal_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.745ns  (logic 8.453ns (78.665%)  route 2.292ns (21.335%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.cal_result_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.cal_result_reg[23]_i_2_n_4
                                                                      r  genblk1.cal_result[23]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.cal_result[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.113    genblk1.cal_result[23]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  genblk1.cal_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    genblk1.cal_result_reg[23]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.745 r  genblk1.cal_result_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.745    genblk1.cal_result_reg[27]_i_1_n_5
                         FDRE                                         r  genblk1.cal_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.721ns  (logic 8.429ns (78.618%)  route 2.292ns (21.382%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.cal_result_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.cal_result_reg[19]_i_2_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.cal_result_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.cal_result_reg[23]_i_2_n_4
                                                                      r  genblk1.cal_result[23]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  genblk1.cal_result[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.113    genblk1.cal_result[23]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  genblk1.cal_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    genblk1.cal_result_reg[23]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.721 r  genblk1.cal_result_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.721    genblk1.cal_result_reg[27]_i_1_n_7
                         FDRE                                         r  genblk1.cal_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.596ns  (logic 8.313ns (78.450%)  route 2.283ns (21.550%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.cal_result_reg[19]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.576    genblk1.cal_result_reg[19]_i_2_n_4
                                                                      r  genblk1.cal_result[19]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  genblk1.cal_result[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.883    genblk1.cal_result[19]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  genblk1.cal_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    genblk1.cal_result_reg[19]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.596 r  genblk1.cal_result_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.596    genblk1.cal_result_reg[23]_i_1_n_6
                         FDRE                                         r  genblk1.cal_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.cal_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.590ns  (logic 8.307ns (78.438%)  route 2.283ns (21.562%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.cal_result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.cal_result1__0_n_106
                                                                      r  genblk1.cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.cal_result1__1_n_105
                                                                      r  genblk1.cal_result[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.cal_result[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.cal_result[19]_i_9_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.cal_result_reg[19]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     9.576    genblk1.cal_result_reg[19]_i_2_n_4
                                                                      r  genblk1.cal_result[19]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  genblk1.cal_result[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.883    genblk1.cal_result[19]_i_3_n_0
                                                                      r  genblk1.cal_result_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  genblk1.cal_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    genblk1.cal_result_reg[19]_i_1_n_0
                                                                      r  genblk1.cal_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.590 r  genblk1.cal_result_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.590    genblk1.cal_result_reg[23]_i_1_n_4
                         FDRE                                         r  genblk1.cal_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cal_result_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.axi_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.axi_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.axi_next_state_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.axi_next_state_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    genblk1.axi_next_state[0]
                         FDRE                                         r  genblk1.axi_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi_current_state_reg[0]/C

Slack:                    inf
  Source:                 genblk1.axi_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.axi_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.axi_next_state_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.axi_next_state_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    genblk1.axi_next_state[1]
                         FDRE                                         r  genblk1.axi_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi_current_state_reg[1]/C

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            genblk1.length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                         FDRE                                         r  genblk1.length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            genblk1.length_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                         FDRE                                         r  genblk1.length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            genblk1.length_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                         FDRE                                         r  genblk1.length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            genblk1.length_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                         FDRE                                         r  genblk1.length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            genblk1.length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                         FDRE                                         r  genblk1.length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            genblk1.length_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                         FDRE                                         r  genblk1.length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            genblk1.length_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                         FDRE                                         r  genblk1.length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            genblk1.length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                         FDRE                                         r  genblk1.length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=177, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.length_reg[16]/C





