Classic Timing Analyzer report for HW
Mon May 13 18:30:32 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 6.851 ns                         ; Registrador:inst|Saida[8]                                                                           ; PC[8]                        ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 133.28 MHz ( period = 7.503 ns ) ; Registrador:inst7|Saida[1]                                                                          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4] ; MUXMDR:inst16|Out[4]         ; CLK        ; CLK      ; 62           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                     ;                              ;            ;          ; 62           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.328 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.325 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 133.74 MHz ( period = 7.477 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.296 ns                ;
; N/A                                     ; 133.92 MHz ( period = 7.467 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.283 ns                ;
; N/A                                     ; 134.73 MHz ( period = 7.422 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.245 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 135.54 MHz ( period = 7.378 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 135.57 MHz ( period = 7.376 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.181 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 136.20 MHz ( period = 7.342 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 136.24 MHz ( period = 7.340 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 137.04 MHz ( period = 7.297 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.127 ns                ;
; N/A                                     ; 137.08 MHz ( period = 7.295 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 137.29 MHz ( period = 7.284 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.103 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 137.38 MHz ( period = 7.279 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.098 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 138.12 MHz ( period = 7.240 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 138.24 MHz ( period = 7.234 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.055 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.037 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.029 ns                ;
; N/A                                     ; 138.75 MHz ( period = 7.207 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 139.39 MHz ( period = 7.174 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.008 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 139.63 MHz ( period = 7.162 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 139.65 MHz ( period = 7.161 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 139.66 MHz ( period = 7.160 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.986 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 139.72 MHz ( period = 7.157 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.981 ns                ;
; N/A                                     ; 140.49 MHz ( period = 7.118 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 140.53 MHz ( period = 7.116 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 140.67 MHz ( period = 7.109 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.937 ns                ;
; N/A                                     ; 140.71 MHz ( period = 7.107 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.935 ns                ;
; N/A                                     ; 140.85 MHz ( period = 7.100 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.928 ns                ;
; N/A                                     ; 140.90 MHz ( period = 7.097 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 141.00 MHz ( period = 7.092 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 141.06 MHz ( period = 7.089 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; Registrador:inst|Saida[4]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.899 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.923 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 141.26 MHz ( period = 7.079 ns )                    ; Registrador:inst|Saida[4]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.896 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.890 ns                ;
; N/A                                     ; 141.90 MHz ( period = 7.047 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.888 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.857 ns                ;
; N/A                                     ; 142.17 MHz ( period = 7.034 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.855 ns                ;
; N/A                                     ; 142.23 MHz ( period = 7.031 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.850 ns                ;
; N/A                                     ; 142.29 MHz ( period = 7.028 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.847 ns                ;
; N/A                                     ; 142.37 MHz ( period = 7.024 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 142.43 MHz ( period = 7.021 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 142.96 MHz ( period = 6.995 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.813 ns                ;
; N/A                                     ; 143.10 MHz ( period = 6.988 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 143.12 MHz ( period = 6.987 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.798 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 143.18 MHz ( period = 6.984 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.795 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.810 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.789 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 143.74 MHz ( period = 6.957 ns )                    ; Registrador:inst|Saida[4]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 143.78 MHz ( period = 6.955 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.774 ns                ;
; N/A                                     ; 143.78 MHz ( period = 6.955 ns )                    ; Registrador:inst|Saida[4]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.779 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; MUXMDR:inst16|Out[3]                  ; Registrador:inst17|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 144.57 MHz ( period = 6.917 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.730 ns                ;
; N/A                                     ; 144.63 MHz ( period = 6.914 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.727 ns                ;
; N/A                                     ; 144.63 MHz ( period = 6.914 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 144.84 MHz ( period = 6.904 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.730 ns                ;
; N/A                                     ; 144.95 MHz ( period = 6.899 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.723 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.707 ns                ;
; N/A                                     ; 145.39 MHz ( period = 6.878 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.694 ns                ;
; N/A                                     ; 145.56 MHz ( period = 6.870 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 145.60 MHz ( period = 6.868 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.696 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.691 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.689 ns                ;
; N/A                                     ; 145.77 MHz ( period = 6.860 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.678 ns                ;
; N/A                                     ; 146.33 MHz ( period = 6.834 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 146.35 MHz ( period = 6.833 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 146.35 MHz ( period = 6.833 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.653 ns                ;
; N/A                                     ; 146.39 MHz ( period = 6.831 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.648 ns                ;
; N/A                                     ; 146.39 MHz ( period = 6.831 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.657 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.633 ns                ;
; N/A                                     ; 146.82 MHz ( period = 6.811 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.630 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.618 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 147.28 MHz ( period = 6.790 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.605 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.598 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.588 ns                ;
; N/A                                     ; 147.86 MHz ( period = 6.763 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 147.99 MHz ( period = 6.757 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.575 ns                ;
; N/A                                     ; 148.28 MHz ( period = 6.744 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 148.35 MHz ( period = 6.741 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.564 ns                ;
; N/A                                     ; 148.37 MHz ( period = 6.740 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.559 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 148.57 MHz ( period = 6.731 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.533 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.531 ns                ;
; N/A                                     ; 149.14 MHz ( period = 6.705 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.523 ns                ;
; N/A                                     ; 149.19 MHz ( period = 6.703 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.521 ns                ;
; N/A                                     ; 149.28 MHz ( period = 6.699 ns )                    ; Instr_Reg:inst3|Instr15_0[3]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 149.28 MHz ( period = 6.699 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.514 ns                ;
; N/A                                     ; 149.34 MHz ( period = 6.696 ns )                    ; Instr_Reg:inst3|Instr15_0[3]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.34 MHz ( period = 6.696 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 149.50 MHz ( period = 6.689 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.81 MHz ( period = 6.675 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.494 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.499 ns                ;
; N/A                                     ; 149.88 MHz ( period = 6.672 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.491 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.482 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.480 ns                ;
; N/A                                     ; 150.29 MHz ( period = 6.654 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.464 ns                ;
; N/A                                     ; 150.33 MHz ( period = 6.652 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.466 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 150.58 MHz ( period = 6.641 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.480 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.478 ns                ;
; N/A                                     ; 150.78 MHz ( period = 6.632 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 150.83 MHz ( period = 6.630 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.458 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.454 ns                ;
; N/A                                     ; 150.94 MHz ( period = 6.625 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.445 ns                ;
; N/A                                     ; 151.10 MHz ( period = 6.618 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.449 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.441 ns                ;
; N/A                                     ; 151.22 MHz ( period = 6.613 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.439 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 151.35 MHz ( period = 6.607 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.431 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.425 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.425 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.430 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.412 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 152.11 MHz ( period = 6.574 ns )                    ; Instr_Reg:inst3|Instr15_0[3]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.398 ns                ;
; N/A                                     ; 152.11 MHz ( period = 6.574 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.398 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Instr_Reg:inst3|Instr15_0[3]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.383 ns                ;
; N/A                                     ; 152.39 MHz ( period = 6.562 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.376 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 152.77 MHz ( period = 6.546 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.371 ns                ;
; N/A                                     ; 152.84 MHz ( period = 6.543 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 153.05 MHz ( period = 6.534 ns )                    ; Instr_Reg:inst3|Instr15_0[4]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 153.07 MHz ( period = 6.533 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 153.12 MHz ( period = 6.531 ns )                    ; Instr_Reg:inst3|Instr15_0[4]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 153.23 MHz ( period = 6.526 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.360 ns                ;
; N/A                                     ; 153.37 MHz ( period = 6.520 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 6.339 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.336 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; Instr_Reg:inst3|Instr15_0[6]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 153.68 MHz ( period = 6.507 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 6.326 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; Instr_Reg:inst3|Instr15_0[6]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 154.01 MHz ( period = 6.493 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 154.01 MHz ( period = 6.493 ns )                    ; Registrador:inst|Saida[4]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; 154.27 MHz ( period = 6.482 ns )                    ; Instr_Reg:inst3|Instr15_0[8]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.298 ns                ;
; N/A                                     ; 154.32 MHz ( period = 6.480 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.294 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; Instr_Reg:inst3|Instr15_0[8]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.295 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 154.42 MHz ( period = 6.476 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 154.75 MHz ( period = 6.462 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 154.87 MHz ( period = 6.457 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 155.23 MHz ( period = 6.442 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.79 MHz ( period = 6.419 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 155.91 MHz ( period = 6.414 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 156.03 MHz ( period = 6.409 ns )                    ; Instr_Reg:inst3|Instr15_0[4]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; Instr_Reg:inst3|Instr15_0[4]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 156.10 MHz ( period = 6.406 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.224 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                              ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                           ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]            ; MUXMDR:inst16|Out[4]  ; CLK        ; CLK      ; None                       ; None                       ; 1.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]            ; MUXMDR:inst16|Out[3]  ; CLK        ; CLK      ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]            ; MUXMDR:inst16|Out[2]  ; CLK        ; CLK      ; None                       ; None                       ; 1.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[18] ; CLK        ; CLK      ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]            ; MUXMDR:inst16|Out[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]            ; MUXMDR:inst16|Out[7]  ; CLK        ; CLK      ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[14] ; CLK        ; CLK      ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[13] ; CLK        ; CLK      ; None                       ; None                       ; 1.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7] ; MUXMDR:inst16|Out[31] ; CLK        ; CLK      ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[15] ; CLK        ; CLK      ; None                       ; None                       ; 1.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[20] ; CLK        ; CLK      ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]            ; MUXMDR:inst16|Out[6]  ; CLK        ; CLK      ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[11] ; CLK        ; CLK      ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]            ; MUXMDR:inst16|Out[5]  ; CLK        ; CLK      ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[12] ; CLK        ; CLK      ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]            ; MUXMDR:inst16|Out[0]  ; CLK        ; CLK      ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0] ; MUXMDR:inst16|Out[24] ; CLK        ; CLK      ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[16] ; CLK        ; CLK      ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[9]  ; CLK        ; CLK      ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2] ; MUXMDR:inst16|Out[26] ; CLK        ; CLK      ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[10] ; CLK        ; CLK      ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[30] ; CLK        ; CLK      ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[30] ; CLK        ; CLK      ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[8]  ; CLK        ; CLK      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[23] ; CLK        ; CLK      ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[22] ; CLK        ; CLK      ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[23] ; CLK        ; CLK      ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[21] ; CLK        ; CLK      ; None                       ; None                       ; 2.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[6] ; MUXMDR:inst16|Out[30] ; CLK        ; CLK      ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[5] ; MUXMDR:inst16|Out[29] ; CLK        ; CLK      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4] ; MUXMDR:inst16|Out[28] ; CLK        ; CLK      ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[22] ; CLK        ; CLK      ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[17] ; CLK        ; CLK      ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[23] ; CLK        ; CLK      ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3] ; MUXMDR:inst16|Out[27] ; CLK        ; CLK      ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[20] ; CLK        ; CLK      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[22] ; CLK        ; CLK      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[21] ; CLK        ; CLK      ; None                       ; None                       ; 2.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[11] ; CLK        ; CLK      ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[8]  ; CLK        ; CLK      ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[12] ; CLK        ; CLK      ; None                       ; None                       ; 2.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[24] ; CLK        ; CLK      ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[10] ; CLK        ; CLK      ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[21] ; CLK        ; CLK      ; None                       ; None                       ; 2.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[9]  ; CLK        ; CLK      ; None                       ; None                       ; 2.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[17] ; CLK        ; CLK      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[18] ; CLK        ; CLK      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[20] ; CLK        ; CLK      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[26] ; CLK        ; CLK      ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[31] ; CLK        ; CLK      ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[16] ; CLK        ; CLK      ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[14] ; CLK        ; CLK      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[18] ; CLK        ; CLK      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[19] ; CLK        ; CLK      ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[15] ; CLK        ; CLK      ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[13] ; CLK        ; CLK      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[29] ; CLK        ; CLK      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[31] ; CLK        ; CLK      ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[28] ; CLK        ; CLK      ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[24] ; CLK        ; CLK      ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[1] ; MUXMDR:inst16|Out[25] ; CLK        ; CLK      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[17] ; CLK        ; CLK      ; None                       ; None                       ; 2.526 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+----------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To     ; From Clock ;
+-------+--------------+------------+----------------------------+--------+------------+
; N/A   ; None         ; 6.851 ns   ; Registrador:inst|Saida[8]  ; PC[8]  ; CLK        ;
; N/A   ; None         ; 6.520 ns   ; Registrador:inst|Saida[9]  ; PC[9]  ; CLK        ;
; N/A   ; None         ; 6.339 ns   ; Registrador:inst|Saida[6]  ; PC[6]  ; CLK        ;
; N/A   ; None         ; 6.318 ns   ; Registrador:inst|Saida[12] ; PC[12] ; CLK        ;
; N/A   ; None         ; 6.305 ns   ; Registrador:inst|Saida[25] ; PC[25] ; CLK        ;
; N/A   ; None         ; 6.301 ns   ; Registrador:inst|Saida[27] ; PC[27] ; CLK        ;
; N/A   ; None         ; 6.298 ns   ; Registrador:inst|Saida[30] ; PC[30] ; CLK        ;
; N/A   ; None         ; 6.273 ns   ; Registrador:inst|Saida[14] ; PC[14] ; CLK        ;
; N/A   ; None         ; 6.272 ns   ; Registrador:inst|Saida[28] ; PC[28] ; CLK        ;
; N/A   ; None         ; 6.266 ns   ; Registrador:inst|Saida[2]  ; PC[2]  ; CLK        ;
; N/A   ; None         ; 6.236 ns   ; Registrador:inst|Saida[1]  ; PC[1]  ; CLK        ;
; N/A   ; None         ; 6.145 ns   ; Registrador:inst|Saida[11] ; PC[11] ; CLK        ;
; N/A   ; None         ; 6.076 ns   ; Registrador:inst|Saida[5]  ; PC[5]  ; CLK        ;
; N/A   ; None         ; 6.061 ns   ; Registrador:inst|Saida[7]  ; PC[7]  ; CLK        ;
; N/A   ; None         ; 6.042 ns   ; Registrador:inst|Saida[29] ; PC[29] ; CLK        ;
; N/A   ; None         ; 6.028 ns   ; Registrador:inst|Saida[4]  ; PC[4]  ; CLK        ;
; N/A   ; None         ; 6.020 ns   ; Registrador:inst|Saida[18] ; PC[18] ; CLK        ;
; N/A   ; None         ; 6.014 ns   ; Registrador:inst|Saida[19] ; PC[19] ; CLK        ;
; N/A   ; None         ; 5.984 ns   ; Registrador:inst|Saida[0]  ; PC[0]  ; CLK        ;
; N/A   ; None         ; 5.955 ns   ; Registrador:inst|Saida[26] ; PC[26] ; CLK        ;
; N/A   ; None         ; 5.924 ns   ; Registrador:inst|Saida[22] ; PC[22] ; CLK        ;
; N/A   ; None         ; 5.909 ns   ; Registrador:inst|Saida[23] ; PC[23] ; CLK        ;
; N/A   ; None         ; 5.906 ns   ; Registrador:inst|Saida[24] ; PC[24] ; CLK        ;
; N/A   ; None         ; 5.865 ns   ; Registrador:inst|Saida[31] ; PC[31] ; CLK        ;
; N/A   ; None         ; 5.821 ns   ; Registrador:inst|Saida[10] ; PC[10] ; CLK        ;
; N/A   ; None         ; 5.785 ns   ; Registrador:inst|Saida[21] ; PC[21] ; CLK        ;
; N/A   ; None         ; 5.781 ns   ; Registrador:inst|Saida[16] ; PC[16] ; CLK        ;
; N/A   ; None         ; 5.775 ns   ; Registrador:inst|Saida[13] ; PC[13] ; CLK        ;
; N/A   ; None         ; 5.775 ns   ; Registrador:inst|Saida[17] ; PC[17] ; CLK        ;
; N/A   ; None         ; 5.770 ns   ; Registrador:inst|Saida[15] ; PC[15] ; CLK        ;
; N/A   ; None         ; 5.758 ns   ; Registrador:inst|Saida[20] ; PC[20] ; CLK        ;
; N/A   ; None         ; 5.677 ns   ; Registrador:inst|Saida[3]  ; PC[3]  ; CLK        ;
+-------+--------------+------------+----------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 13 18:30:31 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MUXMDR:inst16|Out[30]" is a latch
    Warning: Node "MUXMDR:inst16|Out[31]" is a latch
    Warning: Node "MUXMDR:inst16|Out[29]" is a latch
    Warning: Node "MUXMDR:inst16|Out[28]" is a latch
    Warning: Node "MUXMDR:inst16|Out[26]" is a latch
    Warning: Node "MUXMDR:inst16|Out[27]" is a latch
    Warning: Node "MUXMDR:inst16|Out[24]" is a latch
    Warning: Node "MUXMDR:inst16|Out[25]" is a latch
    Warning: Node "MUXMDR:inst16|Out[22]" is a latch
    Warning: Node "MUXMDR:inst16|Out[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[20]" is a latch
    Warning: Node "MUXMDR:inst16|Out[21]" is a latch
    Warning: Node "MUXMDR:inst16|Out[18]" is a latch
    Warning: Node "MUXMDR:inst16|Out[19]" is a latch
    Warning: Node "MUXMDR:inst16|Out[16]" is a latch
    Warning: Node "MUXMDR:inst16|Out[17]" is a latch
    Warning: Node "MUXMDR:inst16|Out[14]" is a latch
    Warning: Node "MUXMDR:inst16|Out[0]" is a latch
    Warning: Node "MUXMDR:inst16|Out[1]" is a latch
    Warning: Node "MUXMDR:inst16|Out[2]" is a latch
    Warning: Node "MUXMDR:inst16|Out[3]" is a latch
    Warning: Node "MUXMDR:inst16|Out[4]" is a latch
    Warning: Node "MUXMDR:inst16|Out[5]" is a latch
    Warning: Node "MUXMDR:inst16|Out[6]" is a latch
    Warning: Node "MUXMDR:inst16|Out[7]" is a latch
    Warning: Node "MUXMDR:inst16|Out[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[12]" is a latch
    Warning: Node "MUXMDR:inst16|Out[13]" is a latch
    Warning: Node "MUXMDR:inst16|Out[10]" is a latch
    Warning: Node "MUXMDR:inst16|Out[11]" is a latch
    Warning: Node "MUXMDR:inst16|Out[8]" is a latch
    Warning: Node "MUXMDR:inst16|Out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MUXMDR:inst16|Mux32~0" as buffer
    Info: Detected ripple clock "Controler:inst15|MDRMux[0]" as buffer
    Info: Detected ripple clock "Controler:inst15|MDRMux[1]" as buffer
Info: Clock "CLK" has Internal fmax of 133.28 MHz between source register "Registrador:inst7|Saida[1]" and destination register "Registrador:inst12|Saida[31]" (period= 7.503 ns)
    Info: + Longest register to register delay is 7.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 1; REG Node = 'Registrador:inst7|Saida[1]'
        Info: 2: + IC(0.248 ns) + CELL(0.346 ns) = 0.594 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 4; COMB Node = 'MuxUlaSourceA:inst9|Mux1~0'
        Info: 3: + IC(0.608 ns) + CELL(0.357 ns) = 1.559 ns; Loc. = LCCOMB_X21_Y15_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[2]~3'
        Info: 4: + IC(0.266 ns) + CELL(0.272 ns) = 2.097 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~7'
        Info: 5: + IC(0.204 ns) + CELL(0.154 ns) = 2.455 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 6: + IC(0.212 ns) + CELL(0.053 ns) = 2.720 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~54'
        Info: 7: + IC(0.694 ns) + CELL(0.053 ns) = 3.467 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~50'
        Info: 8: + IC(0.491 ns) + CELL(0.053 ns) = 4.011 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~46'
        Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 4.274 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~42'
        Info: 10: + IC(0.376 ns) + CELL(0.053 ns) = 4.703 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~38'
        Info: 11: + IC(0.301 ns) + CELL(0.053 ns) = 5.057 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~34'
        Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 5.321 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~30'
        Info: 13: + IC(0.571 ns) + CELL(0.053 ns) = 5.945 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 14: + IC(0.220 ns) + CELL(0.053 ns) = 6.218 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~22'
        Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~18'
        Info: 16: + IC(0.364 ns) + CELL(0.053 ns) = 6.914 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~10'
        Info: 17: + IC(0.206 ns) + CELL(0.053 ns) = 7.173 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Mux0~1'
        Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 7.328 ns; Loc. = LCFF_X30_Y14_N3; Fanout = 2; REG Node = 'Registrador:inst12|Saida[31]'
        Info: Total cell delay = 1.920 ns ( 26.20 % )
        Info: Total interconnect delay = 5.408 ns ( 73.80 % )
    Info: - Smallest clock skew is 0.009 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y14_N3; Fanout = 2; REG Node = 'Registrador:inst12|Saida[31]'
            Info: Total cell delay = 1.472 ns ( 59.33 % )
            Info: Total interconnect delay = 1.009 ns ( 40.67 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 1; REG Node = 'Registrador:inst7|Saida[1]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]" and destination pin or register "MUXMDR:inst16|Out[4]" for clock "CLK" (Hold time is 1.803 ns)
    Info: + Largest clock skew is 3.010 ns
        Info: + Longest clock path from clock "CLK" to destination register is 5.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.239 ns) + CELL(0.712 ns) = 2.805 ns; Loc. = LCFF_X5_Y15_N29; Fanout = 26; REG Node = 'Controler:inst15|MDRMux[1]'
            Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 3.371 ns; Loc. = LCCOMB_X6_Y15_N18; Fanout = 1; COMB Node = 'MUXMDR:inst16|Mux32~0'
            Info: 4: + IC(1.008 ns) + CELL(0.000 ns) = 4.379 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'MUXMDR:inst16|Mux32~0clkctrl'
            Info: 5: + IC(0.907 ns) + CELL(0.053 ns) = 5.339 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 1; REG Node = 'MUXMDR:inst16|Out[4]'
            Info: Total cell delay = 1.847 ns ( 34.59 % )
            Info: Total interconnect delay = 3.492 ns ( 65.41 % )
        Info: - Shortest clock path from clock "CLK" to source memory is 2.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.660 ns) + CELL(0.472 ns) = 2.329 ns; Loc. = M4K_X20_Y14; Fanout = 2; MEM Node = 'Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]'
            Info: Total cell delay = 1.326 ns ( 56.93 % )
            Info: Total interconnect delay = 1.003 ns ( 43.07 % )
    Info: - Micro clock to output delay of source is 0.136 ns
    Info: - Shortest memory to register delay is 1.071 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y14; Fanout = 2; MEM Node = 'Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|q_a[4]'
        Info: 2: + IC(0.792 ns) + CELL(0.228 ns) = 1.071 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 1; REG Node = 'MUXMDR:inst16|Out[4]'
        Info: Total cell delay = 0.279 ns ( 26.05 % )
        Info: Total interconnect delay = 0.792 ns ( 73.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "CLK" to destination pin "PC[8]" through register "Registrador:inst|Saida[8]" is 6.851 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X21_Y15_N3; Fanout = 3; REG Node = 'Registrador:inst|Saida[8]'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N3; Fanout = 3; REG Node = 'Registrador:inst|Saida[8]'
        Info: 2: + IC(2.137 ns) + CELL(2.144 ns) = 4.281 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'PC[8]'
        Info: Total cell delay = 2.144 ns ( 50.08 % )
        Info: Total interconnect delay = 2.137 ns ( 49.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Mon May 13 18:30:33 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


