// Seed: 3588112071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire module_0;
  assign module_1.id_1 = 0;
  assign id_11 = id_12;
  wire id_16;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2
    , id_14,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    output tri0 id_6,
    output wor id_7,
    output wor id_8
    , id_15,
    input wand id_9,
    input tri1 id_10,
    output wand id_11,
    output uwire id_12
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_14,
      id_14,
      id_16
  );
endmodule
