#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000013ed17f6dd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000013ed17f82b0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0000013ed18035d0_0 .var "clk", 0 0;
v0000013ed1802ef0_0 .var "d", 0 0;
v0000013ed1802bd0_0 .net "d0", 0 0, v0000013ed18024a0_0;  1 drivers
S_0000013ed193d700 .scope module, "a" "siso" 3 4, 4 12 0, S_0000013ed17f82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v0000013ed1802540_0 .net "clk", 0 0, v0000013ed18035d0_0;  1 drivers
v0000013ed18025e0_0 .net "d", 0 0, v0000013ed1802ef0_0;  1 drivers
v0000013ed1802680_0 .net "d0", 0 0, v0000013ed18024a0_0;  alias, 1 drivers
v0000013ed1802720_0 .net "q1", 0 0, v0000013ed193da20_0;  1 drivers
v0000013ed18027c0_0 .net "q2", 0 0, v0000013ed17d2950_0;  1 drivers
v0000013ed1802a90_0 .net "q3", 0 0, v0000013ed1802130_0;  1 drivers
S_0000013ed193d890 .scope module, "a" "dff" 4 16, 4 1 0, S_0000013ed193d700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v0000013ed17f7060_0 .net "clk", 0 0, v0000013ed18035d0_0;  alias, 1 drivers
v0000013ed17f8440_0 .net "d", 0 0, v0000013ed1802ef0_0;  alias, 1 drivers
v0000013ed193da20_0 .var "d0", 0 0;
E_0000013ed193ae10 .event posedge, v0000013ed17f7060_0;
S_0000013ed17d2720 .scope module, "b" "dff" 4 17, 4 1 0, S_0000013ed193d700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v0000013ed193dac0_0 .net "clk", 0 0, v0000013ed18035d0_0;  alias, 1 drivers
v0000013ed17d28b0_0 .net "d", 0 0, v0000013ed193da20_0;  alias, 1 drivers
v0000013ed17d2950_0 .var "d0", 0 0;
S_0000013ed17d29f0 .scope module, "c" "dff" 4 18, 4 1 0, S_0000013ed193d700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v0000013ed1801ff0_0 .net "clk", 0 0, v0000013ed18035d0_0;  alias, 1 drivers
v0000013ed1802090_0 .net "d", 0 0, v0000013ed17d2950_0;  alias, 1 drivers
v0000013ed1802130_0 .var "d0", 0 0;
S_0000013ed18021d0 .scope module, "d1" "dff" 4 19, 4 1 0, S_0000013ed193d700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v0000013ed1802360_0 .net "clk", 0 0, v0000013ed18035d0_0;  alias, 1 drivers
v0000013ed1802400_0 .net "d", 0 0, v0000013ed1802130_0;  alias, 1 drivers
v0000013ed18024a0_0 .var "d0", 0 0;
    .scope S_0000013ed193d890;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ed193da20_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0000013ed193d890;
T_1 ;
    %wait E_0000013ed193ae10;
    %load/vec4 v0000013ed17f8440_0;
    %assign/vec4 v0000013ed193da20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000013ed17d2720;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ed17d2950_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000013ed17d2720;
T_3 ;
    %wait E_0000013ed193ae10;
    %load/vec4 v0000013ed17d28b0_0;
    %assign/vec4 v0000013ed17d2950_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000013ed17d29f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ed1802130_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000013ed17d29f0;
T_5 ;
    %wait E_0000013ed193ae10;
    %load/vec4 v0000013ed1802090_0;
    %assign/vec4 v0000013ed1802130_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000013ed18021d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ed18024a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000013ed18021d0;
T_7 ;
    %wait E_0000013ed193ae10;
    %load/vec4 v0000013ed1802400_0;
    %assign/vec4 v0000013ed18024a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000013ed17f82b0;
T_8 ;
    %vpi_call/w 3 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 7 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 3 8 "$monitor", $time, " d=%b,clk=%b,d0=%b", v0000013ed1802ef0_0, v0000013ed18035d0_0, v0000013ed1802bd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000013ed17f82b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ed18035d0_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0000013ed18035d0_0;
    %inv;
    %store/vec4 v0000013ed18035d0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000013ed17f82b0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ed1802ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ed1802ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ed1802ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ed1802ef0_0, 0, 1;
    %delay 40, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "SISOTB.sv";
    "SISO.sv";
