Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: nextCheck_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: nextCheck_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1466.8
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.2)
Data arrival time: 416.8
Slack: 1050.0
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     12    37,   75                       
nextCheck_reg[1]/CK->Q   DFF_X1*                 rr    164.2    164.2    164.2      0.0      0.0      9.4     79.0     13    37,   37  /PD_TOP        (1.10)
i_0_0_28/A2->ZN          NOR2_X4                 rf    177.6     13.4     13.1      0.3     15.3      1.5      7.8      2    37,   37  /PD_TOP        (1.10)
i_0_0_27/A2->ZN          AND3_X4                 ff    208.3     30.7     30.7      0.0      6.4      1.7      6.8      2    37,   37  /PD_TOP        (1.10)
i_0_0_15/A->ZN           AOI221_X2               fr    307.2     98.9     98.9      0.0      6.8      1.7      9.6      2    37,   37  /PD_TOP        (1.10)
i_0_0_8/A2->ZN           NAND3_X4                rf    339.5     32.3     32.3      0.0     67.4      0.8      5.0      1    37,   37  /PD_TOP        (1.10)
i_0_0_6/A2->ZN           AOI22_X4                fr    377.3     37.8     37.8      0.0     11.3      0.8      4.8      1    37,   37  /PD_TOP        (1.10)
i_0_0_5/B2->ZN           OAI21_X4                rf    398.4     21.1     21.1      0.0     25.5      0.7      4.7      1    37,   37  /PD_TOP        (1.10)
i_0_0_4/A->ZN            OAI21_X2                fr    416.8     18.4     18.4      0.0      9.6      0.7      1.9      1    37,   37  /PD_TOP        (1.10)
nextCheck_reg[1]/D       DFF_X1                   r    416.8      0.0               0.0     15.0                             37,   37  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[3]
    (Clocked by rtDefaultClock R)
Endpoint: nextCheck_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1466.8
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.2)
Data arrival time: 1123.8
Slack: 343.0
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[3]                    {set_input_delay}        f    700.0    700.0    700.0                        5.6     13.5      2    37,    0                       
i_0_0_58/A4->ZN          NOR4_X4                 fr    806.3    106.3    105.9      0.4    100.0      0.8      4.8      1    37,   37  /PD_TOP        (1.10)
i_0_0_57/B1->ZN          AOI21_X4                rf    834.3     28.0     28.0      0.0     43.9      2.8     13.3      4    37,   37  /PD_TOP        (1.10)
i_0_0_56/A2->ZN          OR2_X4                  ff    885.1     50.8     50.7      0.1     11.3      2.1     11.9      3    37,   37  /PD_TOP        (1.10)
i_0_0_27/A1->ZN          AND3_X4                 ff    915.3     30.2     30.2      0.0     10.3      1.7      6.8      2    37,   37  /PD_TOP        (1.10)
i_0_0_15/A->ZN           AOI221_X2               fr   1014.2     98.9     98.9      0.0      6.8      1.7      9.6      2    37,   37  /PD_TOP        (1.10)
i_0_0_8/A2->ZN           NAND3_X4                rf   1046.5     32.3     32.3      0.0     67.4      0.8      5.0      1    37,   37  /PD_TOP        (1.10)
i_0_0_6/A2->ZN           AOI22_X4                fr   1084.3     37.8     37.8      0.0     11.3      0.8      4.8      1    37,   37  /PD_TOP        (1.10)
i_0_0_5/B2->ZN           OAI21_X4                rf   1105.4     21.1     21.1      0.0     25.5      0.7      4.7      1    37,   37  /PD_TOP        (1.10)
i_0_0_4/A->ZN            OAI21_X2                fr   1123.8     18.4     18.4      0.0      9.6      0.7      1.9      1    37,   37  /PD_TOP        (1.10)
nextCheck_reg[1]/D       DFF_X1                   r   1123.8      0.0               0.0     15.0                             37,   37  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: fdoor_reg/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 200.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 114.8
Slack: 85.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     12    37,   75                       
fdoor_reg/CK->Q          DFF_X1                  rr    114.4    114.4    114.4      0.0      0.0      4.9     14.9      1    37,   37  /PD_TOP        (1.10)
fdoor                                             r    114.8      0.4               0.4     36.8                             75,   37                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
