#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 22 12:31:43 2022
# Process ID: 7908
# Current directory: C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16260 C:\projects\BIT-MIPS\bitmips_experiments\lab3\single_cycle\single_cycle.xpr
# Log file: C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle/vivado.log
# Journal file: C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle/single_cycle.xpr
INFO: [Project 1-313] Project file moved from '/home/fky/code/git/mine/bitmips_experiments/lab3/single_cycle' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../Downloads/myCPU/PC_ALU.v', nor could it be found using path 'C:/home/fky/Downloads/myCPU/PC_ALU.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle/single_cycle.ip_user_files', nor could it be found using path 'C:/home/fky/code/git/mine/bitmips_experiments/lab3/single_cycle/single_cycle.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 877.863 ; gain = 214.129
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/../Downloads/myCPU/PC_ALU.v] -no_script -reset -force -quiet
remove_files  C:/../Downloads/myCPU/PC_ALU.v
close_project
open_project C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 22 12:41:42 2022. For additional details about this file, please refer to the WebTalk help file at C:/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 22 12:41:42 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 970.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/mipstest/dmem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/mipstest/imem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
MyCPU Running..
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 976.293 ; gain = 5.945
set_property -name {xsim.elaborate.debug_level} -value {all} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\projects\BIT-MIPS\bitmips_experiments\MyCPU\MyCPU.srcs\sources_1\new\cpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\projects\BIT-MIPS\bitmips_experiments\MyCPU\MyCPU.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.457 ; gain = 3.422
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug all --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug all --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/mipstest/dmem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/mipstest/imem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
MyCPU Running..
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.457 ; gain = 0.000
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.debug_level} -value {typical} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: File C:/mipstest/dmem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/mipstest/imem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
MyCPU Running..
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1041.770 ; gain = 8.605
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: File C:/mipstest/dmem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/mipstest/imem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 39
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 40
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 41
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 42
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 43
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 44
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 45
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 47
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 49
MyCPU Running..
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.988 ; gain = 8.387
update_compile_order -fileset sources_1
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 39
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 40
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 41
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 42
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 43
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 44
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 45
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 47
WARNING: Data truncated while reading Datafile: C:/mipstest/imem_init.txt, while loading at index: 49
MyCPU Running..
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.570 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/pc_value}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/inst}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/Ctrl}} 
add_bp {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} 40
remove_bps -file {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} -line 40
add_bp {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} 41
remove_bps -file {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} -line 41
run 10 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/iMem/imem}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 38
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 39
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 40
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 41
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 42
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 44
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 46
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 48
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.559 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 38
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 39
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 40
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 41
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 42
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 44
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 46
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 48
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 38
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 39
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 40
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 41
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 42
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 44
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 45
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 46
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 47
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 48
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 50
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 52
WARNING: Data truncated while reading Datafile: C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/imem_init.txt, while loading at index: 54
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/dmem_init.txt
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/RegFile/regs}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/dmem_init.txt
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/projects/BIT-MIPS/bitmips_experiments/test/singletest/dmem_init.txt
MyCPU Running..
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.559 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/RegFile/reg_we}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/RegFile/wb_addr}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/RegFile/wb_data}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/ex_imm}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/RegFile/regs[1]}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/RegFile/regs[2]}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/RegFile/regs[3]}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu_top/ALU/ans}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 22 17:36:22 2022...
