{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 6.65705,
	"cts__clock__skew__setup__pre_repair": 0.0142544,
	"cts__clock__skew__hold__pre_repair": 0.0142544,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.861435,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.892459,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 8,
	"cts__timing__drv__max_fanout__pre_repair": 3,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00027185,
	"cts__power__switching__total__pre_repair": 7.84862e-05,
	"cts__power__leakage__total__pre_repair": 6.98537e-08,
	"cts__power__total__pre_repair": 0.000350406,
	"cts__design__io__pre_repair": 54,
	"cts__design__die__area__pre_repair": 26079,
	"cts__design__core__area__pre_repair": 24623.2,
	"cts__design__instance__count__pre_repair": 412,
	"cts__design__instance__area__pre_repair": 5464.97,
	"cts__design__instance__count__stdcell__pre_repair": 412,
	"cts__design__instance__area__stdcell__pre_repair": 5464.97,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.221944,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.221944,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 6.65705,
	"cts__clock__skew__setup__post_repair": 0.0142544,
	"cts__clock__skew__hold__post_repair": 0.0142544,
	"cts__timing__drv__max_slew_limit__post_repair": 0.861435,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.892459,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 8,
	"cts__timing__drv__max_fanout__post_repair": 3,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00027185,
	"cts__power__switching__total__post_repair": 7.84862e-05,
	"cts__power__leakage__total__post_repair": 6.98537e-08,
	"cts__power__total__post_repair": 0.000350406,
	"cts__design__io__post_repair": 54,
	"cts__design__die__area__post_repair": 26079,
	"cts__design__core__area__post_repair": 24623.2,
	"cts__design__instance__count__post_repair": 412,
	"cts__design__instance__area__post_repair": 5464.97,
	"cts__design__instance__count__stdcell__post_repair": 412,
	"cts__design__instance__area__stdcell__post_repair": 5464.97,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.221944,
	"cts__design__instance__utilization__stdcell__post_repair": 0.221944,
	"cts__design__instance__displacement__total": 44.395,
	"cts__design__instance__displacement__mean": 0.107,
	"cts__design__instance__displacement__max": 8.1,
	"cts__route__wirelength__estimated": 10128,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 10128,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 6.65496,
	"cts__clock__skew__setup": 0.0146352,
	"cts__clock__skew__hold": 0.0146352,
	"cts__timing__drv__max_slew_limit": 0.861192,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.892245,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 8,
	"cts__timing__drv__max_fanout": 3,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.000271865,
	"cts__power__switching__total": 7.87051e-05,
	"cts__power__leakage__total": 6.98537e-08,
	"cts__power__total": 0.00035064,
	"cts__design__io": 54,
	"cts__design__die__area": 26079,
	"cts__design__core__area": 24623.2,
	"cts__design__instance__count": 412,
	"cts__design__instance__area": 5464.97,
	"cts__design__instance__count__stdcell": 412,
	"cts__design__instance__area__stdcell": 5464.97,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.221944,
	"cts__design__instance__utilization__stdcell": 0.221944
}