

================================================================
== Vitis HLS Report for 'store_result_Pipeline_mem_wr'
================================================================
* Date:           Wed May  3 22:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31571|    31571|  0.316 ms|  0.316 ms|  31571|  31571|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- mem_wr  |    31569|    31569|         3|          1|          1|  31568|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     533|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     533|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_98_p2                |         +|   0|  0|  20|          15|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln139_fu_92_p2               |      icmp|   0|  0|  12|          15|          12|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          34|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   15|         30|
    |gmem1_blk_n_W            |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|   15|         30|
    |outStream_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_56                           |   15|   0|   15|          0|
    |icmp_ln139_reg_126                |    1|   0|    1|          0|
    |tmp_reg_135                       |  512|   0|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  533|   0|  533|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|outStream_dout            |   in|  512|     ap_fifo|                     outStream|       pointer|
|outStream_num_data_valid  |   in|    2|     ap_fifo|                     outStream|       pointer|
|outStream_fifo_cap        |   in|    2|     ap_fifo|                     outStream|       pointer|
|outStream_empty_n         |   in|    1|     ap_fifo|                     outStream|       pointer|
|outStream_read            |  out|    1|     ap_fifo|                     outStream|       pointer|
|m_axi_gmem1_AWVALID       |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWREADY       |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWADDR        |  out|   64|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWID          |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWLEN         |  out|   32|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWSIZE        |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWBURST       |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWLOCK        |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWCACHE       |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWPROT        |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWQOS         |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWREGION      |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWUSER        |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WVALID        |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WREADY        |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WDATA         |  out|  512|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WSTRB         |  out|   64|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WLAST         |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WID           |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WUSER         |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARVALID       |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARREADY       |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARADDR        |  out|   64|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARID          |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARLEN         |  out|   32|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARSIZE        |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARBURST       |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARLOCK        |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARCACHE       |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARPROT        |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARQOS         |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARREGION      |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARUSER        |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RVALID        |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RREADY        |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RDATA         |   in|  512|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RLAST         |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RID           |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM      |   in|    9|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RUSER         |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RRESP         |   in|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BVALID        |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BREADY        |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BRESP         |   in|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BID           |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BUSER         |   in|    1|       m_axi|                         gmem1|       pointer|
|sext_ln139                |   in|   58|     ap_none|                    sext_ln139|        scalar|
+--------------------------+-----+-----+------------+------------------------------+--------------+

