<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a200t_0" gui_info="dashboard1=hw_ila_1[xc7a200t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a200t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a200t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a200t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a200t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a200t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/soc_top.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/soc_top.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/soc_top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][31:0]" gui_info="Trigger Setup=0"/>
    <Object name="cpu_mid/cpu_sram_u/mem_csrmsgin[is_exc]" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="gt32&apos;hA000_0000"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="gt32&apos;hA000_0000"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][31]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][30]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][29]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][28]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][27]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][26]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][25]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][24]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][23]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][22]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][21]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][20]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][19]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][18]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][17]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][16]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][15]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][14]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][13]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][12]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][11]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][10]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][9]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][8]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][7]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][6]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][5]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][4]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][3]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][2]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][1]"/>
        <net name="cpu_mid/cpu_sram_u/If/if_csrmsgout[pc][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][31]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][30]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][29]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][28]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][27]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][26]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][25]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][24]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][23]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][22]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][21]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][20]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][19]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][18]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][17]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][16]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][15]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][14]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][13]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][12]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][11]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][10]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][9]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][8]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][7]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][6]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][5]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][4]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][3]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][2]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][1]"/>
        <net name="cpu_mid/cpu_sram_u/ex_csrmsgout[pc][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu_mid/cpu_sram_u/mem_csrmsgin[is_exc]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
