// Seed: 1595956995
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 | 1'b0;
  module_0(
      id_4, id_1, id_1, id_4, id_1
  );
  assign id_3[1] = id_6;
  wire id_7;
  initial begin
    if (1'h0) begin
      id_5 = 1;
    end
  end
endmodule
