# CSE-231 (Digital Logic Design)
Displaying Information of my University ID and DLD Course Section Using Seven Segment Display for each clock pulse.This design has been implemented using Basic gates, Mux(4X1), Decoder and Universal gates. I've also implemented a sequential circuit for this project.
