Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  2 10:44:51 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-435957374.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.610        0.000                      0                11741        0.024        0.000                      0                11739        0.264        0.000                       0                  3719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  soc_pll_clk200           2.776        0.000                      0                   13        0.219        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.610        0.000                      0                11726        0.024        0.000                      0                11726        3.750        0.000                       0                  3623  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.747        0.000                      0                    1                                                                        
                sys_clk               2.408        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.716ns (36.410%)  route 1.250ns (63.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.419     6.940 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.843     7.783    soc_reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.297     8.080 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.407     8.487    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X163Y171       FDSE (Setup_fdse_C_CE)      -0.205    11.263    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.716ns (36.410%)  route 1.250ns (63.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.419     6.940 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.843     7.783    soc_reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.297     8.080 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.407     8.487    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X163Y171       FDSE (Setup_fdse_C_CE)      -0.205    11.263    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.716ns (36.410%)  route 1.250ns (63.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.419     6.940 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.843     7.783    soc_reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.297     8.080 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.407     8.487    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X163Y171       FDSE (Setup_fdse_C_CE)      -0.205    11.263    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.716ns (36.410%)  route 1.250ns (63.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.419     6.940 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.843     7.783    soc_reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.297     8.080 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.407     8.487    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X163Y171       FDSE (Setup_fdse_C_CE)      -0.205    11.263    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.419ns (34.449%)  route 0.797ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.808     6.523    clk200_clk
    SLICE_X163Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDPE (Prop_fdpe_C_Q)         0.419     6.942 r  FDPE_3/Q
                         net (fo=5, routed)           0.797     7.739    clk200_rst
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.498    
                         clock uncertainty           -0.053    11.445    
    SLICE_X163Y171       FDSE (Setup_fdse_C_S)       -0.604    10.841    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.419ns (34.449%)  route 0.797ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.808     6.523    clk200_clk
    SLICE_X163Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDPE (Prop_fdpe_C_Q)         0.419     6.942 r  FDPE_3/Q
                         net (fo=5, routed)           0.797     7.739    clk200_rst
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.498    
                         clock uncertainty           -0.053    11.445    
    SLICE_X163Y171       FDSE (Setup_fdse_C_S)       -0.604    10.841    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.419ns (34.449%)  route 0.797ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.808     6.523    clk200_clk
    SLICE_X163Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDPE (Prop_fdpe_C_Q)         0.419     6.942 r  FDPE_3/Q
                         net (fo=5, routed)           0.797     7.739    clk200_rst
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.498    
                         clock uncertainty           -0.053    11.445    
    SLICE_X163Y171       FDSE (Setup_fdse_C_S)       -0.604    10.841    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.419ns (34.449%)  route 0.797ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.808     6.523    clk200_clk
    SLICE_X163Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDPE (Prop_fdpe_C_Q)         0.419     6.942 r  FDPE_3/Q
                         net (fo=5, routed)           0.797     7.739    clk200_rst
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.329    11.498    
                         clock uncertainty           -0.053    11.445    
    SLICE_X163Y171       FDSE (Setup_fdse_C_S)       -0.604    10.841    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.715ns (45.526%)  route 0.856ns (54.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.419     6.940 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.795    soc_reset_counter[1]
    SLICE_X163Y170       LUT6 (Prop_lut6_I0_O)        0.296     8.091 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.091    soc_ic_reset_i_1_n_0
    SLICE_X163Y170       FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X163Y170       FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.329    11.499    
                         clock uncertainty           -0.053    11.446    
    SLICE_X163Y170       FDRE (Setup_fdre_C_D)        0.031    11.477    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.743ns (50.943%)  route 0.715ns (49.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.419     6.940 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.655    soc_reset_counter[1]
    SLICE_X163Y171       LUT2 (Prop_lut2_I1_O)        0.324     7.979 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.979    soc_reset_counter[1]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X163Y171       FDSE (Setup_fdse_C_D)        0.075    11.543    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  3.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.007%)  route 0.140ns (42.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.141     2.082 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.140     2.222    soc_reset_counter[0]
    SLICE_X163Y170       LUT6 (Prop_lut6_I1_O)        0.045     2.267 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.267    soc_ic_reset_i_1_n_0
    SLICE_X163Y170       FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X163Y170       FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.540     1.956    
    SLICE_X163Y170       FDRE (Hold_fdre_C_D)         0.092     2.048    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.128     2.069 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.199    soc_reset_counter[1]
    SLICE_X163Y171       LUT4 (Prop_lut4_I2_O)        0.104     2.303 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.303    soc_reset_counter[3]_i_2_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_D)         0.107     2.048    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.128     2.069 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.199    soc_reset_counter[1]
    SLICE_X163Y171       LUT3 (Prop_lut3_I0_O)        0.098     2.297 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.297    soc_reset_counter[2]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_D)         0.092     2.033    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.184ns (42.082%)  route 0.253ns (57.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.141     2.082 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.253     2.335    soc_reset_counter[0]
    SLICE_X163Y171       LUT2 (Prop_lut2_I0_O)        0.043     2.378 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.378    soc_reset_counter[1]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_D)         0.107     2.048    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.346%)  route 0.253ns (57.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.141     2.082 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.253     2.335    soc_reset_counter[0]
    SLICE_X163Y171       LUT1 (Prop_lut1_I0_O)        0.045     2.380 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.380    soc_reset_counter0[0]
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_D)         0.092     2.033    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.540%)  route 0.222ns (54.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.141     2.082 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.086     2.168    soc_reset_counter[0]
    SLICE_X162Y171       LUT4 (Prop_lut4_I1_O)        0.045     2.213 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.136     2.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_CE)       -0.039     1.902    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.540%)  route 0.222ns (54.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.141     2.082 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.086     2.168    soc_reset_counter[0]
    SLICE_X162Y171       LUT4 (Prop_lut4_I1_O)        0.045     2.213 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.136     2.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_CE)       -0.039     1.902    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.540%)  route 0.222ns (54.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.141     2.082 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.086     2.168    soc_reset_counter[0]
    SLICE_X162Y171       LUT4 (Prop_lut4_I1_O)        0.045     2.213 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.136     2.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_CE)       -0.039     1.902    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.540%)  route 0.222ns (54.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDSE (Prop_fdse_C_Q)         0.141     2.082 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.086     2.168    soc_reset_counter[0]
    SLICE_X162Y171       LUT4 (Prop_lut4_I1_O)        0.045     2.213 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.136     2.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X163Y171       FDSE (Hold_fdse_C_CE)       -0.039     1.902    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.128ns (25.035%)  route 0.383ns (74.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.638     1.943    clk200_clk
    SLICE_X163Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDPE (Prop_fdpe_C_Q)         0.128     2.071 r  FDPE_3/Q
                         net (fo=5, routed)           0.383     2.454    clk200_rst
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X163Y171       FDSE (Hold_fdse_C_S)        -0.072     1.883    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y169   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y169   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y170   soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y171   soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y171   soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y171   soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y171   soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   soc_reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 2.881ns (32.483%)  route 5.988ns (67.517%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.829     8.934    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X147Y176       LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725     9.783    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X144Y175       LUT4 (Prop_lut4_I2_O)        0.148     9.931 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.677    10.608    lm32_cpu_n_69
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.606    11.606    sys_clk
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X141Y174       FDRE (Setup_fdre_C_CE)      -0.409    11.218    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 2.881ns (32.483%)  route 5.988ns (67.517%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.829     8.934    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X147Y176       LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725     9.783    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X144Y175       LUT4 (Prop_lut4_I2_O)        0.148     9.931 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.677    10.608    lm32_cpu_n_69
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.606    11.606    sys_clk
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X141Y174       FDRE (Setup_fdre_C_CE)      -0.409    11.218    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 2.881ns (32.483%)  route 5.988ns (67.517%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.829     8.934    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X147Y176       LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725     9.783    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X144Y175       LUT4 (Prop_lut4_I2_O)        0.148     9.931 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.677    10.608    lm32_cpu_n_69
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.606    11.606    sys_clk
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X141Y174       FDRE (Setup_fdre_C_CE)      -0.409    11.218    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 2.881ns (32.483%)  route 5.988ns (67.517%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.829     8.934    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X147Y176       LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725     9.783    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X144Y175       LUT4 (Prop_lut4_I2_O)        0.148     9.931 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.677    10.608    lm32_cpu_n_69
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.606    11.606    sys_clk
    SLICE_X141Y174       FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X141Y174       FDRE (Setup_fdre_C_CE)      -0.409    11.218    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.857ns (32.008%)  route 6.069ns (67.992%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.677     8.782    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X150Y176       LUT6 (Prop_lut6_I5_O)        0.124     8.906 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.023     9.929    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X141Y170       LUT2 (Prop_lut2_I0_O)        0.124    10.053 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.612    10.665    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X139Y169       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.550    11.550    sys_clk
    SLICE_X139Y169       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X139Y169       FDRE (Setup_fdre_C_CE)      -0.205    11.366    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.857ns (32.008%)  route 6.069ns (67.992%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.677     8.782    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X150Y176       LUT6 (Prop_lut6_I5_O)        0.124     8.906 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.023     9.929    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X141Y170       LUT2 (Prop_lut2_I0_O)        0.124    10.053 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.612    10.665    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X139Y169       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.550    11.550    sys_clk
    SLICE_X139Y169       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X139Y169       FDRE (Setup_fdre_C_CE)      -0.205    11.366    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.857ns (32.008%)  route 6.069ns (67.992%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.677     8.782    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X150Y176       LUT6 (Prop_lut6_I5_O)        0.124     8.906 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.023     9.929    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X141Y170       LUT2 (Prop_lut2_I0_O)        0.124    10.053 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.612    10.665    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X139Y169       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.550    11.550    sys_clk
    SLICE_X139Y169       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X139Y169       FDRE (Setup_fdre_C_CE)      -0.205    11.366    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.857ns (32.060%)  route 6.054ns (67.940%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.677     8.782    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X150Y176       LUT6 (Prop_lut6_I5_O)        0.124     8.906 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.023     9.929    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X141Y170       LUT2 (Prop_lut2_I0_O)        0.124    10.053 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.598    10.650    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X139Y170       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.550    11.550    sys_clk
    SLICE_X139Y170       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X139Y170       FDRE (Setup_fdre_C_CE)      -0.205    11.366    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.857ns (32.060%)  route 6.054ns (67.940%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.677     8.782    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X150Y176       LUT6 (Prop_lut6_I5_O)        0.124     8.906 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.023     9.929    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X141Y170       LUT2 (Prop_lut2_I0_O)        0.124    10.053 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.598    10.650    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X139Y170       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.550    11.550    sys_clk
    SLICE_X139Y170       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[11]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X139Y170       FDRE (Setup_fdre_C_CE)      -0.205    11.366    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.857ns (32.060%)  route 6.054ns (67.940%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        1.739     1.739    sys_clk
    SLICE_X146Y162       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y162       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.009     3.266    p_0_in6_in[1]
    SLICE_X147Y163       LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.390    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X147Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.922 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.922    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X147Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.193 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=7, routed)           1.092     5.285    soc_basesoc_sdram_bankmachine3_hit
    SLICE_X151Y174       LUT6 (Prop_lut6_I2_O)        0.373     5.658 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=2, routed)           0.504     6.162    soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.286 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=10, routed)          0.817     7.103    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X156Y177       LUT3 (Prop_lut3_I0_O)        0.124     7.227 f  soc_basesoc_sdram_tccdcon_count_i_7/O
                         net (fo=1, routed)           0.000     7.227    soc_basesoc_sdram_tccdcon_count_i_7_n_0
    SLICE_X156Y177       MUXF7 (Prop_muxf7_I1_O)      0.245     7.472 f  soc_basesoc_sdram_tccdcon_count_reg_i_5/O
                         net (fo=6, routed)           0.335     7.807    soc_basesoc_sdram_tccdcon_count_reg_i_5_n_0
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.298     8.105 f  soc_basesoc_sdram_tccdcon_count_i_2/O
                         net (fo=17, routed)          0.677     8.782    soc_basesoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X150Y176       LUT6 (Prop_lut6_I5_O)        0.124     8.906 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.023     9.929    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X141Y170       LUT2 (Prop_lut2_I0_O)        0.124    10.053 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.598    10.650    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X139Y170       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3624, routed)        1.550    11.550    sys_clk
    SLICE_X139Y170       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X139Y170       FDRE (Setup_fdre_C_CE)      -0.205    11.366    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.586     0.586    sys_clk
    SLICE_X137Y181       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y181       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.854     0.854    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y181       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X136Y181       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.589     0.589    sys_clk
    SLICE_X134Y184       FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y184       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.267     0.997    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y185       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y185       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.625    
    SLICE_X136Y185       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.589     0.589    sys_clk
    SLICE_X134Y184       FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y184       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.267     0.997    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y185       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3624, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y185       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.625    
    SLICE_X136Y185       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y65     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X7Y64     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y38    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y40    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y36    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y38    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y34    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30    memadr_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y170  storage_6_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y170  storage_6_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y169  storage_6_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y174  storage_9_reg_0_7_18_22/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y174  storage_9_reg_0_7_18_22/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.747ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y169       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.638     3.943    clk200_clk
    SLICE_X163Y169       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.943    
                         clock uncertainty           -0.125     3.818    
    SLICE_X163Y169       FDPE (Setup_fdpe_C_D)       -0.005     3.813    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.813    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.747    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y169       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y169       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3624, routed)        0.638     2.638    sys_clk
    SLICE_X162Y169       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.638    
                         clock uncertainty           -0.129     2.508    
    SLICE_X162Y169       FDPE (Setup_fdpe_C_D)       -0.035     2.473    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.408    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.617 (r) | FAST    |     3.887 (r) | SLOW    | soc_pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.533 (r) | SLOW    |    -0.004 (r) | FAST    |                |
sys_clk   | serial_rx        | FDRE           | -        |     6.499 (r) | SLOW    |    -2.427 (r) | FAST    |                |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.210 (r) | SLOW    |    -2.100 (r) | FAST    |                |
sys_clk   | user_sw0         | FDRE           | -        |    10.279 (r) | SLOW    |    -2.308 (r) | FAST    |                |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.031 (r) | SLOW    |      1.719 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.022 (r) | SLOW    |      1.699 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.881 (r) | SLOW    |      1.642 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.184 (r) | SLOW    |      1.804 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.495 (r) | SLOW    |      1.942 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.741 (r) | SLOW    |      1.594 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.023 (r) | SLOW    |      1.714 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.581 (r) | SLOW    |      1.507 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.346 (r) | SLOW    |      1.873 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.114 (r) | SLOW    |      2.235 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.648 (r) | SLOW    |      1.988 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.651 (r) | SLOW    |      2.021 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.116 (r) | SLOW    |      2.231 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.256 (r) | SLOW    |      2.301 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.801 (r) | SLOW    |      2.079 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.258 (r) | SLOW    |      2.296 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.880 (r) | SLOW    |      1.633 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.963 (r) | SLOW    |      2.133 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.881 (r) | SLOW    |      1.635 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.964 (r) | SLOW    |      2.131 (r) | FAST    |                   |
sys_clk   | oled_dc          | FDRE           | -     |     12.995 (r) | SLOW    |      4.943 (r) | FAST    |                   |
sys_clk   | oled_res         | FDRE           | -     |     11.063 (r) | SLOW    |      3.761 (r) | FAST    |                   |
sys_clk   | oled_sclk        | FDRE           | -     |     11.470 (r) | SLOW    |      4.036 (r) | FAST    |                   |
sys_clk   | oled_sdin        | FDRE           | -     |     11.652 (r) | SLOW    |      4.103 (r) | FAST    |                   |
sys_clk   | oled_vbat        | FDRE           | -     |     13.131 (r) | SLOW    |      4.973 (r) | FAST    |                   |
sys_clk   | oled_vdd         | FDRE           | -     |     11.447 (r) | SLOW    |      4.009 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     13.410 (r) | SLOW    |      5.132 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.118 (r) | SLOW    |      5.188 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     14.096 (r) | SLOW    |      5.184 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.224 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.390 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.678 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.031 (r) | SLOW    |   1.719 (r) | FAST    |    0.451 |
ddram_dq[1]        |   7.022 (r) | SLOW    |   1.699 (r) | FAST    |    0.441 |
ddram_dq[2]        |   6.881 (r) | SLOW    |   1.642 (r) | FAST    |    0.300 |
ddram_dq[3]        |   7.184 (r) | SLOW    |   1.804 (r) | FAST    |    0.603 |
ddram_dq[4]        |   7.495 (r) | SLOW    |   1.942 (r) | FAST    |    0.914 |
ddram_dq[5]        |   6.741 (r) | SLOW    |   1.594 (r) | FAST    |    0.160 |
ddram_dq[6]        |   7.023 (r) | SLOW    |   1.714 (r) | FAST    |    0.443 |
ddram_dq[7]        |   6.581 (r) | SLOW    |   1.507 (r) | FAST    |    0.000 |
ddram_dq[8]        |   7.346 (r) | SLOW    |   1.873 (r) | FAST    |    0.765 |
ddram_dq[9]        |   8.114 (r) | SLOW    |   2.235 (r) | FAST    |    1.533 |
ddram_dq[10]       |   7.648 (r) | SLOW    |   1.988 (r) | FAST    |    1.068 |
ddram_dq[11]       |   7.651 (r) | SLOW    |   2.021 (r) | FAST    |    1.071 |
ddram_dq[12]       |   8.116 (r) | SLOW    |   2.231 (r) | FAST    |    1.536 |
ddram_dq[13]       |   8.256 (r) | SLOW    |   2.301 (r) | FAST    |    1.675 |
ddram_dq[14]       |   7.801 (r) | SLOW    |   2.079 (r) | FAST    |    1.221 |
ddram_dq[15]       |   8.258 (r) | SLOW    |   2.296 (r) | FAST    |    1.678 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.258 (r) | SLOW    |   1.507 (r) | FAST    |    1.678 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.084 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.880 (r) | SLOW    |   1.633 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.963 (r) | SLOW    |   2.133 (r) | FAST    |    1.083 |
ddram_dqs_p[0]     |   6.881 (r) | SLOW    |   1.635 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.964 (r) | SLOW    |   2.131 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.964 (r) | SLOW    |   1.633 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+




