// Seed: 3124391920
module module_0;
  assign id_1 = 1;
  always @(posedge id_1 == id_1) $display;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  wire  id_0,
    input  logic id_1,
    input  wor   id_2,
    output logic id_3
    , id_8,
    input  tri   id_4,
    input  tri1  id_5,
    input  tri1  id_6
);
  or (id_3, id_4, id_5, id_6, id_8, id_9);
  wand id_9;
  module_0();
  always_ff @(*) begin
    if (id_6 || 1) disable id_10;
    else begin
      id_3 <= 1;
      assign id_10 = id_9++;
      if (1) begin
        id_10 <= {id_1, 1};
      end else assert (id_9);
    end
  end
  wire id_11;
endmodule
