Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 95db20e14fce4a41afab9c0766801a78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot horizontal_full_adder_block_test_tb_behav xil_defaultlib.horizontal_full_adder_block_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.adder_block_default
Compiling module xil_defaultlib.horizontal_full_adder_block_test...
Compiling module xil_defaultlib.glbl
Built simulation snapshot horizontal_full_adder_block_test_tb_behav
