# 8x1-Multiplexer
This repository consists of the RTL design and related essentials of 8x1 Multiplexer written in Verilog.
