.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000001100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
001000000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
011000000000000000000000010101001110001100111100000000
100000000000000000000010000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000101100110010000001001001100111100000000
000000000000000000000010000000001001110011000000000000
110000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 2
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000110110000001110000011110100000000
100000000000000101000010100000000000000011110000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000101111001000010000000000000
000000000000000000000000000111011001000000000000000000
000000000000000000000000001101001000000010000000000000
000000000000000000000000000001111010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
011000000000000001100110000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001001110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 3
000000000000000101000110100011011000100000000000000000
000000000000000000000000001101101110000000000010100000
000000000000001111000110100001101011000010000000000000
000000000000000101000000000111001001000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000011111100000001001000000000000
000000000000000101000010100101101000000000000000000000
000000000000000000000110000001011011100000000000000000
000000000000000000000010111011111010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000010101001000001100111100000000
001000000000000000000010000000000000110011000000010000
011000000000000000000000010101001000001100111100000000
100000000000000000000010000000000000110011000000000000
000000000000001001100110000000001000001100111100000000
001000000000000001000000000000001001110011000000000000
000000000000001001100110000101001000001100111100000000
001000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001001110011000000000000
110000000000000000000000000101101000001100111100000000
001000000000000000000000000000100000110011000000000000

.logic_tile 2 4
010000000000000101100110110000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000001011011100000000000000000
001000000000000000000000000111101001000000000000000000
000000000000001101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000001000011000100000000000000000
001000000000001101000000000001001001010000000000100000
000000000001000000000000000101101100000000000000000000
001000000000100000000000001111001000000010000000000000
000000000000000101000000010000000000000000000000000000
001000000000000000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000001001100000000000001000001100111100000000
001000000000000001000000000000001000110011000000010000
011000000000000000000000000000001000001100110100000000
100000000000000000000000000001000000110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000010000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000010000000000000
000010010000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000111000000010110100100000000
100000000000000000000000000000000000010110100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111100000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000111000000010110100100000000
000000000000000000000000000000000000010110100000000101
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000101000000001000000000000000000100000000
000000000000001101100000001101000000000010000000000000
111000000000000000000110001011001111000010000000000000
100000000000000000000010111101011001000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000010110001000000000000000100000000
000000000000000000000110000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 8 8
000000000000001101100010100001100000000000001000000000
000000000000001101000100000000000000000000000000001000
111000000000000101000000000000000001000000001000000000
100000000000001101000000000000001111000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001001000000000000000000000
000000000000000000000010000001010000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111000001100110100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000011001001101000000000010000000
100000000000000000000010001111011000010000000000000100

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
010000000000000001
100000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000000000000000000000100100000000
100000000000000000100000000000001111000000000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011111000000000000000000100000000
000000000000000011000011000001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011010011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000000111000000000010000000000000

.logic_tile 5 9
000000000000000000000110101000011101110100010100000000
000000000000000000000010101101011001111000100000000000
111000000000000101100110100101100000100000010100000001
100000000000000000000010101101101001110110110000000000
010000000000000101100110100000001111101100010100000000
110000000000000000000110110101011011011100100000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000110100000011111111001000100000000
000000000000000000000000001001001011110110000000000000
000000000000000000000110111000011010101000110100000000
000000000000000000000010100001011110010100110000000000
000000000000001000000000010001101101101100010100000000
000000000000000101000010100000111011101100010000000000
000000000000001000000000000101111101110100010100000000
000000000000001011000000000000111011110100010000000000

.logic_tile 6 9
100000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
101000000000000101000000000000000000000000000000000000
100000000000000000100010110000000000000000000000000000
010000000000000101000000000001100000000000000100000000
000000000000000000100010110000000000000001000000000000
000000000000000000000000000000011000000100000100000000
000000000000001101000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 7 9
000000000000000000000000010000000000000000000100000000
000000000000000000000010000101000000000010000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
000000000000001001100000000000001010000100000100000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 8 9
000000000000000000000110101101100001000000000001000011
000000000000000000000000001101101000110000110000100101
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000001111100110011000000000000000000100000000
000000000000000101100010000101000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000101111001001000000010000011
000000000000000000000000000000101011001000000001000001
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
001000000000000011100000000001100000010110100000000000
000000000000000111100000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000111100001001100110110000000
000000000000000000000000000000001110110011000000000000
000000000000000000000010000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
110000000000001101000000000000000000000000000000000000
100000000000000001100010000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000010000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
111000000000000000000010100000000001001111000000000001
100000000000000000000100000000001001001111000000000000
010000000000000000000000001000011101110100010100000000
010000000000000000000010101011001111111000100000000000
000000000001000101000000000000011010000011110000000001
000000000000000000100000000000000000000011110000000000
000000000000000000000110100101001101101100010100000000
000000000000000000000000000000111101101100010000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
100000000000000000000000000101101010001101000000000000
000000000000000000000010011001001111001000000000000000
101000000000000101000010101001001111000000010000000000
100000000000000000000000001101111001000010110000000000
010000000000000000000000000000011100000100000100000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000010101011000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100111100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000000000011100101011000101001000000000000
000000000000000000000000001111101001010000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.logic_tile 6 10
000000000000100000000000000011000000000000001000000000
000000000001010000000011110000000000000000000000001000
011000000000001000000000000101001000001100111100000000
100000000000000001000000000000010000110011000000000000
000000000000000001100000000111001000001100111100000000
000010000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000001000000000001000110000000001001001100111100000000
000000100000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000001100110010111101000001100111100000000
100000000000000000000010000000100000110011000000000000

.logic_tile 7 10
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000
010000000000000000000000000000000000000010000001000100
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
100000000000000000000110000011101001111000000000000000
000000000000000000000000001101011101111010100000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000010000000010100101101101101001000000000000
000000000000000000000100001011101100110110010000000000
000000000000001000000011110000000000000000000000000000
000000000000000101000111000000000000000000000000000000
000000000000000011100000000000001100000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000

.logic_tile 9 10
000000000000000000000000011011111000101000000100000000
000000000000000000000011101001000000111110100000000000
111000000000000101100000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000101000000000000001000000000
000001000000000101000000000000100000000000000000001000
000000000000000000000111110101000000000000001000000000
000000000000000000000111110000100000000000000000000000
000000000000000101000010110101100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramb_tile 3 11
010000000001000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000011000000010001000000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110000000001000001100111110100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111110100000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000010
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000111101000001100111110000000
000000000000000111000000000000100000110011000000100000
110000000000001001100000010000001001001100111100000000
100000000000000001000010000000001101110011000000000000

.logic_tile 5 11
100000000000000101000000001001011000110000010000000000
000000000000000000000011000101011110110000110000000000
101000000000010000000011100000000000000000000000000000
100000000000100000000010100000000000000000000000000000
010000000000000000000000000000001100000100000100000000
000001000000000101000000000000000000000000000010000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000001000000000001011011101100000000000000000
000000000000001001000000000111101111110000010000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000100000000000000010001101101010011110000000000
000000000000010001000011000101101001000011110010000000

.logic_tile 6 11
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000110000101001000001100111110000000
100000000000000000000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000001010000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000001001100000010000001001001100111100000000
100000000000000001000010000000001001110011000000000000

.logic_tile 7 11
100000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
101000000000000000000000011000000000000000000100000000
100000000000000000000010100101000000000010000000000000
010000000000001000000000011000000000000000000100000000
000000000000000101000010100111000000000010000000000000
000000000000001000000110100000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 8 11
000000000000101101100110100000011110111000100100000000
000000000001010101000011111111011000110100010000000000
111000000000001101000110100101101110101001010100000000
100000000000000101100000001101010000010101010000000100
010000000000001000000010110101111000111101010100000000
010000000000000001000110101111010000101000000000000000
000000000000000101100010100101101110101001010100000000
000000000000001101000110110001110000101010100000000000
000001000010000000000000000111000000101001010100000000
000010000000000000000010110111101111100110010000000000
000000000000000000000000001001101110101001010100000000
000000000000000000000000000001010000010101010000000000
000000000000000001100010000101101011111101010000000000
000000000000000000100010001011101110100000010000000000
000000000001000001100000010101001110101000110100000000
000000000000100000000010100000111001101000110000000000

.logic_tile 9 11
100000000000000000000111110111011010101100010000000000
000000001110000000000111110000011010101100010000000000
101000000000000011100000000000000000000000000000000000
100000000000010000100000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000010000000000001111000000000000
000000000000000000000010100000001010001111000000000000
000000000000001000000000000001101000010100000000000000
000000000000000001000000000011011001010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001001000000000000001100000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000010110100000000000
001000000000000000000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000001111100011100000000000000000001000000000
001000000000000101000100000000001010000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000111100000000000000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000001000000011100011000000000000001000000000
001000000000001011000100000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000010000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000111001000001100111100000000
001000000000000000000000000000000000110011000010010000
001000000000001001100000000111001000001100111100000000
000000000000000001000000000000000000110011000010000000
000000000000000000000110000111001000001100111100000000
001000000000000000000000000000100000110011000010000000
000000000000000000000000000101001000001100111100000000
001000000000000000000000000000100000110011000010000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001000110011000010000000
000000000000000000000110000000001001001100111100000000
001000000000000000000000000000001000110011000000100000
000000000000001001100000010111101000001100111110000000
001000000000000001000010000000100000110011000000000000
110000000000000000000000010000001001001100111100000000
101000000000000000000010000000001101110011000011000000

.logic_tile 5 12
010000000000001101100110100000000000010110100000000000
001000000000000101000000000001000000101001010001000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010001000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000001101100000000000000000010110100000000000
001000001110000101000000000001000000101001010001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000001001111000000000000
001001000000000000000000000000001010001111000001000000
000000000000000000000000001000000000010110100000000000
001000001000000000000000000101000000101001010001000000
000000000000000000000000000000000000001111000000000000
001000000000000000000000000000001011001111000001000000

.logic_tile 6 12
010000000000100000000000010101001000001100111100000000
001000000000000000000010000000000000110011000000010000
011000000000000000000110010101001000001100111100000000
100000000000000000000010000000000000110011000000000000
000000000000001001100110000000001000001100111100000000
001000000010000001000000000000001001110011000000000000
000000000000000000000000000101001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000110000000000000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
001000000000000001000000000000001100110011000010000000
000000000000000000000000000000001001001100111100000000
001001000000000000000000000000001001110011000000000000
110010000000000000000000000000001001001100111100000000
101001000000000000000000000000001001110011000000000000

.logic_tile 7 12
010000000000000000000000000111000000000000001000000000
001000000000001101000000000000000000000000000000001000
111000000000001001100110000011111011110011001100000000
100000000000000001000000000000111010001100110101000011
000000000000000001100000000001101000110011001110000001
001000000000000000000000000000101100001100110100000011
000000000000001000000111100001001001110011001110000000
001000000000001011000000000000001010001100110100100001
000001000000001000000000010101101001001100111110000000
001010000000001101000010000000001000110011000100000000
000000000000000000000000011000001001001100110100000000
001000000000000000000010000101001000110011000110000000
000000000000000000000000000000000000001111000000000000
001000000000000001000000000000001010001111000000000000
010000000000000000000000000000001100000011110000000000
101000000000000000000000000000010000000011110000000000

.logic_tile 8 12
110010100000011000000111110000000001000000100100000000
001011100000100111000110100000001011000000000000000000
101000000000000000000000000000000000000000000100000000
100000000000000101000000001111000000000010000000000000
010001000000000000000011100000011010000100000000000000
001010000000001111000110100000000000000000000000000000
000010000000001000000111000101000000000000000100000000
001000000000000101000100000000100000000001000000000000
000000000000000000000000000000001010000100000100000000
001000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000010011101011100000010000000000
001000000000000000000011101001011000111101010000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 9 12
010010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
111000001110010000000010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000100000000000000000000101111000000000010100000001
001001000000000000000000001111001011101001110000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
001000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000111100000000000000000001000000000
001000001000000111000000000000001000000000000000010000
000000000000000101100011100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000111100110100000000000000000001000000000
001000000000000000000100000000001011000000000000000000
000000000000000111000111100101100000000000001000000000
001000000000000000100100000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001001000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000001000001100111100000001
001000000000000000000000000000001100110011000000010000
001000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000010000000
000000000000000000000000000111001000001100111100000001
001000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111110000000
001000000000000000000000000000100000110011000000000000
000000000000001000000000000111101000001100111100000000
001000000000000001000000000000000000110011000010000000
000000000000000001100000000000001001001100111100000000
001000000000000000000000000000001100110011000011000000
000000000000000001100110010000001001001100111100000000
001000000000000000000010000000001001110011000010000000
110000000000001000000110000111101000001100111100000000
101000000000000001000000000000100000110011000010000000

.logic_tile 5 13
010000000000000101100000010000000000001111000001000000
001000000000000000000010100000001001001111000000000000
111000000000001000000000010000000000010110100000000000
100000000000000101000010100001000000101001010010000000
000000000000000000000110100000000001001111000000000000
001000000000000000000000000000001101001111000001000000
000000000000000000000110100000000000001111000110100001
001000000000000000000000000000001101001111000110000001
000000000000000000000110000000000000010110100000000000
001000000000000000000000001101000000101001010001000000
000000000000000000000000010001100000010110100000000000
001000000000000000000010010000000000010110100001000000
000000000000000000000000000000000001001111000000000000
001000000000000000000000000000001001001111000001000000
010000001010000000000000000000011010000011110000000000
101000000000000000000000000000010000000011110001000000

.logic_tile 6 13
010000000000000000000110000101001000001100111100000000
001000000000000000000000000000000000110011000000010100
011000000000001000000000010000001000001100111100000000
100000000000000001000010000000001100110011000000000000
000000000000001000000000000111001000001100111100000000
001000000000000001000000000000100000110011000000000100
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001001110011000010000000
000000000000000001100000000000001001001100111100000000
001000000000000000000000000000001000110011000000000100
000000000000000001100110000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000000000000000010000001001001100111100000000
001000000000000000000010000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
101000000000000000000000000000001101110011000010000000

.logic_tile 7 13
110000001000000000000000000000000000001111000000000000
001000000000000000000000000000001011001111000000000000
101000000000000000000000000000000001000000100100000000
100000000000000000000000000000001111000000000000000000
010000000001110000000010100000000001000000100100000000
001000000001110000000000000000001010000000000000000000
000000000000000101100000000000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000010010000001111000000000010000000
000000000000001000000110000000001100000100000100000000
001000000000001001000100000000010000000000000000000000
000000000000001000000000001000000000000000000100000000
001000000001011001000000000011000000000010000000000000
000000000000000000000111110000000001000000100100000000
001000000000000000000110010000001101000000000010000000

.logic_tile 8 13
110000000000010000000010100000011010000100000100000000
001000000000101101000100000000000000000000000000000000
101000000000000000000000010011001010101110100000000000
100000000000001111000011111001111110101100000000000000
010000001011010001100110010011111100010000100000000000
001000000000100000000011010111101010100010110000000000
000000000000001000000000000001001100011101010000000000
001000000000000111000000001011011011000110100000000000
000000000000100000000111111000000000000000000100000000
001000000001000000000110010001000000000010000000000000
000000000000000101100010101000000000000000000100000000
001000000000000000000011111111000000000010000000000000
000000000000001001100000001000000000000000000100000000
001000000000000101100000001001000000000010000000000000
000000000000000000000000010000011100000100000100000000
001000000000000000000011100000010000000000000000000000

.logic_tile 9 13
010010100000000000000000001000011011111000100100000000
001001000000000000000011101101011101110100010000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001111000000011111001010010111110000000000
011000000000000011000010100111111010110110110000000000
000000000000000111100010010101101110111101010100000000
001000000000000000100010100111100000010100000000000000
000000000000001011100000001000001100110100010100000000
001000000000001001100000001101001100111000100000000000
000000000000000000000000011101101110110000010000000000
001001000000000000000011100111011010010000000000000000
000000000000001001100110010000000000000000000000000000
001000000000000111100010010000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 2 14
000000000000000101100000000001000000000000001000000000
000000000010000111000000000000000000000000000000010000
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000001000000111100000000000000000001000000000
000000000000101111000000000000001000000000000000000000
000000000000000000000110100001100000000000001000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000010101001000001100111100000001
000000000000000000000010000000000000110011000001010000
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000101
000000000000001000000000000000001000001100111100000001
000000000000000001000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000011000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000011000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001101110011000000000100
110000000000001000000110000111101000001100111100000000
100000000000000001000000000000100000110011000011000000

.logic_tile 5 14
100000000000000000000010110011001001000001010000000000
000000000000000000000110001101011010000110000000000000
101000000000010000000010100000000001000000100100000000
100000000000100000000110110000001011000000000000000000
010000000000001101000010100011001010000010000000000000
000000000000000001100010110101011011001011000000000000
000000000000101101100000010001101011000010000000000000
000000000001000101100010010011111001000011100000000000
000000000000100001000000000000001110000011110000000000
000000000001000000100000000000000000000011110001000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000001110001000000110000101011110000110100000000000
000000000000001001000000001111001001000101010010000000
000000000000001000000000001000000000010110100000000000
000000000000000011000000000101000000101001010001000000

.logic_tile 6 14
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000001000000000000101001000001100111100000000
100000000000000001000000000000000000110011000000000001
000000000000001001100000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000001
110000000000000001100000001000001000001100110100000000
100000000000000000000000001011000000110011000000000000

.logic_tile 7 14
100000000000000000000110100111000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000001000000000000000000000000000100100000000
100000000000000101000000000000001101000000000000000000
010000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000001000000000000000000000000001001000000000000000000
000000000000000001100111110000000000000000000100000000
000000000000000000100111101011000000000010000000000000
000000000000000000000111100000000000000000000110000000
000000000000000000000100000011000000000010000000000000
000000000000001000000000000000000001000000100100000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000010000001011111000100100000000
000000000000000101000010100111001110110100010000000000
111000000000001101000010100001001110101000110101000000
100000000000000101000000000000101111101000110000000000
010000000110101101100111100011111000101100010100000000
110000000001010101000000000000001110101100010000000000
000000000000000000000000010001001110101001010100000000
000000000000000101000010100011000000101010100000000000
000000000000000001100110000011000001100000010100000000
000000000000000000100100000111101000111001110000000000
000000000000000101000000011111000001100000010100000000
000000000000000000100010011101001111110110110000000000
000000000000100101100000010000011000110100010100000000
000000000001010000100010010111011010111000100000000000
000000000000000001100000000111011101110100010100000000
000000000000000000100010110000011010110100010000000000

.logic_tile 9 14
000000000000001111100000000000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000000000000001000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000010001000001101001010000100000
000000000000000000000010100001001100001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100011001011001001000000000000
000000000000000000000000001001111001000001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001010000100000000000
000000000000000000000000001011101001101000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001010000000000000010000
000000000001011011100011100000000000000000001000000000
000000000000101011100110110000001000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000001100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000011010000
001000000000000000000000010000001000001100111110000000
000000000000000000000010000000001100110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000011000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000001001100000000111101000001100111100000000
000000000000000001000000000000000000110011000010000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000001001100000000101101000001100110100000000
100000000000000001000000000000100000110011000010000000

.logic_tile 5 15
000000000000000101000010110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
111000000000001000000000001011001010101001010100000000
100000000000000101000000000011110000010101010000000000
010000000000000000000011101011000000101001010100000000
010000000000000000000000000101001011011001100000000000
000000000000000101000000000111101010110001010100000000
000000000000000000000000000000111001110001010000000000
000000000000100101100000010111000000010110100000000000
000000000001000000000010100000100000010110100001000000
000000000000001101100110100000011000000011110000000000
000000000000000101000000000000000000000011110001000000
000000001110000000000010110000011101110100010100000000
000000000000000000000110011101011100111000100000000000
000000000000000000000111000111001010101001010100000000
000000000000000000000100000001110000101010100000000000

.logic_tile 6 15
100000000000001000000000000001100000000000000100000001
000000000000001011000000000000100000000001000000000000
101000000000000111100010100000000000000000100100000000
100000000000000000100000000000001010000000000000000000
010000000000001000000000000000000000000000100100000000
000000000000000011000000000000001000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000100001011000100000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 7 15
100000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
101000000000000000000000000000011110000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000001000000000000000000100000000
000000000000001001000000000111000000000010000000000000
000000000001000111100000000000000001000000100100000000
000000001000000000100000000000001111000000000000000000
000000000000000111100000010000011100000100000100000000
000000000000000000100010010000000000000000000000000000
000000000000000001100111110000000000000000000000000000
000000000000000000100111010000000000000000000000000000

.logic_tile 8 15
000000000000001001100000000011011110101001010100000000
000000000000000101000000001011100000010101010000000000
111000000000000101000000010101111011000111000000000000
100000000000000000100011010101011011000010000000000000
010000000000001101100111010000000000000000000000000000
110000000000000011000110100000000000000000000000000000
000000000001001101000010100001000001101001010100000000
000000000000000101000110011101001110011001100000000000
000000000000001000000110000101011010110101010000000000
000000000000000001000110111111011100110100000000000000
000000000001010000000000001101000001101001010100000000
000000000000000000000010000101001110100110010000000000
000000000000000000000110001001011001010100000000000000
000000000000000000000000001001001111101110000000000010
000000000001000001100110000111111101010000110000000000
000000000000000001000000000101011011000000100000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000001000000011110000000000
000001000010000000000000000000000000000011110000010010
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000100000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000010110100000000000
000000000000001001000100001011000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 3 16
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
100000000000000000000010100101100000010110100000000000
000000000000000000000000000000100000010110100001000000
101000000000001000000000000000000000001111000010000000
100000000000000011000000000000001001001111000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010100001100000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000000000000000000000000001001111000010000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000001
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
100000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
100000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
101000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000000000
010000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000111000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 8 16
000000000000001000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000000001011100101100010100000000
100000000000000101000000000000001100101100010000000010
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100111110101111010101100010100000000
000000000000000000000110000000011100101100010000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001111111000111000000000000000
000000000000000111000000001101001001111010100000000000
000000000000000111100110100111101100110001010100000000
000000000000000000100100000000101110110001010000000000
000000000000000111000000000101000000101001010100000000
000000000000000000000011111011001100100110010000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 0 clk_12MHz$SB_IO_IN
.sym 1 freq_etalon$SB_IO_IN_$glb_clk
.sym 2 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 3 i_SPI_CS$SB_IO_IN_$glb_sr
.sym 4 f2.gate_sync_$glb_clk
.sym 5 c1.d_clk_SB_DFFE_Q_E_$glb_sr
.sym 6 clk_72MHz_$glb_clk
.sym 7 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 8 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 37 clk_12MHz$SB_IO_IN
.sym 39 $PACKER_VCC_NET
.sym 48 c1.count[1]
.sym 49 c1.count[2]
.sym 50 c1.count[3]
.sym 51 c1.count[4]
.sym 52 c1.count[5]
.sym 53 c1.count[6]
.sym 54 c1.count[7]
.sym 133 clk_12MHz$SB_IO_IN
.sym 177 c1.count[8]
.sym 178 c1.count[9]
.sym 179 c1.count[10]
.sym 180 c1.count[11]
.sym 181 c1.count[12]
.sym 182 c1.count[13]
.sym 183 c1.count[14]
.sym 184 c1.count[15]
.sym 291 c1.count[16]
.sym 292 c1.count[17]
.sym 293 c1.count[18]
.sym 294 c1.count[19]
.sym 295 c1.count[20]
.sym 296 c1.count[21]
.sym 297 c1.count[22]
.sym 298 c1.count[23]
.sym 405 c1.count[24]
.sym 406 c1.count[25]
.sym 487 clk_12MHz$SB_IO_IN
.sym 747 f2.gate_sync
.sym 752 f2.Nx_counter_SB_DFFSR_Q_R
.sym 830 f2.Nx_counter_SB_DFFSR_Q_R
.sym 836 clk_12MHz$SB_IO_IN
.sym 858 f2.Nx_counter_SB_DFFSR_Q_R
.sym 944 f2.gate_sync
.sym 959 f2.gate_sync
.sym 1090 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 1093 f2.Nx_counter[0]
.sym 1120 f2.Nx_counter[1]
.sym 1202 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 1211 f2.Nx_counter[0]
.sym 1321 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 1431 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 1434 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 1436 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 1437 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 1547 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 1848 $PACKER_GND_NET
.sym 1873 $PACKER_GND_NET
.sym 1898 $PACKER_VCC_NET
.sym 1917 $PACKER_GND_NET
.sym 1996 $PACKER_VCC_NET
.sym 2004 $PACKER_VCC_NET
.sym 2064 c1.count[0]
.sym 2066 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 2067 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 2077 $PACKER_GND_NET
.sym 2122 c1.d_clk_SB_DFFE_Q_E
.sym 2127 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 2158 c1.count[6]
.sym 2161 c1.count[1]
.sym 2167 c1.count[7]
.sym 2172 c1.count[4]
.sym 2177 c1.count[0]
.sym 2178 c1.count[2]
.sym 2179 c1.count[3]
.sym 2181 c1.count[5]
.sym 2184 $nextpnr_ICESTORM_LC_5$O
.sym 2187 c1.count[0]
.sym 2190 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2192 c1.count[1]
.sym 2194 c1.count[0]
.sym 2196 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2198 c1.count[2]
.sym 2200 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2202 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2204 c1.count[3]
.sym 2206 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2208 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2211 c1.count[4]
.sym 2212 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2214 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2216 c1.count[5]
.sym 2218 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2220 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2223 c1.count[6]
.sym 2224 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2226 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2228 c1.count[7]
.sym 2230 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2232 clk_72MHz_$glb_clk
.sym 2233 c1.d_clk_SB_DFFE_Q_E_$glb_sr
.sym 2234 c1.d_clk_SB_DFFE_Q_E
.sym 2235 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 2237 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 2238 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 2282 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2288 c1.count[9]
.sym 2290 c1.count[11]
.sym 2292 c1.count[13]
.sym 2294 c1.count[15]
.sym 2299 c1.count[12]
.sym 2301 c1.count[14]
.sym 2303 c1.count[8]
.sym 2313 c1.count[10]
.sym 2319 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2322 c1.count[8]
.sym 2323 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2325 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 2328 c1.count[9]
.sym 2329 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2331 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 2333 c1.count[10]
.sym 2335 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 2337 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 2340 c1.count[11]
.sym 2341 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 2343 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 2345 c1.count[12]
.sym 2347 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 2349 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 2352 c1.count[13]
.sym 2353 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 2355 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 2357 c1.count[14]
.sym 2359 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 2361 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 2364 c1.count[15]
.sym 2365 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 2367 clk_72MHz_$glb_clk
.sym 2368 c1.d_clk_SB_DFFE_Q_E_$glb_sr
.sym 2371 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 2373 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 2374 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 2417 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 2424 c1.count[18]
.sym 2428 c1.count[22]
.sym 2430 c1.count[16]
.sym 2431 c1.count[17]
.sym 2433 c1.count[19]
.sym 2434 c1.count[20]
.sym 2435 c1.count[21]
.sym 2437 c1.count[23]
.sym 2454 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 2456 c1.count[16]
.sym 2458 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 2460 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 2462 c1.count[17]
.sym 2464 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 2466 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 2469 c1.count[18]
.sym 2470 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 2472 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 2474 c1.count[19]
.sym 2476 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 2478 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 2480 c1.count[20]
.sym 2482 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 2484 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 2486 c1.count[21]
.sym 2488 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 2490 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 2493 c1.count[22]
.sym 2494 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 2496 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 2498 c1.count[23]
.sym 2500 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 2502 clk_72MHz_$glb_clk
.sym 2503 c1.d_clk_SB_DFFE_Q_E_$glb_sr
.sym 2552 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 2557 c1.count[24]
.sym 2558 c1.count[25]
.sym 2589 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 2592 c1.count[24]
.sym 2593 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 2596 c1.count[25]
.sym 2599 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 2637 clk_72MHz_$glb_clk
.sym 2638 c1.d_clk_SB_DFFE_Q_E_$glb_sr
.sym 2672 c1.d_clk_SB_DFFE_Q_E
.sym 2910 clk_1Hz
.sym 2971 f2.gate_sync
.sym 2987 clk_1Hz
.sym 3002 clk_1Hz
.sym 3033 f2.gate_sync
.sym 3042 freq_etalon$SB_IO_IN_$glb_clk
.sym 3069 f2.Nx_counter[4]
.sym 3076 f2.Nx_counter[6]
.sym 3179 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 3180 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 3182 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 3183 f2.Nx_counter[1]
.sym 3184 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 3185 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 3322 $PACKER_VCC_NET
.sym 3338 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 3380 f2.Nx_counter[0]
.sym 3393 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 3414 f2.Nx_counter[0]
.sym 3430 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 3447 freq_etalon$SB_IO_IN_$glb_clk
.sym 3448 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 3463 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 3464 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 3473 f2.Nx_counter[24]
.sym 3477 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 3513 f2.Nx_counter[15]
.sym 3535 f2.Nx_counter[15]
.sym 3599 f2.Nx_counter[15]
.sym 3612 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 3644 f2.Nx_counter[21]
.sym 3702 f2.Nx_counter[21]
.sym 3727 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 3733 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 3740 f2.Nx_counter[21]
.sym 3743 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 3744 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 3750 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 3775 f2.Nx_counter[27]
.sym 3781 f2.Nx_counter[24]
.sym 3783 f2.Nx_counter[31]
.sym 3787 f2.Nx_counter[29]
.sym 3812 f2.Nx_counter[24]
.sym 3830 f2.Nx_counter[27]
.sym 3841 f2.Nx_counter[29]
.sym 3850 f2.Nx_counter[31]
.sym 3869 f2.Nx_counter[31]
.sym 3871 f2.Nx_counter[27]
.sym 3873 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 3875 f2.Nx_counter[29]
.sym 3908 f2.Nx_counter[34]
.sym 3960 f2.Nx_counter[34]
.sym 3989 f2.Ns_SB_DFFNE_Q_E
.sym 3990 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 3992 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 3994 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 3995 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 4002 f2.Nx_counter[34]
.sym 4018 f2.Nx_counter[30]
.sym 4159 f2.Nx_counter[32]
.sym 4165 f2.Nx_counter[37]
.sym 4211 $PACKER_VCC_NET
.sym 4229 $PACKER_VCC_NET
.sym 4445 c1.count[3]
.sym 4446 c1.count[4]
.sym 4448 c1.count[6]
.sym 4449 c1.count[7]
.sym 4451 c1.count[1]
.sym 4452 c1.count[2]
.sym 4455 c1.count[5]
.sym 4466 c1.count[8]
.sym 4467 c1.count[0]
.sym 4484 c1.count[0]
.sym 4493 c1.count[8]
.sym 4494 c1.count[5]
.sym 4495 c1.count[7]
.sym 4496 c1.count[6]
.sym 4499 c1.count[4]
.sym 4500 c1.count[2]
.sym 4501 c1.count[1]
.sym 4502 c1.count[3]
.sym 4522 clk_72MHz_$glb_clk
.sym 4523 c1.d_clk_SB_DFFE_Q_E_$glb_sr
.sym 4566 c1.count[0]
.sym 4568 c1.count[11]
.sym 4569 c1.count[12]
.sym 4570 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 4572 c1.count[15]
.sym 4574 c1.count[9]
.sym 4576 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 4577 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 4578 c1.count[13]
.sym 4579 c1.count[14]
.sym 4583 c1.count[18]
.sym 4584 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 4589 c1.count[16]
.sym 4590 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 4596 c1.count[23]
.sym 4598 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 4599 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 4600 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 4601 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 4604 c1.count[16]
.sym 4605 c1.count[12]
.sym 4606 c1.count[15]
.sym 4607 c1.count[9]
.sym 4616 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 4617 c1.count[23]
.sym 4618 c1.count[0]
.sym 4622 c1.count[18]
.sym 4623 c1.count[11]
.sym 4624 c1.count[13]
.sym 4625 c1.count[14]
.sym 4659 c1.d_clk_SB_DFFE_Q_E
.sym 4689 c1.count[17]
.sym 4690 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 4691 c1.count[19]
.sym 4692 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 4693 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 4694 c1.count[22]
.sym 4700 c1.count[20]
.sym 4701 c1.count[21]
.sym 4704 c1.count[24]
.sym 4713 c1.count[25]
.sym 4714 c1.count[10]
.sym 4733 c1.count[25]
.sym 4734 c1.count[19]
.sym 4735 c1.count[22]
.sym 4736 c1.count[20]
.sym 4745 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 4747 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 4748 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 4751 c1.count[10]
.sym 4752 c1.count[21]
.sym 4753 c1.count[17]
.sym 4754 c1.count[24]
.sym 5182 c1.d_clk_SB_DFFE_Q_E
.sym 5205 clk_1Hz
.sym 5220 clk_1Hz
.sym 5259 c1.d_clk_SB_DFFE_Q_E
.sym 5260 clk_72MHz_$glb_clk
.sym 5278 c1.d_clk_SB_DFFE_Q_E
.sym 5289 f2.Nx_counter[2]
.sym 5296 f2.Nx_counter[3]
.sym 5409 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 5420 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 5430 f2.Nx_counter[6]
.sym 5431 f2.Nx_counter[4]
.sym 5449 f2.Nx_counter[2]
.sym 5454 f2.Nx_counter[1]
.sym 5455 f2.Nx_counter[0]
.sym 5456 f2.Nx_counter[3]
.sym 5460 f2.Nx_counter[4]
.sym 5466 f2.Nx_counter[6]
.sym 5479 f2.Nx_counter[1]
.sym 5484 f2.Nx_counter[1]
.sym 5485 f2.Nx_counter[0]
.sym 5491 f2.Nx_counter[3]
.sym 5496 f2.Nx_counter[2]
.sym 5506 freq_etalon$SB_IO_IN_$glb_clk
.sym 5507 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 5549 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 5555 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 5556 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 5558 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 5559 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 5560 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 5562 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 5563 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 5581 $nextpnr_ICESTORM_LC_0$O
.sym 5583 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 5587 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 5589 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 5593 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 5595 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 5599 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 5601 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 5605 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[4]
.sym 5608 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 5611 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[5]
.sym 5614 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 5617 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[6]
.sym 5620 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 5623 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 5625 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 5643 f2.Nx_counter[4]
.sym 5649 f2.Nx_counter[6]
.sym 5667 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 5672 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 5673 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 5675 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 5681 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 5683 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 5684 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 5687 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 5690 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 5704 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[8]
.sym 5707 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 5710 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[9]
.sym 5713 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 5716 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[10]
.sym 5719 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 5722 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[11]
.sym 5724 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 5728 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[12]
.sym 5731 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 5734 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[13]
.sym 5737 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 5740 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[14]
.sym 5742 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 5746 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 5748 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 5769 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 5771 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 5772 f2.Nx_counter[14]
.sym 5775 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 5777 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 5790 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 5795 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 5798 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 5800 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 5802 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 5804 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 5806 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 5808 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 5810 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 5827 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[16]
.sym 5830 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 5833 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[17]
.sym 5835 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 5839 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[18]
.sym 5842 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 5845 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[19]
.sym 5847 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 5851 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[20]
.sym 5853 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 5857 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[21]
.sym 5860 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 5863 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[22]
.sym 5866 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 5869 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 5872 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 5890 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 5892 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 5896 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 5898 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 5900 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 5901 f2.Ns_SB_DFFNE_Q_E
.sym 5907 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 5913 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 5918 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 5919 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 5922 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 5924 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 5926 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 5929 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 5933 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 5940 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 5950 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[24]
.sym 5952 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 5956 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[25]
.sym 5959 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 5962 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[26]
.sym 5965 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 5968 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[27]
.sym 5970 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 5974 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[28]
.sym 5977 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 5980 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[29]
.sym 5982 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 5986 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[30]
.sym 5989 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 5992 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 5994 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 6015 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 6018 f2.Nx_counter[30]
.sym 6019 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 6022 f2.Nx_counter[24]
.sym 6036 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 6042 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 6045 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 6046 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 6047 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 6048 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 6052 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 6054 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 6067 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 6073 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[32]
.sym 6076 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 6079 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[33]
.sym 6082 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 6085 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[34]
.sym 6088 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 6091 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[35]
.sym 6094 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 6097 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[36]
.sym 6099 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 6103 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[37]
.sym 6105 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 6109 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[38]
.sym 6112 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 6115 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 6118 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 6139 f2.Nx_counter[37]
.sym 6142 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 6144 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 6145 f2.Nx_counter[32]
.sym 6159 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 6184 f2.Nx_counter[33]
.sym 6187 f2.Nx_counter[32]
.sym 6192 f2.Nx_counter[30]
.sym 6193 f2.Nx_counter[37]
.sym 6200 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 6204 f2.Nx_counter[33]
.sym 6215 f2.Nx_counter[30]
.sym 6227 f2.Nx_counter[32]
.sym 6233 f2.Nx_counter[37]
.sym 6254 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 6264 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 6266 f2.Nx_counter[33]
.sym 7125 f2.Nx_counter[1]
.sym 7173 Nx[5]
.sym 7174 Nx[3]
.sym 7175 Nx[13]
.sym 7177 Nx[1]
.sym 7178 Nx[2]
.sym 7179 Nx[6]
.sym 7231 f2.Nx_counter[2]
.sym 7233 f2.Nx_counter[3]
.sym 7237 f2.Nx_counter[5]
.sym 7275 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 7276 s1.tx_byte[7]
.sym 7277 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 7278 s1.tx_byte[3]
.sym 7328 f2.Nx_counter[6]
.sym 7339 f2.Nx_counter[13]
.sym 7378 f2.Nx_counter[2]
.sym 7379 f2.Nx_counter[3]
.sym 7380 f2.Nx_counter[4]
.sym 7381 f2.Nx_counter[5]
.sym 7382 f2.Nx_counter[6]
.sym 7383 f2.Nx_counter[7]
.sym 7478 f2.Nx_counter[8]
.sym 7479 f2.Nx_counter[9]
.sym 7480 f2.Nx_counter[10]
.sym 7481 f2.Nx_counter[11]
.sym 7482 f2.Nx_counter[12]
.sym 7483 f2.Nx_counter[13]
.sym 7484 f2.Nx_counter[14]
.sym 7485 f2.Nx_counter[15]
.sym 7523 f2.Nx_counter[3]
.sym 7531 f2.Nx_counter[2]
.sym 7536 f2.Nx_counter[1]
.sym 7580 f2.Nx_counter[16]
.sym 7581 f2.Nx_counter[17]
.sym 7582 f2.Nx_counter[18]
.sym 7583 f2.Nx_counter[19]
.sym 7584 f2.Nx_counter[20]
.sym 7585 f2.Nx_counter[21]
.sym 7586 f2.Nx_counter[22]
.sym 7587 f2.Nx_counter[23]
.sym 7624 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 7627 f2.Nx_counter[15]
.sym 7632 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 7682 f2.Nx_counter[24]
.sym 7683 f2.Nx_counter[25]
.sym 7684 f2.Nx_counter[26]
.sym 7685 f2.Nx_counter[27]
.sym 7686 f2.Nx_counter[28]
.sym 7687 f2.Nx_counter[29]
.sym 7688 f2.Nx_counter[30]
.sym 7689 f2.Nx_counter[31]
.sym 7725 f2.Nx_counter[22]
.sym 7727 f2.Nx_counter[19]
.sym 7729 f2.Nx_counter[23]
.sym 7741 f2.Nx_counter[30]
.sym 7747 f2.Nx_counter[25]
.sym 7784 f2.Nx_counter[32]
.sym 7785 f2.Nx_counter[33]
.sym 7786 f2.Nx_counter[34]
.sym 7787 f2.Nx_counter[35]
.sym 7788 f2.Nx_counter[36]
.sym 7789 f2.Nx_counter[37]
.sym 7790 f2.Nx_counter[38]
.sym 7791 f2.Nx_counter[39]
.sym 7823 s1.tx_byte[29]
.sym 7831 f2.Nx_counter[31]
.sym 7886 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 7887 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 7889 Nx[30]
.sym 7890 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 7892 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 7933 f2.Nx_counter[39]
.sym 7937 f2.Nx_counter[33]
.sym 8027 f2.Ns_SB_DFFNE_Q_E
.sym 8035 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 8242 freq_etalon$SB_IO_IN
.sym 9022 Ns[0]
.sym 9026 Nx[4]
.sym 9143 s1.tx_byte[4]
.sym 9144 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9145 s1.tx_byte[5]
.sym 9147 s1.tx_byte[0]
.sym 9148 s1.tx_byte[1]
.sym 9149 s1.tx_byte[6]
.sym 9150 s1.tx_byte[2]
.sym 9169 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 9174 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 9175 f2.Nx_counter[4]
.sym 9178 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 9189 f2.Nx_counter[1]
.sym 9204 f2.Nx_counter[2]
.sym 9206 f2.Nx_counter[3]
.sym 9207 f2.Nx_counter[13]
.sym 9210 f2.Nx_counter[5]
.sym 9212 f2.Nx_counter[6]
.sym 9225 f2.Nx_counter[5]
.sym 9229 f2.Nx_counter[3]
.sym 9235 f2.Nx_counter[13]
.sym 9247 f2.Nx_counter[1]
.sym 9253 f2.Nx_counter[2]
.sym 9259 f2.Nx_counter[6]
.sym 9263 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 9264 f2.gate_sync_$glb_clk
.sym 9266 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9267 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[1]
.sym 9268 Ns[13]
.sym 9269 Ns[3]
.sym 9271 Ns[7]
.sym 9272 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9273 Nx[7]
.sym 9274 s1.rx_byte_SB_LUT4_I1_2_O
.sym 9290 Nx[0]
.sym 9301 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 9309 s1.rx_byte_SB_LUT4_I1_2_O
.sym 9314 f2.Nx_counter[7]
.sym 9317 Nx[3]
.sym 9320 f2.Nx_counter[5]
.sym 9326 Ns[3]
.sym 9328 Ns[7]
.sym 9329 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 9338 Nx[7]
.sym 9348 f2.Nx_counter[7]
.sym 9352 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 9354 Nx[7]
.sym 9355 Ns[7]
.sym 9361 f2.Nx_counter[5]
.sym 9365 Nx[3]
.sym 9366 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 9367 Ns[3]
.sym 9386 s1.rx_byte_SB_LUT4_I1_2_O
.sym 9387 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 9389 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 9391 Ns[17]
.sym 9394 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[0]
.sym 9395 Nx[0]
.sym 9396 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9403 s1.rx_byte_SB_LUT4_I1_2_O
.sym 9420 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9431 f2.Nx_counter[0]
.sym 9432 f2.Nx_counter[2]
.sym 9441 f2.Nx_counter[3]
.sym 9453 f2.Nx_counter[7]
.sym 9454 f2.Nx_counter[1]
.sym 9458 f2.Nx_counter[4]
.sym 9459 f2.Nx_counter[5]
.sym 9460 f2.Nx_counter[6]
.sym 9462 $nextpnr_ICESTORM_LC_2$O
.sym 9464 f2.Nx_counter[0]
.sym 9468 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9471 f2.Nx_counter[1]
.sym 9474 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9477 f2.Nx_counter[2]
.sym 9478 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9480 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9482 f2.Nx_counter[3]
.sym 9484 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9486 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9488 f2.Nx_counter[4]
.sym 9490 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9492 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 9494 f2.Nx_counter[5]
.sym 9496 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9498 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9500 f2.Nx_counter[6]
.sym 9502 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 9504 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9507 f2.Nx_counter[7]
.sym 9508 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9510 freq_etalon$SB_IO_IN_$glb_clk
.sym 9511 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 9512 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 9513 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 9515 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 9517 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 9518 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 9519 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 9529 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9541 f2.Nx_counter[16]
.sym 9545 f2.Nx_counter[18]
.sym 9548 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9557 f2.Nx_counter[12]
.sym 9558 f2.Nx_counter[13]
.sym 9564 f2.Nx_counter[11]
.sym 9576 f2.Nx_counter[15]
.sym 9577 f2.Nx_counter[8]
.sym 9578 f2.Nx_counter[9]
.sym 9579 f2.Nx_counter[10]
.sym 9583 f2.Nx_counter[14]
.sym 9585 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 9587 f2.Nx_counter[8]
.sym 9589 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9591 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 9593 f2.Nx_counter[9]
.sym 9595 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 9597 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 9599 f2.Nx_counter[10]
.sym 9601 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 9603 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 9605 f2.Nx_counter[11]
.sym 9607 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 9609 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 9612 f2.Nx_counter[12]
.sym 9613 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 9615 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 9618 f2.Nx_counter[13]
.sym 9619 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 9621 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 9623 f2.Nx_counter[14]
.sym 9625 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 9627 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 9630 f2.Nx_counter[15]
.sym 9631 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 9633 freq_etalon$SB_IO_IN_$glb_clk
.sym 9634 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 9635 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 9636 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 9637 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 9638 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9639 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 9640 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 9641 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 9642 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 9647 f2.Nx_counter[8]
.sym 9651 f2.Nx_counter[9]
.sym 9653 f2.Nx_counter[10]
.sym 9655 f2.Nx_counter[11]
.sym 9657 f2.Nx_counter[12]
.sym 9662 s1.rx_byte_SB_LUT4_I1_2_O
.sym 9664 f2.Nx_counter[24]
.sym 9668 f2.Nx_counter[26]
.sym 9671 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 9682 f2.Nx_counter[22]
.sym 9692 f2.Nx_counter[16]
.sym 9697 f2.Nx_counter[21]
.sym 9701 f2.Nx_counter[17]
.sym 9702 f2.Nx_counter[18]
.sym 9703 f2.Nx_counter[19]
.sym 9704 f2.Nx_counter[20]
.sym 9707 f2.Nx_counter[23]
.sym 9708 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 9711 f2.Nx_counter[16]
.sym 9712 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 9714 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 9716 f2.Nx_counter[17]
.sym 9718 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 9720 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 9722 f2.Nx_counter[18]
.sym 9724 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 9726 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 9728 f2.Nx_counter[19]
.sym 9730 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 9732 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 9734 f2.Nx_counter[20]
.sym 9736 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 9738 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 9741 f2.Nx_counter[21]
.sym 9742 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 9744 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 9747 f2.Nx_counter[22]
.sym 9748 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 9750 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 9752 f2.Nx_counter[23]
.sym 9754 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 9756 freq_etalon$SB_IO_IN_$glb_clk
.sym 9757 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 9758 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9759 Ns[30]
.sym 9760 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9761 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 9762 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 9763 Nx[28]
.sym 9764 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9765 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 9772 f2.Nx_counter[21]
.sym 9773 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9774 f2.Nx_counter[17]
.sym 9780 f2.Nx_counter[20]
.sym 9787 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 9789 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 9792 f2.Nx_counter[25]
.sym 9794 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 9801 f2.Nx_counter[26]
.sym 9807 f2.Nx_counter[24]
.sym 9816 f2.Nx_counter[25]
.sym 9818 f2.Nx_counter[27]
.sym 9820 f2.Nx_counter[29]
.sym 9821 f2.Nx_counter[30]
.sym 9827 f2.Nx_counter[28]
.sym 9830 f2.Nx_counter[31]
.sym 9831 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 9833 f2.Nx_counter[24]
.sym 9835 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 9837 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 9840 f2.Nx_counter[25]
.sym 9841 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 9843 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 9846 f2.Nx_counter[26]
.sym 9847 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 9849 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 9852 f2.Nx_counter[27]
.sym 9853 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 9855 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 9857 f2.Nx_counter[28]
.sym 9859 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 9861 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 9864 f2.Nx_counter[29]
.sym 9865 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 9867 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 9870 f2.Nx_counter[30]
.sym 9871 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 9873 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 9875 f2.Nx_counter[31]
.sym 9877 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 9879 freq_etalon$SB_IO_IN_$glb_clk
.sym 9880 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 9882 s1.tx_byte[24]
.sym 9883 s1.tx_byte[28]
.sym 9884 s1.tx_byte[25]
.sym 9885 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 9886 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 9887 s1.tx_byte[26]
.sym 9888 s1.tx_byte[30]
.sym 9894 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9895 f2.Nx_counter[29]
.sym 9901 f2.Nx_counter[27]
.sym 9917 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 9925 f2.Nx_counter[35]
.sym 9928 f2.Nx_counter[38]
.sym 9932 f2.Nx_counter[34]
.sym 9937 f2.Nx_counter[39]
.sym 9938 f2.Nx_counter[32]
.sym 9939 f2.Nx_counter[33]
.sym 9950 f2.Nx_counter[36]
.sym 9951 f2.Nx_counter[37]
.sym 9954 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 9957 f2.Nx_counter[32]
.sym 9958 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 9960 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 9963 f2.Nx_counter[33]
.sym 9964 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 9966 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 9968 f2.Nx_counter[34]
.sym 9970 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 9972 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 9975 f2.Nx_counter[35]
.sym 9976 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 9978 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 9980 f2.Nx_counter[36]
.sym 9982 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 9984 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 9986 f2.Nx_counter[37]
.sym 9988 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 9990 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 9993 f2.Nx_counter[38]
.sym 9994 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 9998 f2.Nx_counter[39]
.sym 10000 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 10002 freq_etalon$SB_IO_IN_$glb_clk
.sym 10003 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 10006 Nx[38]
.sym 10007 Nx[25]
.sym 10016 f2.Nx_counter[32]
.sym 10018 f2.Nx_counter[37]
.sym 10022 f2.Nx_counter[34]
.sym 10024 f2.Nx_counter[35]
.sym 10026 f2.Nx_counter[36]
.sym 10031 Ns[25]
.sym 10032 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 10048 f2.Nx_counter[35]
.sym 10049 f2.Nx_counter[30]
.sym 10055 f2.Nx_counter[25]
.sym 10059 f2.Nx_counter[38]
.sym 10060 f2.Nx_counter[39]
.sym 10079 f2.Nx_counter[38]
.sym 10086 f2.Nx_counter[35]
.sym 10097 f2.Nx_counter[30]
.sym 10104 f2.Nx_counter[39]
.sym 10117 f2.Nx_counter[25]
.sym 10124 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 10125 f2.gate_sync_$glb_clk
.sym 10227 $PACKER_GND_NET
.sym 10258 freq_etalon$SB_IO_IN
.sym 10352 clk_72MHz
.sym 10375 $PACKER_GND_NET
.sym 10412 clk_72MHz
.sym 10787 c1.d_clk_SB_DFFE_Q_E
.sym 11128 f2.Ns_counter[0]
.sym 11159 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11161 f2.Ns_counter[0]
.sym 11193 f2.Ns_counter[0]
.sym 11197 f2.Nx_counter[4]
.sym 11215 f2.Ns_counter[0]
.sym 11239 f2.Nx_counter[4]
.sym 11248 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11249 f2.gate_sync_$glb_clk
.sym 11251 Ns[1]
.sym 11253 Ns[5]
.sym 11254 Ns[6]
.sym 11257 Ns[2]
.sym 11258 Ns[4]
.sym 11275 c1.d_clk_SB_DFFE_Q_E
.sym 11294 Ns[0]
.sym 11295 Nx[13]
.sym 11297 Nx[1]
.sym 11298 Nx[4]
.sym 11299 Nx[6]
.sym 11301 Nx[5]
.sym 11302 Ns[13]
.sym 11303 s1.rx_byte_SB_LUT4_I1_2_O
.sym 11306 Nx[2]
.sym 11307 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11311 Ns[6]
.sym 11314 Ns[2]
.sym 11315 Ns[4]
.sym 11316 Ns[1]
.sym 11318 Ns[5]
.sym 11320 Nx[0]
.sym 11325 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11327 Nx[4]
.sym 11328 Ns[4]
.sym 11331 Ns[13]
.sym 11332 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11333 Nx[13]
.sym 11337 Nx[5]
.sym 11339 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11340 Ns[5]
.sym 11349 Ns[0]
.sym 11351 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11352 Nx[0]
.sym 11355 Nx[1]
.sym 11357 Ns[1]
.sym 11358 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11362 Nx[6]
.sym 11363 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11364 Ns[6]
.sym 11368 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11369 Nx[2]
.sym 11370 Ns[2]
.sym 11371 s1.rx_byte_SB_LUT4_I1_2_O
.sym 11372 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 11375 f2.Ns_counter[1]
.sym 11376 f2.Ns_counter[2]
.sym 11377 f2.Ns_counter[3]
.sym 11378 f2.Ns_counter[4]
.sym 11379 f2.Ns_counter[5]
.sym 11380 f2.Ns_counter[6]
.sym 11381 f2.Ns_counter[7]
.sym 11395 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11403 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11406 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11417 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11420 s1.tx_byte[1]
.sym 11422 s1.tx_byte[2]
.sym 11423 s1.tx_byte[4]
.sym 11425 s1.tx_byte[5]
.sym 11427 s1.tx_byte[0]
.sym 11429 s1.tx_byte[6]
.sym 11434 f2.Ns_counter[3]
.sym 11436 f2.Ns_counter[13]
.sym 11438 f2.Nx_counter[7]
.sym 11442 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11446 f2.Ns_counter[7]
.sym 11448 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11449 s1.tx_byte[0]
.sym 11450 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11451 s1.tx_byte[4]
.sym 11454 s1.tx_byte[6]
.sym 11455 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11456 s1.tx_byte[2]
.sym 11457 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11463 f2.Ns_counter[13]
.sym 11466 f2.Ns_counter[3]
.sym 11479 f2.Ns_counter[7]
.sym 11484 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11485 s1.tx_byte[5]
.sym 11486 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11487 s1.tx_byte[1]
.sym 11490 f2.Nx_counter[7]
.sym 11494 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11495 f2.gate_sync_$glb_clk
.sym 11497 f2.Ns_counter[8]
.sym 11498 f2.Ns_counter[9]
.sym 11499 f2.Ns_counter[10]
.sym 11500 f2.Ns_counter[11]
.sym 11501 f2.Ns_counter[12]
.sym 11502 f2.Ns_counter[13]
.sym 11503 f2.Ns_counter[14]
.sym 11504 f2.Ns_counter[15]
.sym 11539 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[1]
.sym 11540 f2.Nx_counter[0]
.sym 11544 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11545 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11546 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11551 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[0]
.sym 11554 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11555 f2.Ns_counter[17]
.sym 11556 s1.tx_byte[7]
.sym 11558 s1.tx_byte[3]
.sym 11563 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11566 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11568 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11571 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[0]
.sym 11572 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[1]
.sym 11573 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11574 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11586 f2.Ns_counter[17]
.sym 11601 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11602 s1.tx_byte[7]
.sym 11603 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11604 s1.tx_byte[3]
.sym 11607 f2.Nx_counter[0]
.sym 11613 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11614 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11615 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11616 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11617 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11618 f2.gate_sync_$glb_clk
.sym 11620 f2.Ns_counter[16]
.sym 11621 f2.Ns_counter[17]
.sym 11622 f2.Ns_counter[18]
.sym 11623 f2.Ns_counter[19]
.sym 11624 f2.Ns_counter[20]
.sym 11625 f2.Ns_counter[21]
.sym 11626 f2.Ns_counter[22]
.sym 11627 f2.Ns_counter[23]
.sym 11636 s1.rx_byte_SB_LUT4_I1_2_O
.sym 11637 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11638 Ns[17]
.sym 11641 f2.Ns_counter[9]
.sym 11655 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11661 f2.Nx_counter[8]
.sym 11662 f2.Nx_counter[9]
.sym 11664 f2.Nx_counter[11]
.sym 11671 f2.Nx_counter[10]
.sym 11673 f2.Nx_counter[12]
.sym 11674 f2.Nx_counter[13]
.sym 11694 f2.Nx_counter[8]
.sym 11700 f2.Nx_counter[11]
.sym 11712 f2.Nx_counter[9]
.sym 11726 f2.Nx_counter[12]
.sym 11730 f2.Nx_counter[13]
.sym 11738 f2.Nx_counter[10]
.sym 11743 f2.Ns_counter[24]
.sym 11744 f2.Ns_counter[25]
.sym 11745 f2.Ns_counter[26]
.sym 11746 f2.Ns_counter[27]
.sym 11747 f2.Ns_counter[28]
.sym 11748 f2.Ns_counter[29]
.sym 11749 f2.Ns_counter[30]
.sym 11750 f2.Ns_counter[31]
.sym 11755 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11757 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11763 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11768 f2.Ns_counter[28]
.sym 11772 c1.d_clk_SB_DFFE_Q_E
.sym 11776 f2.Ns_counter[24]
.sym 11785 f2.Nx_counter[17]
.sym 11786 f2.Nx_counter[18]
.sym 11788 f2.Nx_counter[20]
.sym 11790 f2.Nx_counter[22]
.sym 11795 f2.Nx_counter[19]
.sym 11799 f2.Nx_counter[23]
.sym 11803 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11806 f2.Nx_counter[14]
.sym 11819 f2.Nx_counter[18]
.sym 11823 f2.Nx_counter[17]
.sym 11831 f2.Nx_counter[14]
.sym 11837 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11841 f2.Nx_counter[19]
.sym 11848 f2.Nx_counter[20]
.sym 11855 f2.Nx_counter[22]
.sym 11862 f2.Nx_counter[23]
.sym 11864 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 11865 i_SPI_CS$SB_IO_IN_$glb_sr
.sym 11866 f2.Ns_counter[32]
.sym 11867 f2.Ns_counter[33]
.sym 11868 f2.Ns_counter[34]
.sym 11869 f2.Ns_counter[35]
.sym 11870 f2.Ns_counter[36]
.sym 11871 f2.Ns_counter[37]
.sym 11872 f2.Ns_counter[38]
.sym 11873 f2.Ns_counter[39]
.sym 11882 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 11883 f2.Ns_counter[31]
.sym 11886 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11890 f2.Ns_counter[26]
.sym 11893 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11898 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11909 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11910 s1.tx_byte[25]
.sym 11913 s1.tx_byte[26]
.sym 11914 s1.tx_byte[30]
.sym 11915 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 11916 s1.tx_byte[24]
.sym 11917 s1.tx_byte[28]
.sym 11918 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11919 f2.Nx_counter[28]
.sym 11920 s1.tx_byte[29]
.sym 11921 f2.Ns_counter[30]
.sym 11924 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11931 f2.Nx_counter[16]
.sym 11934 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11935 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11940 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11941 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11942 s1.tx_byte[29]
.sym 11943 s1.tx_byte[25]
.sym 11948 f2.Ns_counter[30]
.sym 11952 s1.tx_byte[24]
.sym 11953 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11954 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11955 s1.tx_byte[28]
.sym 11958 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11959 s1.tx_byte[26]
.sym 11960 s1.tx_byte[30]
.sym 11961 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11967 f2.Nx_counter[16]
.sym 11972 f2.Nx_counter[28]
.sym 11976 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11977 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 11978 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11979 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11982 f2.Nx_counter[28]
.sym 11986 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11987 f2.gate_sync_$glb_clk
.sym 11989 Ns[39]
.sym 11990 Ns[28]
.sym 11991 Ns[24]
.sym 11993 Nx[26]
.sym 11994 Nx[24]
.sym 11996 Ns[26]
.sym 12003 f2.Nx_counter[16]
.sym 12005 Ns[25]
.sym 12011 f2.Nx_counter[18]
.sym 12031 Ns[30]
.sym 12032 s1.rx_byte_SB_LUT4_I1_2_O
.sym 12033 Nx[25]
.sym 12034 f2.Nx_counter[36]
.sym 12041 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 12043 Nx[28]
.sym 12047 Ns[28]
.sym 12048 Ns[24]
.sym 12050 Nx[26]
.sym 12051 Nx[24]
.sym 12053 Ns[26]
.sym 12056 f2.Nx_counter[26]
.sym 12057 Nx[30]
.sym 12061 Ns[25]
.sym 12069 Nx[24]
.sym 12070 Ns[24]
.sym 12072 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 12075 Nx[28]
.sym 12076 Ns[28]
.sym 12077 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 12082 Ns[25]
.sym 12083 Nx[25]
.sym 12084 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 12088 f2.Nx_counter[26]
.sym 12096 f2.Nx_counter[36]
.sym 12099 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 12101 Nx[26]
.sym 12102 Ns[26]
.sym 12105 Ns[30]
.sym 12106 Nx[30]
.sym 12108 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 12109 s1.rx_byte_SB_LUT4_I1_2_O
.sym 12110 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 12115 Ns[38]
.sym 12118 Ns[33]
.sym 12126 f2.Nx_counter[24]
.sym 12134 f2.Nx_counter[26]
.sym 12156 f2.Nx_counter[25]
.sym 12175 f2.Nx_counter[38]
.sym 12200 f2.Nx_counter[38]
.sym 12206 f2.Nx_counter[25]
.sym 12232 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 12233 f2.gate_sync_$glb_clk
.sym 12244 Ns[33]
.sym 12249 Nx[38]
.sym 12260 c1.d_clk_SB_DFFE_Q_E
.sym 12309 clk_72MHz
.sym 12331 clk_72MHz
.sym 13237 s1.rx_byte[5]
.sym 13238 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13240 s1.rx_byte[7]
.sym 13243 s1.rx_byte[4]
.sym 13244 s1.rx_byte[6]
.sym 13269 f2.Ns_counter[0]
.sym 13302 f2.Ns_counter[0]
.sym 13312 f2.Ns_counter[0]
.sym 13358 clk_72MHz_$glb_clk
.sym 13359 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13360 s1.rx_byte_tp[6]
.sym 13361 s1.rx_byte_tp[5]
.sym 13362 s1.rx_byte_tp[0]
.sym 13363 s1.rx_byte_tp[1]
.sym 13364 s1.rx_byte_tp[2]
.sym 13366 s1.rx_byte_tp[3]
.sym 13367 s1.rx_byte_tp[4]
.sym 13380 s1.rx_byte_SB_DFFE_Q_E
.sym 13406 f2.Ns_counter[5]
.sym 13407 f2.Ns_counter[6]
.sym 13410 f2.Ns_counter[1]
.sym 13411 f2.Ns_counter[2]
.sym 13413 f2.Ns_counter[4]
.sym 13434 f2.Ns_counter[1]
.sym 13447 f2.Ns_counter[5]
.sym 13455 f2.Ns_counter[6]
.sym 13471 f2.Ns_counter[2]
.sym 13476 f2.Ns_counter[4]
.sym 13480 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 13481 f2.gate_sync_$glb_clk
.sym 13484 Ns[11]
.sym 13485 $PACKER_VCC_NET
.sym 13499 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 13526 f2.Ns_counter[0]
.sym 13528 f2.Ns_counter[4]
.sym 13533 f2.Ns_counter[1]
.sym 13541 f2.Ns_counter[0]
.sym 13543 f2.Ns_counter[3]
.sym 13550 f2.Ns_counter[2]
.sym 13553 f2.Ns_counter[5]
.sym 13554 f2.Ns_counter[6]
.sym 13555 f2.Ns_counter[7]
.sym 13556 $nextpnr_ICESTORM_LC_3$O
.sym 13558 f2.Ns_counter[0]
.sym 13562 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13564 f2.Ns_counter[1]
.sym 13566 f2.Ns_counter[0]
.sym 13568 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13570 f2.Ns_counter[2]
.sym 13572 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13574 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13577 f2.Ns_counter[3]
.sym 13578 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13580 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13583 f2.Ns_counter[4]
.sym 13584 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13586 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13588 f2.Ns_counter[5]
.sym 13590 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13592 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13594 f2.Ns_counter[6]
.sym 13596 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13598 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13600 f2.Ns_counter[7]
.sym 13602 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13604 clk_72MHz_$glb_clk
.sym 13605 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13606 Ns[14]
.sym 13607 Ns[12]
.sym 13608 Nx[19]
.sym 13609 Ns[8]
.sym 13610 Ns[15]
.sym 13611 Ns[19]
.sym 13613 Ns[10]
.sym 13622 f2.Ns_counter[0]
.sym 13623 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 13626 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13630 $PACKER_VCC_NET
.sym 13634 f2.Nx_counter[19]
.sym 13640 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13642 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13654 f2.Ns_counter[15]
.sym 13656 f2.Ns_counter[9]
.sym 13665 f2.Ns_counter[10]
.sym 13671 f2.Ns_counter[8]
.sym 13674 f2.Ns_counter[11]
.sym 13675 f2.Ns_counter[12]
.sym 13676 f2.Ns_counter[13]
.sym 13677 f2.Ns_counter[14]
.sym 13679 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13681 f2.Ns_counter[8]
.sym 13683 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13685 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13687 f2.Ns_counter[9]
.sym 13689 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13691 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 13694 f2.Ns_counter[10]
.sym 13695 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13697 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 13699 f2.Ns_counter[11]
.sym 13701 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 13703 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 13705 f2.Ns_counter[12]
.sym 13707 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 13709 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 13711 f2.Ns_counter[13]
.sym 13713 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 13715 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13717 f2.Ns_counter[14]
.sym 13719 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 13721 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13724 f2.Ns_counter[15]
.sym 13725 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13727 clk_72MHz_$glb_clk
.sym 13728 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13730 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13731 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 13732 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13733 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13734 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13735 s1.tx_count[1]
.sym 13736 s1.tx_count[2]
.sym 13765 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13772 f2.Ns_counter[18]
.sym 13776 f2.Ns_counter[22]
.sym 13777 f2.Ns_counter[23]
.sym 13778 f2.Ns_counter[16]
.sym 13779 f2.Ns_counter[17]
.sym 13781 f2.Ns_counter[19]
.sym 13790 f2.Ns_counter[20]
.sym 13791 f2.Ns_counter[21]
.sym 13802 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 13804 f2.Ns_counter[16]
.sym 13806 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13808 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 13810 f2.Ns_counter[17]
.sym 13812 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 13814 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 13817 f2.Ns_counter[18]
.sym 13818 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 13820 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 13822 f2.Ns_counter[19]
.sym 13824 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 13826 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 13829 f2.Ns_counter[20]
.sym 13830 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 13832 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 13835 f2.Ns_counter[21]
.sym 13836 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 13838 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 13841 f2.Ns_counter[22]
.sym 13842 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 13844 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 13847 f2.Ns_counter[23]
.sym 13848 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 13850 clk_72MHz_$glb_clk
.sym 13851 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13852 s1.tx_count[3]
.sym 13853 Ns[22]
.sym 13854 Ns[29]
.sym 13855 Ns[16]
.sym 13856 Nx[21]
.sym 13857 Ns[18]
.sym 13858 Ns[20]
.sym 13859 Ns[23]
.sym 13866 f2.Ns_counter[21]
.sym 13867 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13868 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 13873 f2.Nx_counter[14]
.sym 13875 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 13888 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 13896 f2.Ns_counter[27]
.sym 13897 f2.Ns_counter[28]
.sym 13899 f2.Ns_counter[30]
.sym 13901 f2.Ns_counter[24]
.sym 13910 f2.Ns_counter[25]
.sym 13914 f2.Ns_counter[29]
.sym 13916 f2.Ns_counter[31]
.sym 13919 f2.Ns_counter[26]
.sym 13925 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 13927 f2.Ns_counter[24]
.sym 13929 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 13931 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 13934 f2.Ns_counter[25]
.sym 13935 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 13937 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 13939 f2.Ns_counter[26]
.sym 13941 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 13943 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 13946 f2.Ns_counter[27]
.sym 13947 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 13949 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 13952 f2.Ns_counter[28]
.sym 13953 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 13955 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 13958 f2.Ns_counter[29]
.sym 13959 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 13961 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 13964 f2.Ns_counter[30]
.sym 13965 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 13967 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 13970 f2.Ns_counter[31]
.sym 13971 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 13973 clk_72MHz_$glb_clk
.sym 13974 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13975 Nx[18]
.sym 13976 Nx[27]
.sym 13977 Nx[29]
.sym 13978 Ns[35]
.sym 13979 Nx[16]
.sym 13980 Ns[25]
.sym 13981 Ns[36]
.sym 13992 Ns[23]
.sym 13995 f2.Ns_counter[27]
.sym 14004 Ns[39]
.sym 14009 f2.Ns_counter[33]
.sym 14011 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 14019 f2.Ns_counter[35]
.sym 14020 f2.Ns_counter[36]
.sym 14024 f2.Ns_counter[32]
.sym 14025 f2.Ns_counter[33]
.sym 14026 f2.Ns_counter[34]
.sym 14038 f2.Ns_counter[38]
.sym 14039 f2.Ns_counter[39]
.sym 14045 f2.Ns_counter[37]
.sym 14048 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 14050 f2.Ns_counter[32]
.sym 14052 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 14054 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 14056 f2.Ns_counter[33]
.sym 14058 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 14060 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 14062 f2.Ns_counter[34]
.sym 14064 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 14066 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 14069 f2.Ns_counter[35]
.sym 14070 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 14072 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 14075 f2.Ns_counter[36]
.sym 14076 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 14078 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 14080 f2.Ns_counter[37]
.sym 14082 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 14084 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 14087 f2.Ns_counter[38]
.sym 14088 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 14091 f2.Ns_counter[39]
.sym 14094 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 14096 clk_72MHz_$glb_clk
.sym 14097 f2.Nx_counter_SB_DFFSR_Q_R_$glb_sr
.sym 14098 Ns[34]
.sym 14099 Nx[37]
.sym 14100 Nx[34]
.sym 14101 Ns[32]
.sym 14102 Ns[37]
.sym 14103 Nx[31]
.sym 14104 Nx[36]
.sym 14131 f2.Ns_counter[38]
.sym 14139 f2.Ns_counter[24]
.sym 14144 f2.Nx_counter[26]
.sym 14146 f2.Ns_counter[39]
.sym 14147 f2.Ns_counter[28]
.sym 14151 f2.Ns_counter[26]
.sym 14154 f2.Nx_counter[24]
.sym 14173 f2.Ns_counter[39]
.sym 14180 f2.Ns_counter[28]
.sym 14186 f2.Ns_counter[24]
.sym 14199 f2.Nx_counter[26]
.sym 14205 f2.Nx_counter[24]
.sym 14214 f2.Ns_counter[26]
.sym 14218 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 14219 f2.gate_sync_$glb_clk
.sym 14221 Nx[33]
.sym 14222 Nx[32]
.sym 14223 Nx[35]
.sym 14226 Nx[39]
.sym 14247 f2.Nx_counter[31]
.sym 14281 f2.Ns_counter[33]
.sym 14291 f2.Ns_counter[38]
.sym 14316 f2.Ns_counter[38]
.sym 14334 f2.Ns_counter[33]
.sym 14341 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 14342 f2.gate_sync_$glb_clk
.sym 14360 Ns[38]
.sym 14370 f2.Nx_counter[33]
.sym 14373 f2.Nx_counter[39]
.sym 14388 c1.d_clk_SB_DFFE_Q_E
.sym 14410 c1.d_clk_SB_DFFE_Q_E
.sym 14418 freq_etalon$SB_IO_IN
.sym 14436 freq_etalon$SB_IO_IN
.sym 14468 $PACKER_VCC_NET
.sym 15228 s1.rx_counter[0]
.sym 15348 s1.rx_counter[2]
.sym 15350 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 15352 s1.rx_counter[1]
.sym 15353 s1.rx_byte_SB_DFFE_Q_E
.sym 15374 s1.rx_byte_SB_LUT4_I1_2_O
.sym 15377 s1.rx_byte_SB_DFFE_Q_E
.sym 15387 s1.rx_byte_tp[6]
.sym 15388 s1.rx_byte_tp[5]
.sym 15393 s1.rx_byte_tp[3]
.sym 15394 s1.rx_byte[6]
.sym 15398 s1.rx_byte_SB_DFFE_Q_E
.sym 15401 s1.rx_byte[4]
.sym 15402 s1.rx_byte_tp[4]
.sym 15403 s1.rx_byte[5]
.sym 15414 s1.rx_byte[7]
.sym 15420 s1.rx_byte_tp[4]
.sym 15426 s1.rx_byte[4]
.sym 15427 s1.rx_byte[5]
.sym 15428 s1.rx_byte[6]
.sym 15429 s1.rx_byte[7]
.sym 15439 s1.rx_byte_tp[6]
.sym 15456 s1.rx_byte_tp[3]
.sym 15462 s1.rx_byte_tp[5]
.sym 15466 s1.rx_byte_SB_DFFE_Q_E
.sym 15467 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15469 s1.rx_byte_SB_LUT4_I1_2_O
.sym 15472 s1.rx_byte[3]
.sym 15473 s1.rx_byte[2]
.sym 15474 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 15475 s1.rx_byte[1]
.sym 15476 s1.rx_byte[0]
.sym 15502 s1.rx_byte_SB_LUT4_I1_2_O
.sym 15512 s1.rx_byte_tp[0]
.sym 15518 i_SPI_MOSI$SB_IO_IN
.sym 15519 s1.rx_byte_tp[5]
.sym 15522 s1.rx_byte_tp[2]
.sym 15529 s1.rx_byte_tp[1]
.sym 15532 s1.rx_byte_tp[3]
.sym 15533 s1.rx_byte_tp[4]
.sym 15543 s1.rx_byte_tp[5]
.sym 15549 s1.rx_byte_tp[4]
.sym 15558 i_SPI_MOSI$SB_IO_IN
.sym 15562 s1.rx_byte_tp[0]
.sym 15570 s1.rx_byte_tp[1]
.sym 15582 s1.rx_byte_tp[2]
.sym 15588 s1.rx_byte_tp[3]
.sym 15590 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15591 i_SPI_CS$SB_IO_IN_$glb_sr
.sym 15592 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15595 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 15597 Nx[9]
.sym 15599 Nx[11]
.sym 15614 i_SPI_MOSI$SB_IO_IN
.sym 15617 f2.Nx_counter[11]
.sym 15618 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 15619 f2.Nx_counter[9]
.sym 15620 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15652 f2.Ns_counter[11]
.sym 15674 f2.Ns_counter[11]
.sym 15712 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 15713 f2.gate_sync_$glb_clk
.sym 15715 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15716 s1.tx_byte[19]
.sym 15717 s1.tx_byte[10]
.sym 15718 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 15719 s1.tx_byte[11]
.sym 15720 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 15721 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 15722 s1.tx_byte[8]
.sym 15742 f2.Nx_counter[17]
.sym 15743 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15748 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15750 s1.tx_byte[19]
.sym 15762 f2.Ns_counter[14]
.sym 15764 f2.Ns_counter[8]
.sym 15766 f2.Ns_counter[10]
.sym 15768 f2.Ns_counter[12]
.sym 15771 f2.Ns_counter[15]
.sym 15775 f2.Ns_counter[19]
.sym 15785 f2.Nx_counter[19]
.sym 15791 f2.Ns_counter[14]
.sym 15795 f2.Ns_counter[12]
.sym 15801 f2.Nx_counter[19]
.sym 15807 f2.Ns_counter[8]
.sym 15815 f2.Ns_counter[15]
.sym 15821 f2.Ns_counter[19]
.sym 15833 f2.Ns_counter[10]
.sym 15835 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 15836 f2.gate_sync_$glb_clk
.sym 15838 Nx[17]
.sym 15839 Ns[21]
.sym 15840 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 15841 Nx[8]
.sym 15842 Nx[10]
.sym 15843 Nx[15]
.sym 15844 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15845 Nx[12]
.sym 15866 s1.rx_byte_SB_LUT4_I1_2_O
.sym 15872 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 15879 s1.tx_count[3]
.sym 15883 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 15884 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15886 s1.tx_count[2]
.sym 15888 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 15891 $PACKER_VCC_NET
.sym 15894 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15895 $PACKER_VCC_NET
.sym 15897 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15901 s1.tx_count[1]
.sym 15903 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15911 $nextpnr_ICESTORM_LC_4$O
.sym 15913 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15917 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 15919 s1.tx_count[1]
.sym 15920 $PACKER_VCC_NET
.sym 15921 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15923 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 15925 s1.tx_count[2]
.sym 15926 $PACKER_VCC_NET
.sym 15927 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 15929 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 15931 s1.tx_count[3]
.sym 15932 $PACKER_VCC_NET
.sym 15933 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 15935 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 15937 $PACKER_VCC_NET
.sym 15938 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 15939 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 15942 $PACKER_VCC_NET
.sym 15944 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15945 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 15950 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 15957 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15959 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15960 i_SPI_CS$SB_IO_IN_$glb_sr
.sym 15961 Nx[22]
.sym 15962 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 15963 s1.tx_count_SB_LUT4_O_I3[0]
.sym 15964 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 15965 Nx[20]
.sym 15966 Ns[31]
.sym 15967 Nx[23]
.sym 15968 Ns[27]
.sym 15975 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15981 f2.Nx_counter[15]
.sym 15986 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15988 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15995 s1.rx_byte_SB_LUT4_I1_2_O
.sym 16013 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16015 f2.Ns_counter[29]
.sym 16020 f2.Ns_counter[18]
.sym 16022 f2.Ns_counter[20]
.sym 16025 f2.Ns_counter[23]
.sym 16026 f2.Ns_counter[16]
.sym 16032 f2.Ns_counter[22]
.sym 16033 f2.Nx_counter[21]
.sym 16037 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16043 f2.Ns_counter[22]
.sym 16049 f2.Ns_counter[29]
.sym 16053 f2.Ns_counter[16]
.sym 16061 f2.Nx_counter[21]
.sym 16068 f2.Ns_counter[18]
.sym 16071 f2.Ns_counter[20]
.sym 16079 f2.Ns_counter[23]
.sym 16081 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 16082 f2.gate_sync_$glb_clk
.sym 16084 s1.tx_byte[18]
.sym 16085 s1.tx_byte[29]
.sym 16086 s1.tx_byte[31]
.sym 16087 s1.tx_byte[22]
.sym 16088 s1.tx_byte[16]
.sym 16089 s1.tx_byte[36]
.sym 16090 s1.tx_byte[27]
.sym 16091 s1.tx_byte[20]
.sym 16097 f2.Nx_counter[22]
.sym 16099 f2.Nx_counter[23]
.sym 16103 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16106 Nx[21]
.sym 16110 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 16128 f2.Ns_counter[35]
.sym 16129 f2.Ns_counter[36]
.sym 16142 f2.Ns_counter[25]
.sym 16143 f2.Nx_counter[16]
.sym 16144 f2.Nx_counter[27]
.sym 16148 f2.Nx_counter[29]
.sym 16149 f2.Nx_counter[18]
.sym 16159 f2.Nx_counter[18]
.sym 16166 f2.Nx_counter[27]
.sym 16171 f2.Nx_counter[29]
.sym 16178 f2.Ns_counter[35]
.sym 16182 f2.Nx_counter[16]
.sym 16188 f2.Ns_counter[25]
.sym 16196 f2.Ns_counter[36]
.sym 16204 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 16205 f2.gate_sync_$glb_clk
.sym 16207 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 16208 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 16210 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 16211 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 16212 s1.tx_byte[37]
.sym 16213 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 16214 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 16264 f2.Ns_counter[32]
.sym 16269 f2.Nx_counter[36]
.sym 16273 f2.Nx_counter[34]
.sym 16274 f2.Ns_counter[34]
.sym 16277 f2.Ns_counter[37]
.sym 16278 f2.Nx_counter[31]
.sym 16279 f2.Nx_counter[37]
.sym 16282 f2.Ns_counter[34]
.sym 16290 f2.Nx_counter[37]
.sym 16293 f2.Nx_counter[34]
.sym 16300 f2.Ns_counter[32]
.sym 16305 f2.Ns_counter[37]
.sym 16313 f2.Nx_counter[31]
.sym 16320 f2.Nx_counter[36]
.sym 16327 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 16328 f2.gate_sync_$glb_clk
.sym 16331 s1.tx_byte[33]
.sym 16333 s1.tx_byte[39]
.sym 16335 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 16336 s1.tx_byte[38]
.sym 16337 s1.tx_byte[32]
.sym 16389 f2.Nx_counter[33]
.sym 16392 f2.Nx_counter[39]
.sym 16395 f2.Nx_counter[32]
.sym 16401 f2.Nx_counter[35]
.sym 16404 f2.Nx_counter[33]
.sym 16410 f2.Nx_counter[32]
.sym 16417 f2.Nx_counter[35]
.sym 16436 f2.Nx_counter[39]
.sym 16450 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 16451 f2.gate_sync_$glb_clk
.sym 16463 Ns[39]
.sym 16477 f2.Nx_counter[32]
.sym 16482 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 16483 f2.Nx_counter[35]
.sym 16492 f2.Ns_SB_DFFNE_Q_E
.sym 16497 f2.Ns_SB_DFFNE_Q_E
.sym 16510 f2.Ns_SB_DFFNE_Q_E
.sym 16850 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17220 s1.rx_byte_SB_LUT4_I1_2_O
.sym 17394 s1.rx_counter[0]
.sym 17436 s1.rx_counter[0]
.sym 17453 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17454 i_SPI_CS$SB_IO_IN_$glb_sr
.sym 17484 s1.rx_byte_SB_LUT4_I1_2_O
.sym 17496 i_SPI_CS$SB_IO_IN
.sym 17497 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 17499 s1.rx_byte[3]
.sym 17500 s1.rx_byte[2]
.sym 17501 s1.rx_counter[0]
.sym 17514 s1.rx_counter[2]
.sym 17526 s1.rx_counter[1]
.sym 17528 $nextpnr_ICESTORM_LC_1$O
.sym 17530 s1.rx_counter[0]
.sym 17534 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17537 s1.rx_counter[1]
.sym 17541 s1.rx_counter[2]
.sym 17544 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17553 s1.rx_byte[2]
.sym 17554 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 17556 s1.rx_byte[3]
.sym 17566 s1.rx_counter[1]
.sym 17568 s1.rx_counter[0]
.sym 17571 s1.rx_counter[1]
.sym 17572 i_SPI_CS$SB_IO_IN
.sym 17573 s1.rx_counter[0]
.sym 17574 s1.rx_counter[2]
.sym 17576 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17577 i_SPI_CS$SB_IO_IN_$glb_sr
.sym 17584 Ns[9]
.sym 17586 i_SPI_CS$SB_IO_IN
.sym 17602 f2.Ns_counter[9]
.sym 17604 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17610 s1.rx_byte_SB_LUT4_I1_2_O
.sym 17622 s1.rx_byte_tp[1]
.sym 17623 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 17629 s1.rx_byte_tp[0]
.sym 17630 s1.rx_byte_SB_DFFE_Q_E
.sym 17631 s1.rx_byte_tp[2]
.sym 17632 i_SPI_MOSI$SB_IO_IN
.sym 17633 s1.rx_byte[1]
.sym 17634 s1.rx_byte[0]
.sym 17652 s1.rx_byte[0]
.sym 17653 s1.rx_byte[1]
.sym 17654 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 17670 s1.rx_byte_tp[2]
.sym 17677 s1.rx_byte_tp[1]
.sym 17683 s1.rx_byte[0]
.sym 17684 s1.rx_byte[1]
.sym 17685 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 17691 s1.rx_byte_tp[0]
.sym 17697 i_SPI_MOSI$SB_IO_IN
.sym 17698 s1.rx_byte_SB_DFFE_Q_E
.sym 17699 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17701 s1.tx_byte[9]
.sym 17726 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17729 i_SPI_CS$SB_IO_IN
.sym 17730 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 17731 Nx[11]
.sym 17732 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17745 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17753 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17757 s1.tx_byte[8]
.sym 17758 s1.tx_byte[9]
.sym 17760 f2.Nx_counter[9]
.sym 17761 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17763 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17764 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17766 f2.Nx_counter[11]
.sym 17775 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17776 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17777 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17778 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17793 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17794 s1.tx_byte[8]
.sym 17795 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17796 s1.tx_byte[9]
.sym 17808 f2.Nx_counter[9]
.sym 17817 f2.Nx_counter[11]
.sym 17821 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 17822 f2.gate_sync_$glb_clk
.sym 17824 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17827 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 17828 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17830 Nx[14]
.sym 17849 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17865 Ns[14]
.sym 17866 Ns[12]
.sym 17867 s1.rx_byte_SB_LUT4_I1_2_O
.sym 17868 Ns[8]
.sym 17869 Ns[15]
.sym 17870 Nx[15]
.sym 17872 Ns[10]
.sym 17873 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17875 Nx[19]
.sym 17876 Nx[8]
.sym 17877 Nx[10]
.sym 17878 Ns[19]
.sym 17879 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 17880 Nx[12]
.sym 17883 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17890 Ns[11]
.sym 17891 Nx[11]
.sym 17892 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17894 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17895 Nx[14]
.sym 17898 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17900 Ns[14]
.sym 17901 Nx[14]
.sym 17904 Nx[19]
.sym 17905 Ns[19]
.sym 17907 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17910 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17911 Nx[10]
.sym 17913 Ns[10]
.sym 17916 Ns[12]
.sym 17917 Nx[12]
.sym 17919 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17922 Ns[11]
.sym 17923 Nx[11]
.sym 17924 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17928 Nx[15]
.sym 17929 Ns[15]
.sym 17931 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17934 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17935 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 17936 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17937 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17941 Nx[8]
.sym 17942 Ns[8]
.sym 17943 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17944 s1.rx_byte_SB_LUT4_I1_2_O
.sym 17945 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17954 o_SPI_MISO$SB_IO_OUT
.sym 17963 s1.rx_byte_SB_LUT4_I1_2_O
.sym 17967 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17968 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17976 s1.tx_count_SB_LUT4_O_I3[1]
.sym 17977 s1.rx_byte_SB_LUT4_I1_2_O
.sym 17988 f2.Nx_counter[12]
.sym 17990 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17991 f2.Nx_counter[15]
.sym 17992 s1.tx_byte[11]
.sym 17996 f2.Nx_counter[10]
.sym 17998 s1.tx_byte[10]
.sym 17999 f2.Nx_counter[8]
.sym 18000 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 18003 f2.Nx_counter[17]
.sym 18009 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18014 f2.Ns_counter[21]
.sym 18023 f2.Nx_counter[17]
.sym 18027 f2.Ns_counter[21]
.sym 18036 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 18040 f2.Nx_counter[8]
.sym 18048 f2.Nx_counter[10]
.sym 18053 f2.Nx_counter[15]
.sym 18057 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18058 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18059 s1.tx_byte[11]
.sym 18060 s1.tx_byte[10]
.sym 18064 f2.Nx_counter[12]
.sym 18067 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 18068 f2.gate_sync_$glb_clk
.sym 18070 s1.tx_byte[23]
.sym 18072 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 18073 s1.tx_byte[21]
.sym 18074 s1.tx_byte[17]
.sym 18075 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 18082 f2.Nx_counter[10]
.sym 18087 f2.Nx_counter[8]
.sym 18092 f2.Nx_counter[12]
.sym 18102 Ns[17]
.sym 18111 s1.tx_byte[18]
.sym 18114 s1.tx_byte[22]
.sym 18115 f2.Nx_counter[20]
.sym 18117 f2.Nx_counter[23]
.sym 18120 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 18121 s1.tx_byte[19]
.sym 18122 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 18123 f2.Nx_counter[22]
.sym 18129 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18130 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18132 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 18133 f2.Ns_counter[27]
.sym 18134 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 18135 s1.tx_byte[23]
.sym 18136 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18141 f2.Ns_counter[31]
.sym 18147 f2.Nx_counter[22]
.sym 18150 s1.tx_byte[22]
.sym 18151 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18152 s1.tx_byte[23]
.sym 18153 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 18156 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18157 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 18158 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 18159 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 18162 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18163 s1.tx_byte[18]
.sym 18164 s1.tx_byte[19]
.sym 18165 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18168 f2.Nx_counter[20]
.sym 18174 f2.Ns_counter[31]
.sym 18180 f2.Nx_counter[23]
.sym 18189 f2.Ns_counter[27]
.sym 18190 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 18191 f2.gate_sync_$glb_clk
.sym 18195 s1.tx_count_SB_LUT4_O_I3[1]
.sym 18197 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18200 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 18211 f2.Nx_counter[20]
.sym 18215 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18218 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 18219 s1.tx_byte[33]
.sym 18225 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18234 Nx[22]
.sym 18236 Nx[29]
.sym 18238 Nx[16]
.sym 18239 Ns[31]
.sym 18241 Ns[27]
.sym 18242 Nx[18]
.sym 18243 Nx[27]
.sym 18245 s1.rx_byte_SB_LUT4_I1_2_O
.sym 18246 Nx[20]
.sym 18248 Ns[36]
.sym 18251 Ns[22]
.sym 18253 Ns[16]
.sym 18255 Nx[31]
.sym 18256 Ns[20]
.sym 18259 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18260 Ns[29]
.sym 18263 Ns[18]
.sym 18264 Nx[36]
.sym 18267 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18269 Ns[18]
.sym 18270 Nx[18]
.sym 18274 Nx[29]
.sym 18275 Ns[29]
.sym 18276 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18280 Nx[31]
.sym 18281 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18282 Ns[31]
.sym 18285 Ns[22]
.sym 18286 Nx[22]
.sym 18288 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18291 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18292 Ns[16]
.sym 18293 Nx[16]
.sym 18297 Ns[36]
.sym 18298 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18299 Nx[36]
.sym 18303 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18305 Nx[27]
.sym 18306 Ns[27]
.sym 18310 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18311 Nx[20]
.sym 18312 Ns[20]
.sym 18313 s1.rx_byte_SB_LUT4_I1_2_O
.sym 18314 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 18331 s1.rx_byte_SB_LUT4_I1_2_O
.sym 18334 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18335 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18347 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18357 Ns[34]
.sym 18358 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 18362 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 18363 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18365 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18366 Nx[37]
.sym 18367 Nx[34]
.sym 18368 s1.rx_byte_SB_LUT4_I1_2_O
.sym 18369 Ns[37]
.sym 18370 s1.tx_byte[36]
.sym 18371 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18372 s1.tx_byte[32]
.sym 18373 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 18375 Nx[35]
.sym 18376 Ns[35]
.sym 18379 s1.tx_byte[33]
.sym 18384 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 18385 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18386 s1.tx_byte[37]
.sym 18388 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 18390 Nx[35]
.sym 18391 Ns[35]
.sym 18393 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18396 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18397 s1.tx_byte[36]
.sym 18398 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18399 s1.tx_byte[32]
.sym 18408 Nx[34]
.sym 18409 Ns[34]
.sym 18410 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18414 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 18415 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18416 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 18417 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18420 Ns[37]
.sym 18421 Nx[37]
.sym 18422 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18426 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18427 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 18428 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 18429 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 18432 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18433 s1.tx_byte[37]
.sym 18434 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18435 s1.tx_byte[33]
.sym 18436 s1.rx_byte_SB_LUT4_I1_2_O
.sym 18437 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 18480 Nx[33]
.sym 18483 s1.tx_byte[39]
.sym 18484 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 18489 Nx[32]
.sym 18493 Nx[39]
.sym 18494 s1.tx_byte[38]
.sym 18495 Ns[39]
.sym 18497 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18499 Ns[32]
.sym 18500 Ns[33]
.sym 18505 Nx[38]
.sym 18507 s1.rx_byte_SB_LUT4_I1_2_O
.sym 18509 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18510 Ns[38]
.sym 18520 Nx[33]
.sym 18521 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18522 Ns[33]
.sym 18532 Nx[39]
.sym 18533 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18534 Ns[39]
.sym 18543 s1.tx_byte[38]
.sym 18544 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18545 s1.tx_byte[39]
.sym 18546 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 18550 Ns[38]
.sym 18551 Nx[38]
.sym 18552 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18555 Ns[32]
.sym 18556 Nx[32]
.sym 18557 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18559 s1.rx_byte_SB_LUT4_I1_2_O
.sym 18560 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19589 o_SPI_MISO$SB_IO_OUT
.sym 19705 i_SPI_CS$SB_IO_IN
.sym 19752 f2.Ns_counter[9]
.sym 19796 f2.Ns_counter[9]
.sym 19806 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 19807 f2.gate_sync_$glb_clk
.sym 19833 f2.Nx_counter[14]
.sym 19852 s1.rx_byte_SB_LUT4_I1_2_O
.sym 19855 Nx[9]
.sym 19856 Ns[9]
.sym 19871 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 19883 Ns[9]
.sym 19884 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 19886 Nx[9]
.sym 19929 s1.rx_byte_SB_LUT4_I1_2_O
.sym 19930 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19946 s1.rx_byte_SB_LUT4_I1_2_O
.sym 19962 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 19975 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19976 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 19978 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19981 i_SPI_CS$SB_IO_IN
.sym 19982 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19987 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19989 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19993 f2.Nx_counter[14]
.sym 19997 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20007 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20008 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 20009 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20026 i_SPI_CS$SB_IO_IN
.sym 20030 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20031 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20032 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20033 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 20044 f2.Nx_counter[14]
.sym 20052 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 20053 f2.gate_sync_$glb_clk
.sym 20085 o_SPI_MISO$SB_IO_OUT
.sym 20100 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20106 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20107 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 20109 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 20122 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 20171 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 20172 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 20173 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20174 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20175 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 20176 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 20197 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 20221 s1.rx_byte_SB_LUT4_I1_2_O
.sym 20227 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 20228 s1.tx_count_SB_LUT4_O_I3[1]
.sym 20229 s1.tx_count_SB_LUT4_O_I3[0]
.sym 20232 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 20233 Nx[23]
.sym 20234 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 20235 Nx[17]
.sym 20236 Ns[17]
.sym 20241 Ns[23]
.sym 20243 Nx[21]
.sym 20244 Ns[21]
.sym 20245 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20246 s1.tx_byte[21]
.sym 20247 s1.tx_byte[17]
.sym 20248 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20252 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 20254 Ns[23]
.sym 20255 Nx[23]
.sym 20264 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20265 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20266 s1.tx_count_SB_LUT4_O_I3[1]
.sym 20267 s1.tx_count_SB_LUT4_O_I3[0]
.sym 20270 Nx[21]
.sym 20271 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 20273 Ns[21]
.sym 20276 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 20278 Nx[17]
.sym 20279 Ns[17]
.sym 20282 s1.tx_byte[17]
.sym 20283 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 20284 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 20285 s1.tx_byte[21]
.sym 20298 s1.rx_byte_SB_LUT4_I1_2_O
.sym 20299 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 20328 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 20342 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 20343 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 20344 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 20346 s1.tx_byte[16]
.sym 20348 s1.tx_byte[27]
.sym 20349 s1.tx_byte[20]
.sym 20352 s1.tx_byte[31]
.sym 20361 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 20362 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 20387 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 20388 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 20389 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 20399 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 20400 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 20401 s1.tx_byte[27]
.sym 20402 s1.tx_byte[31]
.sym 20417 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 20418 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 20419 s1.tx_byte[20]
.sym 20420 s1.tx_byte[16]
.sym 21444 o_SPI_MISO$SB_IO_OUT
.sym 23702 i_SPI_MOSI$SB_IO_IN
.sym 25091 i_SPI_CLK$SB_IO_IN
.sym 25556 i_SPI_MOSI$SB_IO_IN
.sym 25709 i_SPI_CS$SB_IO_IN
.sym 27277 i_SPI_CLK$SB_IO_IN
.sym 27367 i_SPI_MOSI$SB_IO_IN
.sym 27370 o_SPI_MISO$SB_IO_OUT
.sym 27379 o_SPI_MISO$SB_IO_OUT
.sym 27395 i_SPI_CS$SB_IO_IN
.sym 27397 i_SPI_CLK$SB_IO_IN
.sym 27429 i_SPI_CLK$SB_IO_IN
.sym 27449 i_SPI_CLK$SB_IO_IN
.sym 27459 i_SPI_CS$SB_IO_IN
.sym 27481 i_SPI_CS$SB_IO_IN
.sym 27685 $PACKER_VCC_NET
.sym 27715 c1.count[0]
.sym 27720 c1.count[1]
.sym 27721 c1.count[0]
.sym 27724 c1.count[2]
.sym 27725 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27728 c1.count[3]
.sym 27729 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 27732 c1.count[4]
.sym 27733 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 27736 c1.count[5]
.sym 27737 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 27740 c1.count[6]
.sym 27741 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 27744 c1.count[7]
.sym 27745 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 27748 c1.count[8]
.sym 27749 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 27752 c1.count[9]
.sym 27753 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 27756 c1.count[10]
.sym 27757 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 27760 c1.count[11]
.sym 27761 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 27764 c1.count[12]
.sym 27765 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 27768 c1.count[13]
.sym 27769 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 27772 c1.count[14]
.sym 27773 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 27776 c1.count[15]
.sym 27777 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 27780 c1.count[16]
.sym 27781 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 27784 c1.count[17]
.sym 27785 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 27788 c1.count[18]
.sym 27789 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 27792 c1.count[19]
.sym 27793 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 27796 c1.count[20]
.sym 27797 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 27800 c1.count[21]
.sym 27801 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 27804 c1.count[22]
.sym 27805 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 27808 c1.count[23]
.sym 27809 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 27812 c1.count[24]
.sym 27813 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 27816 c1.count[25]
.sym 27817 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 27910 clk_1Hz
.sym 27933 f2.gate_sync
.sym 28013 f2.Nx_counter[0]
.sym 28022 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 28037 f2.Nx_counter[15]
.sym 28089 f2.Nx_counter[21]
.sym 28105 f2.Nx_counter[24]
.sym 28117 f2.Nx_counter[27]
.sym 28125 f2.Nx_counter[29]
.sym 28129 f2.Nx_counter[31]
.sym 28145 f2.Nx_counter[34]
.sym 28233 c1.count[0]
.sym 28238 c1.count[5]
.sym 28239 c1.count[6]
.sym 28240 c1.count[7]
.sym 28241 c1.count[8]
.sym 28242 c1.count[1]
.sym 28243 c1.count[2]
.sym 28244 c1.count[3]
.sym 28245 c1.count[4]
.sym 28258 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 28259 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 28260 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 28261 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 28262 c1.count[9]
.sym 28263 c1.count[12]
.sym 28264 c1.count[15]
.sym 28265 c1.count[16]
.sym 28271 c1.count[0]
.sym 28272 c1.count[23]
.sym 28273 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28274 c1.count[11]
.sym 28275 c1.count[13]
.sym 28276 c1.count[14]
.sym 28277 c1.count[18]
.sym 28298 c1.count[19]
.sym 28299 c1.count[20]
.sym 28300 c1.count[22]
.sym 28301 c1.count[25]
.sym 28307 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 28308 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 28309 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 28310 c1.count[17]
.sym 28311 c1.count[21]
.sym 28312 c1.count[24]
.sym 28313 c1.count[10]
.sym 28425 clk_1Hz
.sym 28485 f2.Nx_counter[4]
.sym 28489 f2.Nx_counter[6]
.sym 28497 f2.Nx_counter[1]
.sym 28500 f2.Nx_counter[1]
.sym 28501 f2.Nx_counter[0]
.sym 28505 f2.Nx_counter[3]
.sym 28509 f2.Nx_counter[2]
.sym 28515 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 28520 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 28524 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 28528 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 28532 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 28536 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 28540 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 28544 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 28548 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 28552 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 28556 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 28560 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 28564 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 28568 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 28572 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 28576 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 28580 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 28584 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 28588 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 28592 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 28596 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 28600 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 28604 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 28608 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 28612 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 28616 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 28620 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 28624 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 28628 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 28632 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 28636 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 28640 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 28644 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 28648 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 28652 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 28656 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 28660 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 28664 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 28668 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 28672 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 28677 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 28681 f2.Nx_counter[33]
.sym 28689 f2.Nx_counter[30]
.sym 28697 f2.Nx_counter[32]
.sym 28701 f2.Nx_counter[37]
.sym 28966 f2.Nx_counter[5]
.sym 28970 f2.Nx_counter[3]
.sym 28974 f2.Nx_counter[13]
.sym 28982 f2.Nx_counter[1]
.sym 28986 f2.Nx_counter[2]
.sym 28990 f2.Nx_counter[6]
.sym 29001 f2.Nx_counter[7]
.sym 29003 Ns[7]
.sym 29004 Nx[7]
.sym 29005 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29009 f2.Nx_counter[5]
.sym 29011 Ns[3]
.sym 29012 Nx[3]
.sym 29013 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29027 f2.Nx_counter[0]
.sym 29032 f2.Nx_counter[1]
.sym 29036 f2.Nx_counter[2]
.sym 29037 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29040 f2.Nx_counter[3]
.sym 29041 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29044 f2.Nx_counter[4]
.sym 29045 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29048 f2.Nx_counter[5]
.sym 29049 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29052 f2.Nx_counter[6]
.sym 29053 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29056 f2.Nx_counter[7]
.sym 29057 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29060 f2.Nx_counter[8]
.sym 29061 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29064 f2.Nx_counter[9]
.sym 29065 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29068 f2.Nx_counter[10]
.sym 29069 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 29072 f2.Nx_counter[11]
.sym 29073 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 29076 f2.Nx_counter[12]
.sym 29077 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 29080 f2.Nx_counter[13]
.sym 29081 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 29084 f2.Nx_counter[14]
.sym 29085 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 29088 f2.Nx_counter[15]
.sym 29089 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 29092 f2.Nx_counter[16]
.sym 29093 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 29096 f2.Nx_counter[17]
.sym 29097 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 29100 f2.Nx_counter[18]
.sym 29101 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 29104 f2.Nx_counter[19]
.sym 29105 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 29108 f2.Nx_counter[20]
.sym 29109 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 29112 f2.Nx_counter[21]
.sym 29113 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 29116 f2.Nx_counter[22]
.sym 29117 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 29120 f2.Nx_counter[23]
.sym 29121 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 29124 f2.Nx_counter[24]
.sym 29125 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 29128 f2.Nx_counter[25]
.sym 29129 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 29132 f2.Nx_counter[26]
.sym 29133 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 29136 f2.Nx_counter[27]
.sym 29137 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 29140 f2.Nx_counter[28]
.sym 29141 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 29144 f2.Nx_counter[29]
.sym 29145 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 29148 f2.Nx_counter[30]
.sym 29149 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 29152 f2.Nx_counter[31]
.sym 29153 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 29156 f2.Nx_counter[32]
.sym 29157 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 29160 f2.Nx_counter[33]
.sym 29161 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 29164 f2.Nx_counter[34]
.sym 29165 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 29168 f2.Nx_counter[35]
.sym 29169 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 29172 f2.Nx_counter[36]
.sym 29173 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 29176 f2.Nx_counter[37]
.sym 29177 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 29180 f2.Nx_counter[38]
.sym 29181 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 29184 f2.Nx_counter[39]
.sym 29185 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 29189 f2.Nx_counter[38]
.sym 29193 f2.Nx_counter[35]
.sym 29198 f2.Nx_counter[30]
.sym 29205 f2.Nx_counter[39]
.sym 29213 f2.Nx_counter[25]
.sym 29450 f2.Ns_counter[0]
.sym 29466 f2.Nx_counter[4]
.sym 29475 Ns[4]
.sym 29476 Nx[4]
.sym 29477 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29479 Ns[13]
.sym 29480 Nx[13]
.sym 29481 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29483 Ns[5]
.sym 29484 Nx[5]
.sym 29485 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29491 Ns[0]
.sym 29492 Nx[0]
.sym 29493 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29495 Ns[1]
.sym 29496 Nx[1]
.sym 29497 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29499 Ns[6]
.sym 29500 Nx[6]
.sym 29501 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29503 Ns[2]
.sym 29504 Nx[2]
.sym 29505 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29506 s1.tx_byte[4]
.sym 29507 s1.tx_byte[0]
.sym 29508 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29509 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29510 s1.tx_byte[6]
.sym 29511 s1.tx_byte[2]
.sym 29512 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29513 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29514 f2.Ns_counter[13]
.sym 29518 f2.Ns_counter[3]
.sym 29526 f2.Ns_counter[7]
.sym 29530 s1.tx_byte[5]
.sym 29531 s1.tx_byte[1]
.sym 29532 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29533 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29534 f2.Nx_counter[7]
.sym 29538 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[0]
.sym 29539 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_I3_I0[1]
.sym 29540 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 29541 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29546 f2.Ns_counter[17]
.sym 29558 s1.tx_byte[7]
.sym 29559 s1.tx_byte[3]
.sym 29560 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29561 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29562 f2.Nx_counter[0]
.sym 29566 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 29567 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 29568 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 29569 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 29573 f2.Nx_counter[8]
.sym 29577 f2.Nx_counter[11]
.sym 29585 f2.Nx_counter[9]
.sym 29593 f2.Nx_counter[12]
.sym 29597 f2.Nx_counter[13]
.sym 29601 f2.Nx_counter[10]
.sym 29605 f2.Nx_counter[18]
.sym 29609 f2.Nx_counter[17]
.sym 29613 f2.Nx_counter[14]
.sym 29617 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29621 f2.Nx_counter[19]
.sym 29625 f2.Nx_counter[20]
.sym 29629 f2.Nx_counter[22]
.sym 29633 f2.Nx_counter[23]
.sym 29634 s1.tx_byte[29]
.sym 29635 s1.tx_byte[25]
.sym 29636 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29637 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29638 f2.Ns_counter[30]
.sym 29642 s1.tx_byte[28]
.sym 29643 s1.tx_byte[24]
.sym 29644 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29645 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29646 s1.tx_byte[30]
.sym 29647 s1.tx_byte[26]
.sym 29648 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29649 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29653 f2.Nx_counter[16]
.sym 29654 f2.Nx_counter[28]
.sym 29658 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29659 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29660 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29661 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 29665 f2.Nx_counter[28]
.sym 29671 Ns[24]
.sym 29672 Nx[24]
.sym 29673 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29675 Ns[28]
.sym 29676 Nx[28]
.sym 29677 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29679 Ns[25]
.sym 29680 Nx[25]
.sym 29681 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29685 f2.Nx_counter[26]
.sym 29689 f2.Nx_counter[36]
.sym 29691 Ns[26]
.sym 29692 Nx[26]
.sym 29693 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29695 Ns[30]
.sym 29696 Nx[30]
.sym 29697 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29706 f2.Nx_counter[38]
.sym 29710 f2.Nx_counter[25]
.sym 29957 f2.Ns_counter[0]
.sym 29986 f2.Ns_counter[1]
.sym 29994 f2.Ns_counter[5]
.sym 29998 f2.Ns_counter[6]
.sym 30010 f2.Ns_counter[2]
.sym 30014 f2.Ns_counter[4]
.sym 30019 f2.Ns_counter[0]
.sym 30024 f2.Ns_counter[1]
.sym 30025 f2.Ns_counter[0]
.sym 30028 f2.Ns_counter[2]
.sym 30029 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30032 f2.Ns_counter[3]
.sym 30033 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30036 f2.Ns_counter[4]
.sym 30037 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30040 f2.Ns_counter[5]
.sym 30041 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30044 f2.Ns_counter[6]
.sym 30045 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30048 f2.Ns_counter[7]
.sym 30049 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30052 f2.Ns_counter[8]
.sym 30053 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30056 f2.Ns_counter[9]
.sym 30057 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30060 f2.Ns_counter[10]
.sym 30061 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30064 f2.Ns_counter[11]
.sym 30065 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30068 f2.Ns_counter[12]
.sym 30069 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30072 f2.Ns_counter[13]
.sym 30073 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30076 f2.Ns_counter[14]
.sym 30077 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30080 f2.Ns_counter[15]
.sym 30081 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30084 f2.Ns_counter[16]
.sym 30085 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30088 f2.Ns_counter[17]
.sym 30089 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30092 f2.Ns_counter[18]
.sym 30093 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30096 f2.Ns_counter[19]
.sym 30097 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30100 f2.Ns_counter[20]
.sym 30101 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30104 f2.Ns_counter[21]
.sym 30105 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 30108 f2.Ns_counter[22]
.sym 30109 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 30112 f2.Ns_counter[23]
.sym 30113 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 30116 f2.Ns_counter[24]
.sym 30117 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30120 f2.Ns_counter[25]
.sym 30121 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 30124 f2.Ns_counter[26]
.sym 30125 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 30128 f2.Ns_counter[27]
.sym 30129 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 30132 f2.Ns_counter[28]
.sym 30133 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 30136 f2.Ns_counter[29]
.sym 30137 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 30140 f2.Ns_counter[30]
.sym 30141 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 30144 f2.Ns_counter[31]
.sym 30145 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 30148 f2.Ns_counter[32]
.sym 30149 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 30152 f2.Ns_counter[33]
.sym 30153 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 30156 f2.Ns_counter[34]
.sym 30157 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 30160 f2.Ns_counter[35]
.sym 30161 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 30164 f2.Ns_counter[36]
.sym 30165 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 30168 f2.Ns_counter[37]
.sym 30169 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 30172 f2.Ns_counter[38]
.sym 30173 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 30176 f2.Ns_counter[39]
.sym 30177 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 30178 f2.Ns_counter[39]
.sym 30182 f2.Ns_counter[28]
.sym 30186 f2.Ns_counter[24]
.sym 30194 f2.Nx_counter[26]
.sym 30198 f2.Nx_counter[24]
.sym 30206 f2.Ns_counter[26]
.sym 30222 f2.Ns_counter[38]
.sym 30234 f2.Ns_counter[33]
.sym 30466 s1.rx_byte_tp[4]
.sym 30470 s1.rx_byte[4]
.sym 30471 s1.rx_byte[5]
.sym 30472 s1.rx_byte[6]
.sym 30473 s1.rx_byte[7]
.sym 30478 s1.rx_byte_tp[6]
.sym 30490 s1.rx_byte_tp[3]
.sym 30494 s1.rx_byte_tp[5]
.sym 30498 s1.rx_byte_tp[5]
.sym 30502 s1.rx_byte_tp[4]
.sym 30506 i_SPI_MOSI$SB_IO_IN
.sym 30510 s1.rx_byte_tp[0]
.sym 30514 s1.rx_byte_tp[1]
.sym 30522 s1.rx_byte_tp[2]
.sym 30526 s1.rx_byte_tp[3]
.sym 30534 f2.Ns_counter[11]
.sym 30562 f2.Ns_counter[14]
.sym 30566 f2.Ns_counter[12]
.sym 30570 f2.Nx_counter[19]
.sym 30574 f2.Ns_counter[8]
.sym 30578 f2.Ns_counter[15]
.sym 30582 f2.Ns_counter[19]
.sym 30590 f2.Ns_counter[10]
.sym 30595 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30599 s1.tx_count[1]
.sym 30600 $PACKER_VCC_NET
.sym 30601 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30603 s1.tx_count[2]
.sym 30604 $PACKER_VCC_NET
.sym 30605 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 30607 s1.tx_count[3]
.sym 30608 $PACKER_VCC_NET
.sym 30609 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 30611 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30612 $PACKER_VCC_NET
.sym 30613 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 30614 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 30616 $PACKER_VCC_NET
.sym 30617 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 30621 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 30625 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30629 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 30630 f2.Ns_counter[22]
.sym 30634 f2.Ns_counter[29]
.sym 30638 f2.Ns_counter[16]
.sym 30642 f2.Nx_counter[21]
.sym 30646 f2.Ns_counter[18]
.sym 30650 f2.Ns_counter[20]
.sym 30654 f2.Ns_counter[23]
.sym 30658 f2.Nx_counter[18]
.sym 30662 f2.Nx_counter[27]
.sym 30666 f2.Nx_counter[29]
.sym 30670 f2.Ns_counter[35]
.sym 30674 f2.Nx_counter[16]
.sym 30678 f2.Ns_counter[25]
.sym 30682 f2.Ns_counter[36]
.sym 30690 f2.Ns_counter[34]
.sym 30694 f2.Nx_counter[37]
.sym 30698 f2.Nx_counter[34]
.sym 30702 f2.Ns_counter[32]
.sym 30706 f2.Ns_counter[37]
.sym 30710 f2.Nx_counter[31]
.sym 30714 f2.Nx_counter[36]
.sym 30722 f2.Nx_counter[33]
.sym 30726 f2.Nx_counter[32]
.sym 30730 f2.Nx_counter[35]
.sym 30742 f2.Nx_counter[39]
.sym 30969 s1.rx_counter[0]
.sym 30979 s1.rx_counter[0]
.sym 30984 s1.rx_counter[1]
.sym 30988 s1.rx_counter[2]
.sym 30989 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30995 s1.rx_byte[2]
.sym 30996 s1.rx_byte[3]
.sym 30997 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 31004 s1.rx_counter[1]
.sym 31005 s1.rx_counter[0]
.sym 31006 i_SPI_CS$SB_IO_IN
.sym 31007 s1.rx_counter[2]
.sym 31008 s1.rx_counter[1]
.sym 31009 s1.rx_counter[0]
.sym 31011 s1.rx_byte[0]
.sym 31012 s1.rx_byte[1]
.sym 31013 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 31022 s1.rx_byte_tp[2]
.sym 31026 s1.rx_byte_tp[1]
.sym 31031 s1.rx_byte[1]
.sym 31032 s1.rx_byte[0]
.sym 31033 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 31034 s1.rx_byte_tp[0]
.sym 31038 i_SPI_MOSI$SB_IO_IN
.sym 31042 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 31043 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 31044 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31045 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 31054 s1.tx_byte[8]
.sym 31055 s1.tx_byte[9]
.sym 31056 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31057 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31062 f2.Nx_counter[9]
.sym 31070 f2.Nx_counter[11]
.sym 31075 Ns[14]
.sym 31076 Nx[14]
.sym 31077 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31079 Ns[19]
.sym 31080 Nx[19]
.sym 31081 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31083 Ns[10]
.sym 31084 Nx[10]
.sym 31085 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31087 Ns[12]
.sym 31088 Nx[12]
.sym 31089 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31091 Ns[11]
.sym 31092 Nx[11]
.sym 31093 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31095 Ns[15]
.sym 31096 Nx[15]
.sym 31097 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31098 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31099 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31100 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31101 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 31103 Ns[8]
.sym 31104 Nx[8]
.sym 31105 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31106 f2.Nx_counter[17]
.sym 31110 f2.Ns_counter[21]
.sym 31117 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 31118 f2.Nx_counter[8]
.sym 31122 f2.Nx_counter[10]
.sym 31126 f2.Nx_counter[15]
.sym 31130 s1.tx_byte[10]
.sym 31131 s1.tx_byte[11]
.sym 31132 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31133 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31134 f2.Nx_counter[12]
.sym 31138 f2.Nx_counter[22]
.sym 31142 s1.tx_byte[22]
.sym 31143 s1.tx_byte[23]
.sym 31144 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31145 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 31146 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 31147 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 31148 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 31149 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31150 s1.tx_byte[18]
.sym 31151 s1.tx_byte[19]
.sym 31152 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31153 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31154 f2.Nx_counter[20]
.sym 31158 f2.Ns_counter[31]
.sym 31162 f2.Nx_counter[23]
.sym 31166 f2.Ns_counter[27]
.sym 31171 Ns[18]
.sym 31172 Nx[18]
.sym 31173 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31175 Ns[29]
.sym 31176 Nx[29]
.sym 31177 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31179 Ns[31]
.sym 31180 Nx[31]
.sym 31181 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31183 Ns[22]
.sym 31184 Nx[22]
.sym 31185 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31187 Ns[16]
.sym 31188 Nx[16]
.sym 31189 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31191 Ns[36]
.sym 31192 Nx[36]
.sym 31193 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31195 Ns[27]
.sym 31196 Nx[27]
.sym 31197 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31199 Ns[20]
.sym 31200 Nx[20]
.sym 31201 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31203 Ns[35]
.sym 31204 Nx[35]
.sym 31205 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31206 s1.tx_byte[36]
.sym 31207 s1.tx_byte[32]
.sym 31208 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31209 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31215 Ns[34]
.sym 31216 Nx[34]
.sym 31217 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31218 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 31219 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 31220 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31221 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31223 Ns[37]
.sym 31224 Nx[37]
.sym 31225 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31226 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 31227 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 31228 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 31229 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31230 s1.tx_byte[37]
.sym 31231 s1.tx_byte[33]
.sym 31232 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31233 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31239 Ns[33]
.sym 31240 Nx[33]
.sym 31241 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31247 Ns[39]
.sym 31248 Nx[39]
.sym 31249 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31254 s1.tx_byte[38]
.sym 31255 s1.tx_byte[39]
.sym 31256 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31257 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 31259 Ns[38]
.sym 31260 Nx[38]
.sym 31261 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31263 Ns[32]
.sym 31264 Nx[32]
.sym 31265 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31546 f2.Ns_counter[9]
.sym 31555 Ns[9]
.sym 31556 Nx[9]
.sym 31557 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31587 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31588 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 31589 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31601 i_SPI_CS$SB_IO_IN
.sym 31602 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31603 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31604 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 31605 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 31610 f2.Nx_counter[14]
.sym 31646 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31647 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 31648 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 31649 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 31651 Ns[23]
.sym 31652 Nx[23]
.sym 31653 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31658 s1.tx_count_SB_LUT4_O_I3[0]
.sym 31659 s1.tx_count_SB_LUT4_O_I3[1]
.sym 31660 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31661 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 31663 Ns[21]
.sym 31664 Nx[21]
.sym 31665 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31667 Ns[17]
.sym 31668 Nx[17]
.sym 31669 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31670 s1.tx_byte[21]
.sym 31671 s1.tx_byte[17]
.sym 31672 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31673 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31691 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 31692 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31693 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 31698 s1.tx_byte[31]
.sym 31699 s1.tx_byte[27]
.sym 31700 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31701 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31710 s1.tx_byte[20]
.sym 31711 s1.tx_byte[16]
.sym 31712 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31713 i_SPI_CS_SB_DFFR_R_2_Q[2]
