
*** Running vivado
    with args -log top_FPMult_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_FPMult_Test.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPMult_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.883 ; gain = 86.996 ; free physical = 23627 ; free virtual = 34953
Command: link_design -top top_FPMult_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.766 ; gain = 0.000 ; free physical = 23335 ; free virtual = 34661
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/temp_500MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/temp_500MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.203 ; gain = 0.000 ; free physical = 23278 ; free virtual = 34604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2168.203 ; gain = 452.320 ; free physical = 23278 ; free virtual = 34604
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2256.016 ; gain = 87.812 ; free physical = 23254 ; free virtual = 34581

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fa6916d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2645.836 ; gain = 389.820 ; free physical = 22886 ; free virtual = 34213

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fa6916d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.727 ; gain = 0.000 ; free physical = 22624 ; free virtual = 33952
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fa6916d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.727 ; gain = 0.000 ; free physical = 22624 ; free virtual = 33952
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 293b33677

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2923.727 ; gain = 0.000 ; free physical = 22624 ; free virtual = 33952
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 293b33677

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2955.742 ; gain = 32.016 ; free physical = 22624 ; free virtual = 33952
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 293b33677

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2955.742 ; gain = 32.016 ; free physical = 22624 ; free virtual = 33952
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 293b33677

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2955.742 ; gain = 32.016 ; free physical = 22624 ; free virtual = 33952
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.742 ; gain = 0.000 ; free physical = 22625 ; free virtual = 33952
Ending Logic Optimization Task | Checksum: 14eee8d31

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2955.742 ; gain = 32.016 ; free physical = 22625 ; free virtual = 33952

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14eee8d31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2955.742 ; gain = 0.000 ; free physical = 22625 ; free virtual = 33952

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14eee8d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.742 ; gain = 0.000 ; free physical = 22625 ; free virtual = 33952

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.742 ; gain = 0.000 ; free physical = 22625 ; free virtual = 33952
Ending Netlist Obfuscation Task | Checksum: 14eee8d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.742 ; gain = 0.000 ; free physical = 22625 ; free virtual = 33952
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2955.742 ; gain = 787.539 ; free physical = 22625 ; free virtual = 33952
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2979.754 ; gain = 16.008 ; free physical = 22621 ; free virtual = 33948
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/impl_FPMult_500MHz.runs/impl_1/top_FPMult_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMult_Test_drc_opted.rpt -pb top_FPMult_Test_drc_opted.pb -rpx top_FPMult_Test_drc_opted.rpx
Command: report_drc -file top_FPMult_Test_drc_opted.rpt -pb top_FPMult_Test_drc_opted.pb -rpx top_FPMult_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/impl_FPMult_500MHz.runs/impl_1/top_FPMult_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22600 ; free virtual = 33927
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbb7b01b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22600 ; free virtual = 33927
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22588 ; free virtual = 33915

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11350cb66

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22571 ; free virtual = 33899

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 191a63178

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22571 ; free virtual = 33899

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 191a63178

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22571 ; free virtual = 33899
Phase 1 Placer Initialization | Checksum: 191a63178

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22571 ; free virtual = 33899

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13d022f54

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22570 ; free virtual = 33898

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 157326eaf

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22573 ; free virtual = 33901

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 157326eaf

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22573 ; free virtual = 33901

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f6e422f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22579 ; free virtual = 33907

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22593 ; free virtual = 33921

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f6e422f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22593 ; free virtual = 33921
Phase 2.4 Global Placement Core | Checksum: 22d549522

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22593 ; free virtual = 33921
Phase 2 Global Placement | Checksum: 22d549522

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22593 ; free virtual = 33921

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 289a88874

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22593 ; free virtual = 33921

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fc70aa0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22592 ; free virtual = 33920

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c5479149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22592 ; free virtual = 33920

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 123f65b4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22593 ; free virtual = 33921

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bd78c04e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22600 ; free virtual = 33928

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20da5bb4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22592 ; free virtual = 33920

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 269fa6994

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22592 ; free virtual = 33920

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2cb651f98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22592 ; free virtual = 33920

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 276906559

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22590 ; free virtual = 33918
Phase 3 Detail Placement | Checksum: 276906559

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22590 ; free virtual = 33918

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c8a16c34

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.789 | TNS=-52.755 |
Phase 1 Physical Synthesis Initialization | Checksum: 24312efff

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22590 ; free virtual = 33918
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 227324fa7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22590 ; free virtual = 33918
Phase 4.1.1.1 BUFG Insertion | Checksum: 2c8a16c34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22590 ; free virtual = 33918

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.698. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26b1029f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979
Phase 4.1 Post Commit Optimization | Checksum: 26b1029f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26b1029f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26b1029f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979
Phase 4.3 Placer Reporting | Checksum: 26b1029f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176239206

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979
Ending Placer Task | Checksum: ed1224ba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22631 ; free virtual = 33979
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22655 ; free virtual = 34003
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22654 ; free virtual = 34002
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/impl_FPMult_500MHz.runs/impl_1/top_FPMult_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMult_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22639 ; free virtual = 33987
INFO: [runtcl-4] Executing : report_utilization -file top_FPMult_Test_utilization_placed.rpt -pb top_FPMult_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMult_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22630 ; free virtual = 33978
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22630 ; free virtual = 33978
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.04s |  WALL: 0.03s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22630 ; free virtual = 33978

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-50.538 |
Phase 1 Physical Synthesis Initialization | Checksum: 16e1bab31

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22628 ; free virtual = 33976
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-50.538 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16e1bab31

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22628 ; free virtual = 33976

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-50.538 |
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net R_OBUF[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R_OBUF[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.695 | TNS=-50.502 |
INFO: [Physopt 32-702] Processed net R_OBUF[14]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut/SignificandMultiplication/Cin_d1_i_2_n_0.  Re-placed instance uut/SignificandMultiplication/Cin_d1_i_2
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.692 | TNS=-50.499 |
INFO: [Physopt 32-710] Processed net uut/SignificandMultiplication/Cin. Critical path length was reduced through logic transformation on cell uut/SignificandMultiplication/Cin_d1_i_1_comp.
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.679 | TNS=-50.476 |
INFO: [Physopt 32-663] Processed net uut/SignificandMultiplication/Cin_d1_i_2_n_0.  Re-placed instance uut/SignificandMultiplication/Cin_d1_i_2_comp
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.532 | TNS=-50.329 |
INFO: [Physopt 32-663] Processed net uut/SignificandMultiplication/Cin_d1_i_3_n_0.  Re-placed instance uut/SignificandMultiplication/Cin_d1_i_3
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_d1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.528 | TNS=-50.325 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_d1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.526 | TNS=-50.323 |
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.526 | TNS=-50.323 |
Phase 3 Critical Path Optimization | Checksum: 16e1bab31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22604 ; free virtual = 33952

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.526 | TNS=-50.323 |
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.526 | TNS=-50.323 |
Phase 4 Critical Path Optimization | Checksum: 16e1bab31

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22588 ; free virtual = 33937
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22588 ; free virtual = 33937
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.526 | TNS=-50.323 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.172  |          0.215  |            1  |              0  |                     6  |           0  |           2  |  00:00:01  |
|  Total          |          0.172  |          0.215  |            1  |              0  |                     6  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22588 ; free virtual = 33937
Ending Physical Synthesis Task | Checksum: 1cedfe93b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22588 ; free virtual = 33937
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 22588 ; free virtual = 33937
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/impl_FPMult_500MHz.runs/impl_1/top_FPMult_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f7a77b29 ConstDB: 0 ShapeSum: 393e90e8 RouteDB: 0
Post Restoration Checksum: NetGraph: 385119ce NumContArr: b46d5076 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ecbe6a44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3158.305 ; gain = 29.676 ; free physical = 22553 ; free virtual = 33878

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ecbe6a44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3191.305 ; gain = 62.676 ; free physical = 22522 ; free virtual = 33847

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ecbe6a44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3191.305 ; gain = 62.676 ; free physical = 22522 ; free virtual = 33847
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12fc25faf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3206.602 ; gain = 77.973 ; free physical = 22507 ; free virtual = 33831
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.588 | TNS=-50.761| WHS=-0.038 | THS=-0.080 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 64
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: cfb2d6e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22482 ; free virtual = 33807

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: cfb2d6e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22482 ; free virtual = 33807
Phase 3 Initial Routing | Checksum: 147667e73

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22482 ; free virtual = 33806
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================+
| Launch Setup Clock | Launch Hold Clock | Pin              |
+====================+===================+==================+
| sys_clk_pin        | sys_clk_pin       | R_final_reg[5]/D |
| sys_clk_pin        | sys_clk_pin       | R_final_reg[4]/D |
| sys_clk_pin        | sys_clk_pin       | R_final_reg[2]/D |
+--------------------+-------------------+------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.868 | TNS=-55.363| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ed8c09f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22482 ; free virtual = 33806

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.880 | TNS=-55.285| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e66b3168

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806
Phase 4 Rip-up And Reroute | Checksum: e66b3168

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 101bddece

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.771 | TNS=-53.525| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 117e065c3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 117e065c3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806
Phase 5 Delay and Skew Optimization | Checksum: 117e065c3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15e77d4eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.771 | TNS=-52.152| WHS=0.208  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15e77d4eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806
Phase 6 Post Hold Fix | Checksum: 15e77d4eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0175828 %
  Global Horizontal Routing Utilization  = 0.0160557 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1310a3ae5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22481 ; free virtual = 33806

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1310a3ae5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.477 ; gain = 84.848 ; free physical = 22477 ; free virtual = 33802

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 72591b99

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3229.484 ; gain = 100.855 ; free physical = 22477 ; free virtual = 33802

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.771 | TNS=-52.152| WHS=0.208  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 72591b99

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3229.484 ; gain = 100.855 ; free physical = 22477 ; free virtual = 33802
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3229.484 ; gain = 100.855 ; free physical = 22512 ; free virtual = 33836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3229.484 ; gain = 100.855 ; free physical = 22512 ; free virtual = 33836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3229.484 ; gain = 0.000 ; free physical = 22510 ; free virtual = 33835
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/impl_FPMult_500MHz.runs/impl_1/top_FPMult_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMult_Test_drc_routed.rpt -pb top_FPMult_Test_drc_routed.pb -rpx top_FPMult_Test_drc_routed.rpx
Command: report_drc -file top_FPMult_Test_drc_routed.rpt -pb top_FPMult_Test_drc_routed.pb -rpx top_FPMult_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/impl_FPMult_500MHz.runs/impl_1/top_FPMult_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMult_Test_methodology_drc_routed.rpt -pb top_FPMult_Test_methodology_drc_routed.pb -rpx top_FPMult_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMult_Test_methodology_drc_routed.rpt -pb top_FPMult_Test_methodology_drc_routed.pb -rpx top_FPMult_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/500MHz/impl_FPMult_500MHz.runs/impl_1/top_FPMult_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMult_Test_power_routed.rpt -pb top_FPMult_Test_power_summary_routed.pb -rpx top_FPMult_Test_power_routed.rpx
Command: report_power -file top_FPMult_Test_power_routed.rpt -pb top_FPMult_Test_power_summary_routed.pb -rpx top_FPMult_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
160 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMult_Test_route_status.rpt -pb top_FPMult_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMult_Test_timing_summary_routed.rpt -pb top_FPMult_Test_timing_summary_routed.pb -rpx top_FPMult_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMult_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMult_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMult_Test_bus_skew_routed.rpt -pb top_FPMult_Test_bus_skew_routed.pb -rpx top_FPMult_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:13:43 2025...
