INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/xuehao3/xuehao3.srcs/sources_1/new/xuehao.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7_4bit
INFO: [VRFC 10-311] analyzing module xuehao
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/xuehao3/xuehao3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
