Cache size                    : 2097152
Block size                    : 64
Associativity                 : 4
Read only ports               : 0
Write only ports              : 0
Read write ports              : 1
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.022
Temperature                   : 360
Tag size                      : 42
array type                    : Cache
Model as memory               : 0
Model as 3D memory               : 0
Access mode                   : 0
Data array cell type          : 0
Data array peripheral type    : 0
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 2
Design objective (UCA wt)     : 0 0 0 100 0
Design objective (UCA dev)    : 20 100000 100000 100000 100000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signaling               : 1
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : WRITE
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = -14.1667
IO Votlage Margin (V) = 0.155
IO Dynamic Power (mW) = 1506.36 PHY Power (mW) = 232.752 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 2505.96

Cache Parameters:
    Total cache size (bytes): 2097152
    Number of banks: 1
    Associativity: 4
    Block size (bytes): 64
    Read/write Ports: 1
    Read ports: 0
    Write ports: 0
    Technology size (nm): 22

    Access time (ns): 1.63502
    Cycle time (ns):  1.61855
    Total dynamic read energy per access (nJ): 0.182309
    Total dynamic write energy per access (nJ): 0.189773
    Total leakage power of a bank (mW): 631.133
    Total gate leakage power of a bank (mW): 1.18691
    Cache height x width (mm): 1.65338 x 1.54925

    Best Ndwl : 4
    Best Ndbl : 8
    Best Nspd : 2
    Best Ndcm : 2
    Best Ndsam L1 : 4
    Best Ndsam L2 : 1

    Best Ntwl : 4
    Best Ntbl : 8
    Best Ntspd : 8
    Best Ntcm : 1
    Best Ntsam L1 : 8
    Best Ntsam L2 : 2
    Data array, H-tree wire type: Global wires with 30% delay penalty
    Tag array, H-tree wire type: Global wires with 30% delay penalty

Area Components:

  Data array: Area (mm2): 2.12888
        Height (mm): 1.65338
        Width (mm): 1.28759
        Area efficiency (Memory cell area/Total area) - 62.6497 %
                MAT Height (mm): 0.387319
                MAT Length (mm): 0.540836
                Subarray Height (mm): 0.164454
                Subarray Length (mm): 0.26532

  Tag array: Area (mm2): 0.0969532
        Height (mm): 0.370535
        Width (mm): 0.261657
        Area efficiency (Memory cell area/Total area) - 75.2309 %
                MAT Height (mm): 0.0912477
                MAT Length (mm): 0.126429
                Subarray Height (mm): 0.0411136
                Subarray Length (mm): 0.057915


-----

Cache Parameters:
    Total cache size (bytes): 2097152
    Number of banks: 1
    Associativity: 16
    Block size (bytes): 64
    Read/write Ports: 1
    Read ports: 0
    Write ports: 0
    Technology size (nm): 22

    Access time (ns): 2.02979
    Cycle time (ns):  1.61682
    Total dynamic read energy per access (nJ): 0.282564
    Total dynamic write energy per access (nJ): 0.307049
    Total leakage power of a bank (mW): 636.45
    Total gate leakage power of a bank (mW): 1.19943
    Cache height x width (mm): 1.03615 x 2.54948

    Best Ndwl : 8
    Best Ndbl : 4
    Best Nspd : 1
    Best Ndcm : 1
    Best Ndsam L1 : 16
    Best Ndsam L2 : 1

    Best Ntwl : 4
    Best Ntbl : 8
    Best Ntspd : 2
    Best Ntcm : 1
    Best Ntsam L1 : 4
    Best Ntsam L2 : 1
    Data array, H-tree wire type: Global wires with 30% delay penalty
    Tag array, H-tree wire type: Global wires with 30% delay penalty

Area Components:

  Data array: Area (mm2): 2.35128
        Height (mm): 1.03615
        Width (mm): 2.26924
        Area efficiency (Memory cell area/Total area) - 56.7239 %
                MAT Height (mm): 0.362668
                MAT Length (mm): 0.540845
                Subarray Height (mm): 0.164454
                Subarray Length (mm): 0.26532

  Tag array: Area (mm2): 0.102675
        Height (mm): 0.366383
        Width (mm): 0.280239
        Area efficiency (Memory cell area/Total area) - 76.1129 %
                MAT Height (mm): 0.0899677
                MAT Length (mm): 0.134576
                Subarray Height (mm): 0.0411136
                Subarray Length (mm): 0.06204

-----

Cache Parameters:
    Total cache size (bytes): 2097152
    Number of banks: 4
    Associativity: 2
    Block size (bytes): 64
    Read/write Ports: 1
    Read ports: 0
    Write ports: 0
    Technology size (nm): 22

    Access time (ns): 1.55118
    Cycle time (ns):  1.61855
    Total dynamic read energy per access (nJ): 0.180333
    Total dynamic write energy per access (nJ): 0.187982
    Total leakage power of a bank (mW): 166.784
    Total gate leakage power of a bank (mW): 0.33702
    Cache height x width (mm): 1.65373 x 1.65234

    Best Ndwl : 2
    Best Ndbl : 4
    Best Nspd : 2
    Best Ndcm : 4
    Best Ndsam L1 : 2
    Best Ndsam L2 : 1

    Best Ntwl : 2
    Best Ntbl : 8
    Best Ntspd : 8
    Best Ntcm : 1
    Best Ntsam L1 : 8
    Best Ntsam L2 : 2
    Data array, H-tree wire type: Global wires with 30% delay penalty
    Tag array, H-tree wire type: Global wires with 30% delay penalty

Area Components:

  Data array: Area (mm2): 2.29832
        Height (mm): 1.65373
        Width (mm): 1.38978
        Area efficiency (Memory cell area/Total area) - 58.031 %
                MAT Height (mm): 0.387231
                MAT Length (mm): 0.540844
                Subarray Height (mm): 0.164454
                Subarray Length (mm): 0.26532

-----

---------- CACTI (version 7.0.3DD Prerelease of Aug, 2012), Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 2097152
    Number of banks: 1
    Associativity: 2
    Block size (bytes): 64
    Read/write Ports: 1
    Read ports: 0
    Write ports: 0
    Technology size (nm): 45

    Access time (ns): 2.71928
    Cycle time (ns):  2.94902
    Total dynamic read energy per access (nJ): 0.588498
    Total dynamic write energy per access (nJ): 0.674467
    Total leakage power of a bank (mW): 2409.87
    Total gate leakage power of a bank (mW): 58.9653
    Cache height x width (mm): 3.13652 x 2.91704

    Best Ndwl : 4
    Best Ndbl : 4
    Best Nspd : 4
    Best Ndcm : 4
    Best Ndsam L1 : 2
    Best Ndsam L2 : 1

    Best Ntwl : 2
    Best Ntbl : 8
    Best Ntspd : 16
    Best Ntcm : 1
    Best Ntsam L1 : 8
    Best Ntsam L2 : 4
    Data array, H-tree wire type: Global wires with 30% delay penalty
    Tag array, H-tree wire type: Global wires with 30% delay penalty

Area Components:

  Data array: Area (mm2): 7.60014
        Height (mm): 3.13652
        Width (mm): 2.42311
        Area efficiency (Memory cell area/Total area) - 73.4224 %
                MAT Height (mm): 1.46305
                MAT Length (mm): 1.10635
                Subarray Height (mm): 0.672768
                Subarray Length (mm): 0.5427

  Tag array: Area (mm2): 0.37254
        Height (mm): 0.754244
        Width (mm): 0.493925
        Area efficiency (Memory cell area/Total area) - 78.9899 %
                MAT Height (mm): 0.187301
                MAT Length (mm): 0.479705
                Subarray Height (mm): 0.084096
                Subarray Length (mm): 0.228825


```sh
./sim-outorder -issue:width 2 -issue:inorder true -cache:dl1 dl1:8:64:2:l -cache:dl1lat 2 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
./sim-outorder -issue:width 2 -issue:inorder true -cache:dl1 dl1:8:64:2:l -cache:dl1lat 3 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
./sim-outorder -issue:width 2 -issue:inorder true -cache:dl1 dl1:8:64:2:l -cache:dl1lat 4 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
sim_IPC                      0.6096 # instructions per cycle
sim_IPC                      0.5887 # instructions per cycle
sim_IPC                      0.5659 # instructions per cycle

./sim-outorder -issue:width 2 -issue:inorder true -cache:dl1 dl1:8:64:2:l -cache:dl1lat 2 go.alpha 50 9 2stone9.in > _go_stats.txt #go
./sim-outorder -issue:width 2 -issue:inorder true -cache:dl1 dl1:8:64:2:l -cache:dl1lat 3 go.alpha 50 9 2stone9.in > _go_stats.txt #go
./sim-outorder -issue:width 2 -issue:inorder true -cache:dl1 dl1:8:64:2:l -cache:dl1lat 4 go.alpha 50 9 2stone9.in > _go_stats.txt #go
sim_IPC                      0.3926 # instructions per cycle
sim_IPC                      0.3734 # instructions per cycle
sim_IPC                      0.3555 # instructions per cycle

./sim-outorder -issue:width 2 -ruu:size 4 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 2 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
./sim-outorder -issue:width 2 -ruu:size 4 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 3 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
./sim-outorder -issue:width 2 -ruu:size 4 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 4 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
sim_IPC                      0.6622 # instructions per cycle
sim_IPC                      0.6249 # instructions per cycle
sim_IPC                      0.5902 # instructions per cycle

./sim-outorder -issue:width 2 -ruu:size 4 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 2 go.alpha 50 9 2stone9.in > _go_stats.txt #go
./sim-outorder -issue:width 2 -ruu:size 4 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 3 go.alpha 50 9 2stone9.in > _go_stats.txt #go
./sim-outorder -issue:width 2 -ruu:size 4 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 4 go.alpha 50 9 2stone9.in > _go_stats.txt #go
sim_IPC                      0.5864 # instructions per cycle
sim_IPC                      0.5737 # instructions per cycle
sim_IPC                      0.5582 # instructions per cycle

./sim-outorder -issue:width 2 -ruu:size 32 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 2 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
./sim-outorder -issue:width 2 -ruu:size 32 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 3 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
./sim-outorder -issue:width 2 -ruu:size 32 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 4 -d cc1.alpha -O 1stmt.i > _gcc_stats.txt #gcc
sim_IPC                      0.9440 # instructions per cycle
sim_IPC                      0.9293 # instructions per cycle
sim_IPC                      0.9114 # instructions per cycle

./sim-outorder -issue:width 2 -ruu:size 32 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 2 go.alpha 50 9 2stone9.in > _go_stats.txt #go
./sim-outorder -issue:width 2 -ruu:size 32 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 3 go.alpha 50 9 2stone9.in > _go_stats.txt #go
./sim-outorder -issue:width 2 -ruu:size 32 -cache:dl1 dl1:8:64:2:l -cache:dl1lat 4 go.alpha 50 9 2stone9.in > _go_stats.txt #go
sim_IPC                      0.8950 # instructions per cycle
sim_IPC                      0.8829 # instructions per cycle
sim_IPC                      0.8676 # instructions per cycle
```