{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660421834073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660421834074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 13 14:17:13 2022 " "Processing started: Sat Aug 13 14:17:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660421834074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421834074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c DisplayTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c DisplayTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421834074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660421834483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660421834483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytest.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaytest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayTest " "Found entity 1: DisplayTest" {  } { { "DisplayTest.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/DisplayTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660421844993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421844993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660421844995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421844995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660421845023 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q decoder.sv(5) " "Verilog HDL Always Construct warning at decoder.sv(5): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1660421845026 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] decoder.sv(5) " "Inferred latch for \"Q\[0\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845027 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] decoder.sv(5) " "Inferred latch for \"Q\[1\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845027 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] decoder.sv(5) " "Inferred latch for \"Q\[2\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845027 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] decoder.sv(5) " "Inferred latch for \"Q\[3\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845027 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] decoder.sv(5) " "Inferred latch for \"Q\[4\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] decoder.sv(5) " "Inferred latch for \"Q\[5\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] decoder.sv(5) " "Inferred latch for \"Q\[6\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] decoder.sv(5) " "Inferred latch for \"Q\[7\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] decoder.sv(5) " "Inferred latch for \"Q\[8\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] decoder.sv(5) " "Inferred latch for \"Q\[9\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] decoder.sv(5) " "Inferred latch for \"Q\[10\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] decoder.sv(5) " "Inferred latch for \"Q\[11\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] decoder.sv(5) " "Inferred latch for \"Q\[12\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] decoder.sv(5) " "Inferred latch for \"Q\[13\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] decoder.sv(5) " "Inferred latch for \"Q\[14\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] decoder.sv(5) " "Inferred latch for \"Q\[15\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] decoder.sv(5) " "Inferred latch for \"Q\[16\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] decoder.sv(5) " "Inferred latch for \"Q\[17\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] decoder.sv(5) " "Inferred latch for \"Q\[18\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] decoder.sv(5) " "Inferred latch for \"Q\[19\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] decoder.sv(5) " "Inferred latch for \"Q\[20\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] decoder.sv(5) " "Inferred latch for \"Q\[21\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] decoder.sv(5) " "Inferred latch for \"Q\[22\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] decoder.sv(5) " "Inferred latch for \"Q\[23\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845028 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] decoder.sv(5) " "Inferred latch for \"Q\[24\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] decoder.sv(5) " "Inferred latch for \"Q\[25\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] decoder.sv(5) " "Inferred latch for \"Q\[26\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] decoder.sv(5) " "Inferred latch for \"Q\[27\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] decoder.sv(5) " "Inferred latch for \"Q\[28\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] decoder.sv(5) " "Inferred latch for \"Q\[29\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] decoder.sv(5) " "Inferred latch for \"Q\[30\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] decoder.sv(5) " "Inferred latch for \"Q\[31\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] decoder.sv(5) " "Inferred latch for \"Q\[32\]\" at decoder.sv(5)" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845029 "|decoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[0\] GND " "Pin \"Q\[0\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[2\] GND " "Pin \"Q\[2\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[3\] GND " "Pin \"Q\[3\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[4\] GND " "Pin \"Q\[4\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[5\] GND " "Pin \"Q\[5\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[6\] GND " "Pin \"Q\[6\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[7\] GND " "Pin \"Q\[7\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[8\] GND " "Pin \"Q\[8\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[9\] GND " "Pin \"Q\[9\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[10\] GND " "Pin \"Q\[10\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[11\] GND " "Pin \"Q\[11\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[12\] GND " "Pin \"Q\[12\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[13\] GND " "Pin \"Q\[13\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[14\] GND " "Pin \"Q\[14\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[15\] GND " "Pin \"Q\[15\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[16\] GND " "Pin \"Q\[16\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[17\] GND " "Pin \"Q\[17\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[18\] GND " "Pin \"Q\[18\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[19\] GND " "Pin \"Q\[19\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[20\] GND " "Pin \"Q\[20\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[21\] GND " "Pin \"Q\[21\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[22\] GND " "Pin \"Q\[22\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[23\] GND " "Pin \"Q\[23\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[24\] GND " "Pin \"Q\[24\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[25\] GND " "Pin \"Q\[25\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[26\] GND " "Pin \"Q\[26\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[27\] GND " "Pin \"Q\[27\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[28\] GND " "Pin \"Q\[28\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[29\] GND " "Pin \"Q\[29\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[30\] GND " "Pin \"Q\[30\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[31\] GND " "Pin \"Q\[31\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[32\] GND " "Pin \"Q\[32\]\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660421845544 "|decoder|Q[32]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1660421845544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660421845844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660421845844 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660421845976 "|decoder|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660421845976 "|decoder|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660421845976 "|decoder|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660421845976 "|decoder|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/Ejercicio 1/decoder.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660421845976 "|decoder|a[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1660421845976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660421845977 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660421845977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660421845977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660421845991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 13 14:17:25 2022 " "Processing ended: Sat Aug 13 14:17:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660421845991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660421845991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660421845991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660421845991 ""}
