`timescale 1ns/1ns

module accu(
    input               clk         ,   
    input               rst_n       ,
    input       [7:0]   data_in     ,
    input               valid_in     ,
 
    output  reg         valid_out     ,
    output  reg [9:0]   data_out
);
    
   reg [1:0] count;
   wire add_cnt;
   wire ready_add;
   wire end_cnt;
   reg [9:0] data_out_reg;
   reg valid_out_int;
   reg [9:0] data_out_int;

   assign add_cnt = ready_add;
   assign end_cnt = ready_add && (count == 'd3);
   
   //count
   always @(posedge clk or negedge rst_n) begin
       if(!rst_n) begin
          count <= 0;
       end
       else if(end_cnt) begin
          count <= 0;
       end
       else if(add_cnt) begin
          count <= count + 1;
       end
   end

    //data_out_reg
   always @(posedge clk or negedge rst_n) begin
      if(!rst_n) begin
        data_out_reg <= 0;
      end
      else if (add_cnt && count == 0) begin
          data_out_reg <= data_in;
      end
      else if (add_cnt) begin
          data_out_reg <= data_out_reg + data_in;
      end
   end

    //data_out_int
   always @(posedge clk or negedge rst_n) begin
      if(!rst_n) begin
        data_out_int <= 0;
      end
      else if (add_cnt && count == 0) begin
          data_out_int <= data_in;
      end
      else if (add_cnt) begin
          data_out_int <= data_out_int + data_in;
      end
   end

   //ready_add
   assign ready_add = !valid_out_int | valid_in;

   //valid_out_int
   always @(posedge clk or negedge rst_n) begin
       if(!rst_n) begin
           valid_out_int <= 0;
       end
       else if(end_cnt) begin
           valid_out_int <= 1;
       end
       else begin
           valid_out_int <= 0;
       end
   end

   //output pipeline stage
   always @(posedge clk or negedge rst_n) begin
       if(!rst_n) begin
           valid_out <= 0;
           data_out <= 0;
       end
       else begin
           valid_out <= valid_out_int;
           data_out <= data_out_int;
       end
   end
     
endmodule
