{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668347601737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668347601753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 13:53:21 2022 " "Processing started: Sun Nov 13 13:53:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668347601753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347601753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serieEncoder -c serieEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off serieEncoder -c serieEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347601753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668347602268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668347602268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 10 5 " "Found 10 design units, including 5 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopD-behavior " "Found design unit 1: flipFlopD-behavior" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ParReg_8bit-structure " "Found design unit 2: ParReg_8bit-structure" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 count3b-structure " "Found design unit 3: count3b-structure" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mem-behavior " "Found design unit 4: mem-behavior" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 control-structure " "Found design unit 5: control-structure" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopD " "Found entity 1: flipFlopD" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "2 ParReg_8bit " "Found entity 2: ParReg_8bit" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "3 count3b " "Found entity 3: count3b" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "4 mem " "Found entity 4: mem" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347616354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 16 8 " "Found 16 design units, including 8 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateOr2-logicFunction " "Found design unit 5: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateAnd8-structure " "Found design unit 6: gateAnd8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateXor8-structure " "Found design unit 7: gateXor8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 validOutput-structure " "Found design unit 8: validOutput-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateOr2 " "Found entity 5: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateAnd8 " "Found entity 6: gateAnd8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateXor8 " "Found entity 7: gateXor8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""} { "Info" "ISGN_ENTITY_NAME" "8 validOutput " "Found entity 8: validOutput" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347616354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_encoder-structure " "Found design unit 1: serial_encoder-structure" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616370 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_encoder " "Found entity 1: serial_encoder" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347616370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.vhd 0 0 " "Found 0 design units, including 0 entities, in source file store.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(113) " "VHDL error at control.vhd(113): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 113 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(114) " "VHDL error at control.vhd(114): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 114 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(115) " "VHDL error at control.vhd(115): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 115 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(116) " "VHDL error at control.vhd(116): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 116 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(117) " "VHDL error at control.vhd(117): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 117 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(118) " "VHDL error at control.vhd(118): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 118 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(119) " "VHDL error at control.vhd(119): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 119 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR control.vhd(120) " "VHDL error at control.vhd(120): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 120 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668347616370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668347616495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 13 13:53:36 2022 " "Processing ended: Sun Nov 13 13:53:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668347616495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668347616495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668347616495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347616495 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347617104 ""}
