Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 17 21:53:08 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file master_controller_control_sets_placed.rpt
| Design       : master_controller
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           24 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |              58 |           17 |
| Yes          | No                    | No                     |             106 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------+-----------------------------+------------------+----------------+
|       Clock Signal       |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------+-----------------------------+------------------+----------------+
|  clk_gen/inst/clk_100MHz |                                   | DATA_OUTr_i_1_n_0           |                1 |              1 |
|  clk_gen/inst/clk_100MHz |                                   | WIN/value[3]_i_1_n_0        |                2 |              4 |
|  clk_gen/inst/clk_100MHz | SAMP/counter32[4]_i_2_n_0         | SAMP/counter32[4]_i_1_n_0   |                1 |              5 |
| ~SAMP/SCLK_DAC_OBUF      |                                   | SAMP/init                   |                2 |              5 |
|  clk_gen/inst/clk_100MHz |                                   | read_address2[11]_i_1_n_0   |                3 |             12 |
|  clk_gen/inst/clk_100MHz |                                   | read_address1[11]_i_1_n_0   |                4 |             12 |
|  clk_gen/inst/clk_100MHz | address_out_ref[11]_i_2_n_0       | address_out_ref[11]_i_1_n_0 |                4 |             12 |
|  clk_gen/inst/clk_100MHz | change_memo                       | address_in_ref[11]_i_1_n_0  |                4 |             12 |
|  clk_gen/inst/clk_100MHz | SAMP/E[0]                         |                             |                2 |             12 |
|  clk_gen/inst/clk_100MHz | WIN/write_address_reg[0]          |                             |                3 |             12 |
|  clk_gen/inst/clk_100MHz |                                   | buffer1[0]_i_1_n_0          |                3 |             13 |
|  clk_gen/inst/clk_100MHz |                                   | buffer2[8]_i_1_n_0          |                4 |             16 |
|  clk_gen/inst/clk_100MHz | output_sample[15]_i_1_n_0         |                             |                4 |             16 |
|  clk_gen/inst/clk_100MHz | WIN/pre_resultiSTFT_next0_i_2_n_0 |                             |                8 |             16 |
|  clk_gen/inst/clk_100MHz | WIN/result1buf[15]_i_2_n_0        | WIN/result1buf[15]_i_1_n_0  |                4 |             16 |
|  clk_gen/inst/clk_100MHz | WIN/result2buf[15]_i_1_n_0        |                             |                4 |             16 |
|  SAMP/SCLK_DAC_OBUF      | enable                            |                             |                6 |             16 |
|  clk_gen/inst/clk_50MHz  |                                   |                             |                8 |             17 |
|  clk_gen/inst/clk_100MHz | WIN/factor_rep[8]_i_1_n_0         |                             |                7 |             18 |
|  clk_gen/inst/clk_100MHz |                                   |                             |               16 |             37 |
+--------------------------+-----------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 12     |                     6 |
| 13     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


