Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: project.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : project
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "H:/12s2/COMP3601/project/integer_divider.vhd" in Library work.
Architecture behaviour of Entity integer_divider is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/pulse_decoder.vhd" in Library work.
Architecture behavioral of Entity pulse_decoder is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/display.vhd" in Library work.
Architecture behavioral of Entity display is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/mode_display.vhd" in Library work.
Architecture behavioral of Entity mode_display is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/range_display.vhd" in Library work.
Architecture behavioral of Entity range_display is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/range_setter.vhd" in Library work.
Architecture behavioral of Entity range_setter is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/sensor.vhd" in Library work.
Architecture behavioral of Entity sensor is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/temperature_display.vhd" in Library work.
Architecture behavioral of Entity temperature_display is up to date.
Compiling vhdl file "H:/12s2/COMP3601/project/project.vhd" in Library work.
Entity <project> compiled.
Entity <project> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <project> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mode_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <range_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <range_setter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sensor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <temperature_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <integer_divider> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <pulse_decoder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <project> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "H:/12s2/COMP3601/project/project.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <currentState>
WARNING:Xst:819 - "H:/12s2/COMP3601/project/project.vhd" line 110: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <modeAnode>, <modeCathode>, <button1>, <button0>, <rangeAnode>, <rangeCathode>, <button3>, <button2>, <temperatureAnode>, <temperatureCathode>
Entity <project> analyzed. Unit <project> generated.

Analyzing Entity <mode_display> in library <work> (Architecture <behavioral>).
Entity <mode_display> analyzed. Unit <mode_display> generated.

Analyzing Entity <range_display> in library <work> (Architecture <behavioral>).
Entity <range_display> analyzed. Unit <range_display> generated.

Analyzing Entity <integer_divider> in library <work> (Architecture <behaviour>).
Entity <integer_divider> analyzed. Unit <integer_divider> generated.

Analyzing Entity <range_setter> in library <work> (Architecture <behavioral>).
Entity <range_setter> analyzed. Unit <range_setter> generated.

Analyzing Entity <sensor> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "H:/12s2/COMP3601/project/sensor.vhd" line 136: Width mismatch. <dataPulseLengths> has a width of 1280 bits but assigned expression is 40-bit wide.
INFO:Xst:1432 - Contents of array <dataPulseLengths> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <dataPulseLengths> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <dataPulseLengths> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <dataPulseLengths> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "H:/12s2/COMP3601/project/sensor.vhd" line 166: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <currentState>
Entity <sensor> analyzed. Unit <sensor> generated.

Analyzing Entity <pulse_decoder> in library <work> (Architecture <behavioral>).
Entity <pulse_decoder> analyzed. Unit <pulse_decoder> generated.

Analyzing Entity <temperature_display> in library <work> (Architecture <behavioral>).
Entity <temperature_display> analyzed. Unit <temperature_display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mode_display>.
    Related source file is "H:/12s2/COMP3601/project/mode_display.vhd".
    Using one-hot encoding for signal <char>.
    Found 4-bit register for signal <anode>.
    Found 6-bit register for signal <char>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator greater for signal <counter$cmp_gt0000> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mode_display> synthesized.


Synthesizing Unit <range_setter>.
    Related source file is "H:/12s2/COMP3601/project/range_setter.vhd".
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <enableSleep>.
    Found 32-bit comparator greatequal for signal <enableSleep$cmp_ge0000> created at line 48.
    Found 32-bit comparator greatequal for signal <enableSleep$cmp_ge0001> created at line 60.
    Found 32-bit comparator lessequal for signal <enableSleep$cmp_le0000> created at line 42.
    Found 32-bit comparator lessequal for signal <enableSleep$cmp_le0001> created at line 54.
    Found 32-bit updown counter for signal <maxValueSignal>.
    Found 32-bit updown counter for signal <minValueSignal>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <range_setter> synthesized.


Synthesizing Unit <integer_divider>.
    Related source file is "H:/12s2/COMP3601/project/integer_divider.vhd".
    Found 32-bit register for signal <quotient>.
    Found 32-bit register for signal <remainder>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <numerator>.
    Found 32-bit adder for signal <numerator$add0000> created at line 42.
    Found 32-bit adder for signal <numerator$addsub0000> created at line 35.
    Found 32-bit comparator equal for signal <numerator$cmp_eq0000> created at line 42.
    Found 32-bit comparator less for signal <numerator$cmp_lt0000> created at line 34.
    Found 32-bit subtractor for signal <numerator$sub0000> created at line 34.
    Found 32-bit adder for signal <quotient$addsub0000> created at line 36.
    Found 32-bit comparator greatequal for signal <remainder$cmp_ge0000> created at line 34.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <integer_divider> synthesized.


Synthesizing Unit <pulse_decoder>.
    Related source file is "H:/12s2/COMP3601/project/pulse_decoder.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <bitValue>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <bitValid$cmp_gt0000> created at line 24.
    Found 32-bit comparator greater for signal <bitValid$cmp_gt0001> created at line 26.
    Found 32-bit comparator less for signal <bitValid$cmp_lt0000> created at line 24.
    Found 32-bit comparator less for signal <bitValid$cmp_lt0001> created at line 26.
    Summary:
	inferred   4 Comparator(s).
Unit <pulse_decoder> synthesized.


Synthesizing Unit <range_display>.
    Related source file is "H:/12s2/COMP3601/project/range_display.vhd".
    Found 4-bit register for signal <anode>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator greater for signal <counter$cmp_gt0000> created at line 63.
    Found 32-bit register for signal <digit>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <range_display> synthesized.


Synthesizing Unit <sensor>.
    Related source file is "H:/12s2/COMP3601/project/sensor.vhd".
WARNING:Xst:646 - Signal <dataPulseLengthsValid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calculatedChecksum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <actualChecksum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <currentState>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <currentState> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <currentState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <enableState>.
    Found 1-bit register for signal <doneFlag>.
    Found 1-bit tristate buffer for signal <owdata>.
    Found 9-bit register for signal <currentState>.
    Found 32-bit up counter for signal <dataIndex>.
    Found 32-bit up counter for signal <dataPulseLengths>.
    Found 32-bit comparator greater for signal <nextState$cmp_gt0000> created at line 187.
    Found 32-bit up counter for signal <preparationLength>.
    Found 32-bit up counter for signal <presenceLength>.
    Found 32-bit up counter for signal <sendingLength>.
    Found 32-bit up counter for signal <waitingLength>.
    Summary:
	inferred  45 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Tristate(s).
Unit <sensor> synthesized.


Synthesizing Unit <temperature_display>.
    Related source file is "H:/12s2/COMP3601/project/temperature_display.vhd".
    Found 4-bit register for signal <anode>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator greater for signal <counter$cmp_gt0000> created at line 55.
    Found 32-bit register for signal <digit>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <temperature_display> synthesized.


Synthesizing Unit <project>.
    Related source file is "H:/12s2/COMP3601/project/project.vhd".
WARNING:Xst:646 - Signal <humidity> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <displayValue> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <currentState>.
WARNING:Xst:737 - Found 1-bit latch for signal <tempLowUp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <humdLowDown>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tempHighDown>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <start>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <humdHighDown>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <humdLowUp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tempHighUp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tempLowDown>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <humdHighUp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <currentState>.
Unit <project> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 32-bit adder                                          : 21
 32-bit subtractor                                     : 7
# Counters                                             : 51
 32-bit up counter                                     : 47
 32-bit updown counter                                 : 4
# Registers                                            : 48
 1-bit register                                        : 22
 32-bit register                                       : 23
 6-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 50
 1-bit latch                                           : 50
# Comparators                                          : 193
 32-bit comparator equal                               : 7
 32-bit comparator greatequal                          : 11
 32-bit comparator greater                             : 84
 32-bit comparator less                                : 87
 32-bit comparator lessequal                           : 4
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <caliberateHumidity> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin15> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin14> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin13> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin12> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin11> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin10> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin09> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin08> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin07> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin06> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin05> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin04> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin03> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin02> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin01> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <humBin00> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin7> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin6> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin5> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin4> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin3> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin2> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin1> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chkBin0> is unconnected in block <snapshotMode>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <char_0> of sequential type is unconnected in block <displayMode>.
WARNING:Xst:2677 - Node <char_1> of sequential type is unconnected in block <displayMode>.
WARNING:Xst:2677 - Node <char_2> of sequential type is unconnected in block <displayMode>.
WARNING:Xst:2677 - Node <char_0> of sequential type is unconnected in block <mode_display>.
WARNING:Xst:2677 - Node <char_1> of sequential type is unconnected in block <mode_display>.
WARNING:Xst:2677 - Node <char_2> of sequential type is unconnected in block <mode_display>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 32-bit adder                                          : 21
 32-bit subtractor                                     : 7
# Counters                                             : 51
 32-bit up counter                                     : 47
 32-bit updown counter                                 : 4
# Registers                                            : 778
 Flip-Flops                                            : 778
# Latches                                              : 50
 1-bit latch                                           : 50
# Comparators                                          : 193
 32-bit comparator equal                               : 7
 32-bit comparator greatequal                          : 11
 32-bit comparator greater                             : 84
 32-bit comparator less                                : 87
 32-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <project> ...
