Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id DA46352F016
	for <lists+linux-kernel@lfdr.de>; Fri, 20 May 2022 18:08:39 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1351382AbiETQIa (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Fri, 20 May 2022 12:08:30 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59348 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1351368AbiETQIX (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 20 May 2022 12:08:23 -0400
Received: from mail-lf1-x12f.google.com (mail-lf1-x12f.google.com [IPv6:2a00:1450:4864:20::12f])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 96A401737DC;
        Fri, 20 May 2022 09:08:21 -0700 (PDT)
Received: by mail-lf1-x12f.google.com with SMTP id l13so8458970lfp.11;
        Fri, 20 May 2022 09:08:21 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20210112;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to;
        bh=FfUPjIMfxDoCmFEuILyx16G0bCa7/gCQ66XZHmjw/J4=;
        b=NGs4ajQllQCVSH7N9zjf2zLcwFVtAQ8cP3BgAw5IjJolxXB32lLC5Wf8y1N52wC0HB
         PS1KU5pmKmMZh+ntAVbYXcpSsUL+rJKZ7Ec3dSpopSU/7QLGIKsrAQaxF0hFMoCB5vnR
         fBOKH2f8cBlO8xWfnA0+vygJRTSpCDdvGX+mTRuhVFv64pA3+kLEwLvAULInLN2d/B5y
         EY0Vq9nn0URJksUTZDKCGbMyjmMuRj6kvDtgvskN3QluNo7XvWzBTjVXhJRV65iTivLc
         RVVZccCkbevp2AaJ9E+Q9wdZMozGKSgg38WtjaZn8lHL+y0QGDLAdtkBOdSm9i0HmiJI
         H8dQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:date:from:to:cc:subject:message-id:references
         :mime-version:content-disposition:in-reply-to;
        bh=FfUPjIMfxDoCmFEuILyx16G0bCa7/gCQ66XZHmjw/J4=;
        b=ZMQHLCcQ6aetuKlz54LiyaEFeIBzJKHediOj30CwYgKUcxAjWc2t6X+8jTw7smfLGC
         y5a6s79u5dnIwEHHXQ6hVII52yO6rLZZr7bI3DmjpBBBeCN5eJbaRY58w+ZltqI3l1PG
         9e04cZ7Wx9+8yILOGX5SnlLiigNJ20ByaDbl8huDKB8LvoS1iyhMOHk3FpOPOF4Hqg1C
         njbH2vSY5NpItgkXX8AScBdn9Fup5G2xktMRHbPm/l5DoUwguGH8U2cGlgIgSSaqmz5a
         /tt7L4vSqYcWpxi3vvMYVXqein12Hg7zXFmloz1e7lTo+KU/JTXYzUpsDs+F7TkDk7Em
         pRjw==
X-Gm-Message-State: AOAM5321gtVi71663Fl2iilMc4gKcaJ+4Wcs9bknCmsufeEdmFnGKdoF
        1YcyvoUuIXpbDwtW3GZ5ehE=
X-Google-Smtp-Source: ABdhPJypfOWOkZ3UZPzQOAJdYOZpxWaN8xzj6tIEQFKmXYO5wkkp027s9EZoZpW3OKFDoePh9jVviQ==
X-Received: by 2002:ac2:46f5:0:b0:477:bc14:f03a with SMTP id q21-20020ac246f5000000b00477bc14f03amr7236272lfo.608.1653062899811;
        Fri, 20 May 2022 09:08:19 -0700 (PDT)
Received: from mobilestation ([95.79.189.214])
        by smtp.gmail.com with ESMTPSA id a16-20020a05651c011000b0024cac53a82csm367789ljb.0.2022.05.20.09.08.18
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 20 May 2022 09:08:18 -0700 (PDT)
Date:   Fri, 20 May 2022 19:08:16 +0300
From:   Serge Semin <fancer.lancer@gmail.com>
To:     Rob Herring <robh@kernel.org>
Cc:     Serge Semin <Sergey.Semin@baikalelectronics.ru>,
        Jingoo Han <jingoohan1@gmail.com>,
        Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
        Bjorn Helgaas <bhelgaas@google.com>,
        Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
        Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= <kw@linux.com>,
        Rahul Tanwar <rtanwar@maxlinear.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Alexey Malahov <Alexey.Malahov@baikalelectronics.ru>,
        Pavel Parkhomenko <Pavel.Parkhomenko@baikalelectronics.ru>,
        Frank Li <Frank.Li@nxp.com>,
        Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
        linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org
Subject: Re: [PATCH v2 05/17] PCI: dwc: Convert to using native IP-core
 versions representation
Message-ID: <20220520160816.iunrp52sktwicgz2@mobilestation>
References: <20220503214638.1895-1-Sergey.Semin@baikalelectronics.ru>
 <20220503214638.1895-6-Sergey.Semin@baikalelectronics.ru>
 <20220516203003.GB3209795-robh@kernel.org>
 <20220520092954.fz62wbrpj7qss6pj@mobilestation>
 <20220520150609.GA3853502-robh@kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20220520150609.GA3853502-robh@kernel.org>
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,
        RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Fri, May 20, 2022 at 10:06:09AM -0500, Rob Herring wrote:
> On Fri, May 20, 2022 at 12:29:54PM +0300, Serge Semin wrote:
> > On Mon, May 16, 2022 at 03:30:03PM -0500, Rob Herring wrote:
> > > On Wed, May 04, 2022 at 12:46:26AM +0300, Serge Semin wrote:
> > > > Since DWC PCIe v4.70a the controller version can be read from the
> > > > PORT_LOGIC.PCIE_VERSION_OFF register. Version is represented in the FourCC
> > > > format [1]. It's standard versioning approach for the Synopsys DWC
> > > > IP-cores. Moreover some of the DWC kernel drivers already make use of it
> > > > to fixup version-dependent functionality (See DWC USB3, Stmicro STMMAC or
> > > > recent DW SPI driver). In order to preserve the standard version
> > > > representation and prevent the data conversion back and forth, we suggest
> > > > to preserve the native version representation in the DWC PCIe driver too
> > > > in the same way as it has already been done in the rest of the DWC
> > > > drivers. IP-core version reading from the CSR will be introduced in the
> > > > next commit together with a simple macro-based API to use it.
> > > > 
> > > > [1] https://en.wikipedia.org/wiki/FourCC
> > > > 
> > > > Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
> > > > ---
> > > >  drivers/pci/controller/dwc/pci-keystone.c    | 12 ++++++------
> > > >  drivers/pci/controller/dwc/pcie-designware.c |  8 ++++----
> > > >  drivers/pci/controller/dwc/pcie-designware.h | 10 +++++++++-
> > > >  drivers/pci/controller/dwc/pcie-intel-gw.c   |  4 ++--
> > > >  drivers/pci/controller/dwc/pcie-tegra194.c   |  2 +-
> > > >  5 files changed, 22 insertions(+), 14 deletions(-)
> > > > 
> > > > diff --git a/drivers/pci/controller/dwc/pci-keystone.c b/drivers/pci/controller/dwc/pci-keystone.c
> > > > index d10e5fd0f83c..c51018c68b56 100644
> > > > --- a/drivers/pci/controller/dwc/pci-keystone.c
> > > > +++ b/drivers/pci/controller/dwc/pci-keystone.c
> > > > @@ -109,7 +109,7 @@ struct ks_pcie_of_data {
> > > >  	enum dw_pcie_device_mode mode;
> > > >  	const struct dw_pcie_host_ops *host_ops;
> > > >  	const struct dw_pcie_ep_ops *ep_ops;
> > > > -	unsigned int version;
> > > > +	u32 version;
> > > >  };
> > > >  
> > > >  struct keystone_pcie {
> > > > @@ -1069,19 +1069,19 @@ static int ks_pcie_am654_set_mode(struct device *dev,
> > > >  
> > > >  static const struct ks_pcie_of_data ks_pcie_rc_of_data = {
> > > >  	.host_ops = &ks_pcie_host_ops,
> > > > -	.version = 0x365A,
> > > > +	.version = DW_PCIE_VER_365A,
> > > >  };
> > > >  
> > > >  static const struct ks_pcie_of_data ks_pcie_am654_rc_of_data = {
> > > >  	.host_ops = &ks_pcie_am654_host_ops,
> > > >  	.mode = DW_PCIE_RC_TYPE,
> > > > -	.version = 0x490A,
> > > > +	.version = DW_PCIE_VER_490A,
> > > >  };
> > > >  
> > > >  static const struct ks_pcie_of_data ks_pcie_am654_ep_of_data = {
> > > >  	.ep_ops = &ks_pcie_am654_ep_ops,
> > > >  	.mode = DW_PCIE_EP_TYPE,
> > > > -	.version = 0x490A,
> > > > +	.version = DW_PCIE_VER_490A,
> > > >  };
> > > >  
> > > >  static const struct of_device_id ks_pcie_of_match[] = {
> > > > @@ -1114,12 +1114,12 @@ static int __init ks_pcie_probe(struct platform_device *pdev)
> > > >  	struct device_link **link;
> > > >  	struct gpio_desc *gpiod;
> > > >  	struct resource *res;
> > > > -	unsigned int version;
> > > >  	void __iomem *base;
> > > >  	u32 num_viewport;
> > > >  	struct phy **phy;
> > > >  	u32 num_lanes;
> > > >  	char name[10];
> > > > +	u32 version;
> > > >  	int ret;
> > > >  	int irq;
> > > >  	int i;
> > > > @@ -1233,7 +1233,7 @@ static int __init ks_pcie_probe(struct platform_device *pdev)
> > > >  		goto err_get_sync;
> > > >  	}
> > > >  
> > > > -	if (pci->version >= 0x480A)
> > > > +	if (pci->version >= DW_PCIE_VER_480A)
> > > >  		ret = ks_pcie_am654_set_mode(dev, mode);
> > > >  	else
> > > >  		ret = ks_pcie_set_mode(dev);
> > > > diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
> > > > index 1682f477bf20..3ebb7bfee10f 100644
> > > > --- a/drivers/pci/controller/dwc/pcie-designware.c
> > > > +++ b/drivers/pci/controller/dwc/pcie-designware.c
> > > > @@ -289,7 +289,7 @@ static void dw_pcie_prog_outbound_atu_unroll(struct dw_pcie *pci, u8 func_no,
> > > >  	val = type | PCIE_ATU_FUNC_NUM(func_no);
> > > >  	if (upper_32_bits(limit_addr) > upper_32_bits(cpu_addr))
> > > >  		val |= PCIE_ATU_INCREASE_REGION_SIZE;
> > > > -	if (pci->version == 0x490A)
> > > > +	if (pci->version == DW_PCIE_VER_490A)
> > > >  		val = dw_pcie_enable_ecrc(val);
> > > >  	dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL1, val);
> > > >  	dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL2,
> > > > @@ -336,7 +336,7 @@ static void __dw_pcie_prog_outbound_atu(struct dw_pcie *pci, u8 func_no,
> > > >  			   upper_32_bits(cpu_addr));
> > > >  	dw_pcie_writel_dbi(pci, PCIE_ATU_LIMIT,
> > > >  			   lower_32_bits(limit_addr));
> > > > -	if (pci->version >= 0x460A)
> > > > +	if (pci->version >= DW_PCIE_VER_460A)
> > > >  		dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_LIMIT,
> > > >  				   upper_32_bits(limit_addr));
> > > >  	dw_pcie_writel_dbi(pci, PCIE_ATU_LOWER_TARGET,
> > > > @@ -345,9 +345,9 @@ static void __dw_pcie_prog_outbound_atu(struct dw_pcie *pci, u8 func_no,
> > > >  			   upper_32_bits(pci_addr));
> > > >  	val = type | PCIE_ATU_FUNC_NUM(func_no);
> > > >  	if (upper_32_bits(limit_addr) > upper_32_bits(cpu_addr) &&
> > > > -	    pci->version >= 0x460A)
> > > > +	    pci->version >= DW_PCIE_VER_460A)
> > > >  		val |= PCIE_ATU_INCREASE_REGION_SIZE;
> > > > -	if (pci->version == 0x490A)
> > > > +	if (pci->version == DW_PCIE_VER_490A)
> > > >  		val = dw_pcie_enable_ecrc(val);
> > > >  	dw_pcie_writel_dbi(pci, PCIE_ATU_CR1, val);
> > > >  	dw_pcie_writel_dbi(pci, PCIE_ATU_CR2, PCIE_ATU_ENABLE);
> > > > diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
> > > > index 7d6e9b7576be..5be43c662176 100644
> > > > --- a/drivers/pci/controller/dwc/pcie-designware.h
> > > > +++ b/drivers/pci/controller/dwc/pcie-designware.h
> > > > @@ -20,6 +20,14 @@
> > > >  #include <linux/pci-epc.h>
> > > >  #include <linux/pci-epf.h>
> > > >  
> > > > +/* DWC PCIe IP-core versions (native support since v4.70a) */
> > > > +#define DW_PCIE_VER_365A		0x3336352a
> > > > +#define DW_PCIE_VER_460A		0x3436302a
> > > > +#define DW_PCIE_VER_470A		0x3437302a
> > > > +#define DW_PCIE_VER_480A		0x3438302a
> > > > +#define DW_PCIE_VER_490A		0x3439302a
> > > > +#define DW_PCIE_VER_520A		0x3532302a
> > > > +
> > > >  /* Parameters for the waiting for link up routine */
> > > >  #define LINK_WAIT_MAX_RETRIES		10
> > > >  #define LINK_WAIT_USLEEP_MIN		90000
> > > > @@ -269,7 +277,7 @@ struct dw_pcie {
> > > >  	struct pcie_port	pp;
> > > >  	struct dw_pcie_ep	ep;
> > > >  	const struct dw_pcie_ops *ops;
> > > > -	unsigned int		version;
> > > > +	u32			version;
> > > >  	int			num_lanes;
> > > >  	int			link_gen;
> > > >  	u8			n_fts[2];
> > > > diff --git a/drivers/pci/controller/dwc/pcie-intel-gw.c b/drivers/pci/controller/dwc/pcie-intel-gw.c
> > > > index 5ba144924ff8..786af2ba379f 100644
> > > > --- a/drivers/pci/controller/dwc/pcie-intel-gw.c
> > > > +++ b/drivers/pci/controller/dwc/pcie-intel-gw.c
> > > > @@ -59,7 +59,7 @@
> > > >  #define RESET_INTERVAL_MS		100
> > > >  
> > > >  struct intel_pcie_soc {
> > > > -	unsigned int	pcie_ver;
> > > > +	u32	pcie_ver;
> > > 
> > 
> > > This is not used by the Intel driver code, but just passed to the DWC 
> > > core code. Given that and that the IP version is new enough, this should 
> > > be removed one the detection is in place.
> > 
> > Ok. I'll drop it in an additional patch placed after the version
> > detection patch in the series. What about the Tegra 194 code? Shall I
> > drop it from there too? I've got DW PCIe 4.90a reference manual here.
> > It states there are the PCIE_VERSION_NUMBER_OFF and
> > PCIE_VERSION_TYPE_OFF registers in the port logic reg space. So the
> > removal shall not cause problems.
> 

> Yes, anywhere we can remove it would be good.

Ok. The modification will concern both Intel GW and Tegra 194 (in two
separate patches). Keystone PCIe platform driver won't be changed
since it uses version ID in before the generic DW PCIe host/EP probe
method invocation.

-Sergey

> 
> Rob
