Analysis & Elaboration report for transmissionLogicFPGA
Fri Dec 26 11:45:31 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: parser:rx_parser
  5. Parameter Settings for User Entity Instance: frame:tx
  6. Parameter Settings for User Entity Instance: frame:tx|uart_data:uut
  7. Parameter Settings for User Entity Instance: uart_tx:pc_display_inst
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "uart_tx:pc_display_inst"
 10. Port Connectivity Checks: "frame:tx|ipEnvelope:ipHeader"
 11. Port Connectivity Checks: "frame:tx|uart_data:uut"
 12. Port Connectivity Checks: "frame:tx"
 13. Analysis & Elaboration Messages
 14. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Dec 26 11:45:30 2025       ;
; Quartus Prime Version         ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                 ; transmissionLogicFPGA                       ;
; Top-level Entity Name         ; exec_nic                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parser:rx_parser ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; IDLE            ; 000   ; Unsigned Binary                     ;
; CHCK_SFD        ; 001   ; Unsigned Binary                     ;
; CHCK_DEST_MAC   ; 010   ; Unsigned Binary                     ;
; CHCK_SRC_MAC    ; 011   ; Unsigned Binary                     ;
; CHCK_TYPE_FIELD ; 100   ; Unsigned Binary                     ;
; CHCK_IP_HEADER  ; 101   ; Unsigned Binary                     ;
; CHCK_UDP_HEADER ; 110   ; Unsigned Binary                     ;
; CHCK_PAYLOAD    ; 111   ; Unsigned Binary                     ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame:tx ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; PREAMBLE       ; 0000  ; Unsigned Binary              ;
; SFD            ; 0001  ; Unsigned Binary              ;
; DEST_MAC       ; 0010  ; Unsigned Binary              ;
; SRC_MAC        ; 0011  ; Unsigned Binary              ;
; ETHER_TYPE     ; 0100  ; Unsigned Binary              ;
; IP_HEADER      ; 0101  ; Unsigned Binary              ;
; UDP_HEADER     ; 0110  ; Unsigned Binary              ;
; FCS            ; 0111  ; Unsigned Binary              ;
; WAIT_IPG       ; 1000  ; Unsigned Binary              ;
; IDLE           ; 1001  ; Unsigned Binary              ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame:tx|uart_data:uut ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; START          ; 00    ; Unsigned Binary                            ;
; WORK           ; 01    ; Unsigned Binary                            ;
; DONE           ; 10    ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:pc_display_inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CLKS_PER_BIT   ; 434   ; Signed Integer                              ;
; IDLE           ; 000   ; Unsigned Binary                             ;
; START          ; 001   ; Unsigned Binary                             ;
; DATA           ; 010   ; Unsigned Binary                             ;
; STOP           ; 011   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                              ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                                          ; Setting            ; Default Value         ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                       ;
; Top-level entity name                                                           ; exec_nic           ; transmissionLogicFPGA ;
; Family name                                                                     ; Cyclone V          ; Cyclone V             ;
; Use smart compilation                                                           ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                    ;
; Enable compact report table                                                     ; Off                ; Off                   ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                   ;
; Preserve fewer node names                                                       ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto               ; Auto                  ;
; Safe State Machine                                                              ; Off                ; Off                   ;
; Extract Verilog State Machines                                                  ; On                 ; On                    ;
; Extract VHDL State Machines                                                     ; On                 ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                    ;
; Parallel Synthesis                                                              ; On                 ; On                    ;
; DSP Block Balancing                                                             ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                 ; On                    ;
; Power-Up Don't Care                                                             ; On                 ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                   ;
; Remove Duplicate Registers                                                      ; On                 ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                   ;
; Optimization Technique                                                          ; Balanced           ; Balanced              ;
; Carry Chain Length                                                              ; 70                 ; 70                    ;
; Auto Carry Chains                                                               ; On                 ; On                    ;
; Auto Open-Drain Pins                                                            ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                   ;
; Auto ROM Replacement                                                            ; On                 ; On                    ;
; Auto RAM Replacement                                                            ; On                 ; On                    ;
; Auto DSP Block Replacement                                                      ; On                 ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                    ;
; Strict RAM Replacement                                                          ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                   ;
; Auto Resource Sharing                                                           ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                 ; On                    ;
; Report Parameter Settings                                                       ; On                 ; On                    ;
; Report Source Assignments                                                       ; On                 ; On                    ;
; Report Connectivity Checks                                                      ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation    ;
; HDL message level                                                               ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                   ;
; Clock MUX Protection                                                            ; On                 ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                   ;
; Block Design Naming                                                             ; Auto               ; Auto                  ;
; SDC constraint protection                                                       ; Off                ; Off                   ;
; Synthesis Effort                                                                ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                   ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:pc_display_inst"  ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; tx_busy ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame:tx|ipEnvelope:ipHeader"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; validipEnvelope ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame:tx|uart_data:uut"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; invalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame:tx"                                                                                                                                        ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_pin ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Dec 26 11:45:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off transmissionLogicFPGA -c transmissionLogicFPGA --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_data.v
    Info (12023): Found entity 1: uart_data File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file udp_envelope.v
    Info (12023): Found entity 1: udp_envelope File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ipenvelope.v
    Info (12023): Found entity 1: ipEnvelope File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/ipEnvelope.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frame.v
    Info (12023): Found entity 1: frame File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file crc32_4bit.v
    Info (12023): Found entity 1: crc32_4bit File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/crc32_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nibble_stitcher.v
    Info (12023): Found entity 1: nibble_stitcher File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/nibble_stitcher.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file output_files/parser.v
Info (12021): Found 1 design units, including 1 entities, in source file parser.v
    Info (12023): Found entity 1: parser File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exec_nic.v
    Info (12023): Found entity 1: exec_nic File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_tx.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at exec_nic.v(41): created implicit net for "MAX10_CLK1_50" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v Line: 41
Info (12127): Elaborating entity "exec_nic" for the top level hierarchy
Info (12128): Elaborating entity "nibble_stitcher" for hierarchy "nibble_stitcher:rx_stich" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v Line: 23
Info (12128): Elaborating entity "parser" for hierarchy "parser:rx_parser" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v Line: 31
Warning (10858): Verilog HDL warning at parser.v(9): object dest_mac_add used but never assigned File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 9
Warning (10858): Verilog HDL warning at parser.v(9): object src_mac_add used but never assigned File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 9
Warning (10230): Verilog HDL assignment warning at parser.v(94): truncated value with size 32 to match size of target (5) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 94
Warning (10230): Verilog HDL assignment warning at parser.v(115): truncated value with size 32 to match size of target (5) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 115
Warning (10230): Verilog HDL assignment warning at parser.v(128): truncated value with size 32 to match size of target (5) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 128
Warning (10030): Net "dest_mac_add" at parser.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 9
Warning (10030): Net "src_mac_add" at parser.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v Line: 9
Info (12128): Elaborating entity "frame" for hierarchy "frame:tx" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at frame.v(33): object "validUDP_HEADER" assigned a value but never read File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 33
Warning (10230): Verilog HDL assignment warning at frame.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 119
Warning (10230): Verilog HDL assignment warning at frame.v(136): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 136
Warning (10230): Verilog HDL assignment warning at frame.v(163): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 163
Warning (10230): Verilog HDL assignment warning at frame.v(189): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 189
Warning (10230): Verilog HDL assignment warning at frame.v(215): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 215
Warning (10230): Verilog HDL assignment warning at frame.v(241): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 241
Warning (10230): Verilog HDL assignment warning at frame.v(267): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 267
Warning (10230): Verilog HDL assignment warning at frame.v(292): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 292
Warning (10230): Verilog HDL assignment warning at frame.v(317): truncated value with size 32 to match size of target (6) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 317
Info (12128): Elaborating entity "uart_data" for hierarchy "frame:tx|uart_data:uut" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 42
Warning (10230): Verilog HDL assignment warning at uart_data.v(42): truncated value with size 32 to match size of target (16) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v Line: 42
Warning (10230): Verilog HDL assignment warning at uart_data.v(46): truncated value with size 32 to match size of target (5) File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v Line: 46
Info (12128): Elaborating entity "udp_envelope" for hierarchy "frame:tx|udp_envelope:udp_packet" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 50
Info (12128): Elaborating entity "ipEnvelope" for hierarchy "frame:tx|ipEnvelope:ipHeader" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 57
Info (12128): Elaborating entity "crc32_4bit" for hierarchy "frame:tx|crc32_4bit:crc_32" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v Line: 65
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:pc_display_inst" File: C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v Line: 46
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/output_files/transmissionLogicFPGA.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Fri Dec 26 11:45:31 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/output_files/transmissionLogicFPGA.map.smsg.


