Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/Peter/Desktop/VivadoProjects/Verilog/Clock_Div/clock_divider/clock_divider.srcs/sim_1/new/divider_sim.v" Line 21
