
Mini_Project_3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a58  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000128  00800060  00002a58  00002acc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001e6c  00000000  00000000  00002bf4  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000e76  00000000  00000000  00004a60  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000001a0  00000000  00000000  000058d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000001f2  00000000  00000000  00005a76  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000240b  00000000  00000000  00005c68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001386  00000000  00000000  00008073  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011d6  00000000  00000000  000093f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001c0  00000000  00000000  0000a5d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002f6  00000000  00000000  0000a790  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000096e  00000000  00000000  0000aa86  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000b3f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__ctors_end>
       4:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
       8:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
       c:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      10:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      14:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      18:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      1c:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      20:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      24:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      28:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      2c:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      30:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      34:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      38:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      3c:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      40:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      44:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      48:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      4c:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      50:	0c 94 bc 00 	jmp	0x178	; 0x178 <__bad_interrupt>
      54:	00 40       	sbci	r16, 0x00	; 0
      56:	7a 10       	cpse	r7, r10
      58:	f3 5a       	subi	r31, 0xA3	; 163
      5a:	00 a0       	ldd	r0, Z+32	; 0x20
      5c:	72 4e       	sbci	r23, 0xE2	; 226
      5e:	18 09       	sbc	r17, r8
      60:	00 10       	cpse	r0, r0
      62:	a5 d4       	rcall	.+2378   	; 0x9ae <__fixsfsi+0x1a>
      64:	e8 00       	.word	0x00e8	; ????
      66:	00 e8       	ldi	r16, 0x80	; 128
      68:	76 48       	sbci	r23, 0x86	; 134
      6a:	17 00       	.word	0x0017	; ????
      6c:	00 e4       	ldi	r16, 0x40	; 64
      6e:	0b 54       	subi	r16, 0x4B	; 75
      70:	02 00       	.word	0x0002	; ????
      72:	00 ca       	rjmp	.-3072   	; 0xfffff474 <__eeprom_end+0xff7ef474>
      74:	9a 3b       	cpi	r25, 0xBA	; 186
      76:	00 00       	nop
      78:	00 e1       	ldi	r16, 0x10	; 16
      7a:	f5 05       	cpc	r31, r5
      7c:	00 00       	nop
      7e:	80 96       	adiw	r24, 0x20	; 32
      80:	98 00       	.word	0x0098	; ????
      82:	00 00       	nop
      84:	40 42       	sbci	r20, 0x20	; 32
      86:	0f 00       	.word	0x000f	; ????
      88:	00 00       	nop
      8a:	a0 86       	std	Z+8, r10	; 0x08
      8c:	01 00       	.word	0x0001	; ????
      8e:	00 00       	nop
      90:	10 27       	eor	r17, r16
      92:	00 00       	nop
      94:	00 00       	nop
      96:	e8 03       	fmulsu	r22, r16
      98:	00 00       	nop
      9a:	00 00       	nop
      9c:	64 00       	.word	0x0064	; ????
      9e:	00 00       	nop
      a0:	00 00       	nop
      a2:	0a 00       	.word	0x000a	; ????
      a4:	00 00       	nop
      a6:	00 00       	nop
      a8:	01 00       	.word	0x0001	; ????
      aa:	00 00       	nop
      ac:	00 00       	nop
      ae:	2c 76       	andi	r18, 0x6C	; 108
      b0:	d8 88       	ldd	r13, Y+16	; 0x10
      b2:	dc 67       	ori	r29, 0x7C	; 124
      b4:	4f 08       	sbc	r4, r15
      b6:	23 df       	rcall	.-442    	; 0xfffffefe <__eeprom_end+0xff7efefe>
      b8:	c1 df       	rcall	.-126    	; 0x3c <__CCP__+0x8>
      ba:	ae 59       	subi	r26, 0x9E	; 158
      bc:	e1 b1       	in	r30, 0x01	; 1
      be:	b7 96       	adiw	r30, 0x27	; 39
      c0:	e5 e3       	ldi	r30, 0x35	; 53
      c2:	e4 53       	subi	r30, 0x34	; 52
      c4:	c6 3a       	cpi	r28, 0xA6	; 166
      c6:	e6 51       	subi	r30, 0x16	; 22
      c8:	99 76       	andi	r25, 0x69	; 105
      ca:	96 e8       	ldi	r25, 0x86	; 134
      cc:	e6 c2       	rjmp	.+1484   	; 0x69a <__mulsf3+0x172>
      ce:	84 26       	eor	r8, r20
      d0:	eb 89       	ldd	r30, Y+19	; 0x13
      d2:	8c 9b       	sbis	0x11, 4	; 17
      d4:	62 ed       	ldi	r22, 0xD2	; 210
      d6:	40 7c       	andi	r20, 0xC0	; 192
      d8:	6f fc       	.word	0xfc6f	; ????
      da:	ef bc       	out	0x2f, r14	; 47
      dc:	9c 9f       	mul	r25, r28
      de:	40 f2       	brcs	.-112    	; 0x70 <__SREG__+0x31>
      e0:	ba a5       	ldd	r27, Y+42	; 0x2a
      e2:	6f a5       	ldd	r22, Y+47	; 0x2f
      e4:	f4 90       	lpm	r15, Z+
      e6:	05 5a       	subi	r16, 0xA5	; 165
      e8:	2a f7       	brpl	.-54     	; 0xb4 <__SREG__+0x75>
      ea:	5c 93       	st	X, r21
      ec:	6b 6c       	ori	r22, 0xCB	; 203
      ee:	f9 67       	ori	r31, 0x79	; 121
      f0:	6d c1       	rjmp	.+730    	; 0x3cc <_fpadd_parts+0x1f8>
      f2:	1b fc       	.word	0xfc1b	; ????
      f4:	e0 e4       	ldi	r30, 0x40	; 64
      f6:	0d 47       	sbci	r16, 0x7D	; 125
      f8:	fe f5       	brtc	.+126    	; 0x178 <__bad_interrupt>
      fa:	20 e6       	ldi	r18, 0x60	; 96
      fc:	b5 00       	.word	0x00b5	; ????
      fe:	d0 ed       	ldi	r29, 0xD0	; 208
     100:	90 2e       	mov	r9, r16
     102:	03 00       	.word	0x0003	; ????
     104:	94 35       	cpi	r25, 0x54	; 84
     106:	77 05       	cpc	r23, r7
     108:	00 80       	ld	r0, Z
     10a:	84 1e       	adc	r8, r20
     10c:	08 00       	.word	0x0008	; ????
     10e:	00 20       	and	r0, r0
     110:	4e 0a       	sbc	r4, r30
     112:	00 00       	nop
     114:	00 c8       	rjmp	.-4096   	; 0xfffff116 <__eeprom_end+0xff7ef116>
     116:	0c 33       	cpi	r16, 0x3C	; 60
     118:	33 33       	cpi	r19, 0x33	; 51
     11a:	33 0f       	add	r19, r19
     11c:	98 6e       	ori	r25, 0xE8	; 232
     11e:	12 83       	std	Z+2, r17	; 0x02
     120:	11 41       	sbci	r17, 0x11	; 17
     122:	ef 8d       	ldd	r30, Y+31	; 0x1f
     124:	21 14       	cp	r2, r1
     126:	89 3b       	cpi	r24, 0xB9	; 185
     128:	e6 55       	subi	r30, 0x56	; 86
     12a:	16 cf       	rjmp	.-468    	; 0xffffff58 <__eeprom_end+0xff7eff58>
     12c:	fe e6       	ldi	r31, 0x6E	; 110
     12e:	db 18       	sub	r13, r11
     130:	d1 84       	ldd	r13, Z+9	; 0x09
     132:	4b 38       	cpi	r20, 0x8B	; 139
     134:	1b f7       	brvc	.-58     	; 0xfc <__SREG__+0xbd>
     136:	7c 1d       	adc	r23, r12
     138:	90 1d       	adc	r25, r0
     13a:	a4 bb       	out	0x14, r26	; 20
     13c:	e4 24       	eor	r14, r4
     13e:	20 32       	cpi	r18, 0x20	; 32
     140:	84 72       	andi	r24, 0x24	; 36
     142:	5e 22       	and	r5, r30
     144:	81 00       	.word	0x0081	; ????
     146:	c9 f1       	breq	.+114    	; 0x1ba <__fixunssfsi+0x3e>
     148:	24 ec       	ldi	r18, 0xC4	; 196
     14a:	a1 e5       	ldi	r26, 0x51	; 81
     14c:	3d 27       	eor	r19, r29

0000014e <__ctors_end>:
     14e:	11 24       	eor	r1, r1
     150:	1f be       	out	0x3f, r1	; 63
     152:	cf e5       	ldi	r28, 0x5F	; 95
     154:	d8 e0       	ldi	r29, 0x08	; 8
     156:	de bf       	out	0x3e, r29	; 62
     158:	cd bf       	out	0x3d, r28	; 61

0000015a <__do_copy_data>:
     15a:	11 e0       	ldi	r17, 0x01	; 1
     15c:	a0 e6       	ldi	r26, 0x60	; 96
     15e:	b0 e0       	ldi	r27, 0x00	; 0
     160:	e8 e5       	ldi	r30, 0x58	; 88
     162:	fa e2       	ldi	r31, 0x2A	; 42
     164:	02 c0       	rjmp	.+4      	; 0x16a <.do_copy_data_start>

00000166 <.do_copy_data_loop>:
     166:	05 90       	lpm	r0, Z+
     168:	0d 92       	st	X+, r0

0000016a <.do_copy_data_start>:
     16a:	a8 38       	cpi	r26, 0x88	; 136
     16c:	b1 07       	cpc	r27, r17
     16e:	d9 f7       	brne	.-10     	; 0x166 <.do_copy_data_loop>
     170:	0e 94 61 11 	call	0x22c2	; 0x22c2 <main>
     174:	0c 94 2a 15 	jmp	0x2a54	; 0x2a54 <_exit>

00000178 <__bad_interrupt>:
     178:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000017c <__fixunssfsi>:
     17c:	ef 92       	push	r14
     17e:	ff 92       	push	r15
     180:	0f 93       	push	r16
     182:	1f 93       	push	r17
     184:	7b 01       	movw	r14, r22
     186:	8c 01       	movw	r16, r24
     188:	20 e0       	ldi	r18, 0x00	; 0
     18a:	30 e0       	ldi	r19, 0x00	; 0
     18c:	40 e0       	ldi	r20, 0x00	; 0
     18e:	5f e4       	ldi	r21, 0x4F	; 79
     190:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <__gesf2>
     194:	88 23       	and	r24, r24
     196:	8c f0       	brlt	.+34     	; 0x1ba <__fixunssfsi+0x3e>
     198:	c8 01       	movw	r24, r16
     19a:	b7 01       	movw	r22, r14
     19c:	20 e0       	ldi	r18, 0x00	; 0
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	40 e0       	ldi	r20, 0x00	; 0
     1a2:	5f e4       	ldi	r21, 0x4F	; 79
     1a4:	0e 94 36 02 	call	0x46c	; 0x46c <__subsf3>
     1a8:	0e 94 ca 04 	call	0x994	; 0x994 <__fixsfsi>
     1ac:	9b 01       	movw	r18, r22
     1ae:	ac 01       	movw	r20, r24
     1b0:	20 50       	subi	r18, 0x00	; 0
     1b2:	30 40       	sbci	r19, 0x00	; 0
     1b4:	40 40       	sbci	r20, 0x00	; 0
     1b6:	50 48       	sbci	r21, 0x80	; 128
     1b8:	06 c0       	rjmp	.+12     	; 0x1c6 <__fixunssfsi+0x4a>
     1ba:	c8 01       	movw	r24, r16
     1bc:	b7 01       	movw	r22, r14
     1be:	0e 94 ca 04 	call	0x994	; 0x994 <__fixsfsi>
     1c2:	9b 01       	movw	r18, r22
     1c4:	ac 01       	movw	r20, r24
     1c6:	b9 01       	movw	r22, r18
     1c8:	ca 01       	movw	r24, r20
     1ca:	1f 91       	pop	r17
     1cc:	0f 91       	pop	r16
     1ce:	ff 90       	pop	r15
     1d0:	ef 90       	pop	r14
     1d2:	08 95       	ret

000001d4 <_fpadd_parts>:
     1d4:	a0 e0       	ldi	r26, 0x00	; 0
     1d6:	b0 e0       	ldi	r27, 0x00	; 0
     1d8:	e0 ef       	ldi	r30, 0xF0	; 240
     1da:	f0 e0       	ldi	r31, 0x00	; 0
     1dc:	0c 94 53 12 	jmp	0x24a6	; 0x24a6 <__prologue_saves__>
     1e0:	dc 01       	movw	r26, r24
     1e2:	2b 01       	movw	r4, r22
     1e4:	fa 01       	movw	r30, r20
     1e6:	9c 91       	ld	r25, X
     1e8:	92 30       	cpi	r25, 0x02	; 2
     1ea:	08 f4       	brcc	.+2      	; 0x1ee <_fpadd_parts+0x1a>
     1ec:	39 c1       	rjmp	.+626    	; 0x460 <_fpadd_parts+0x28c>
     1ee:	eb 01       	movw	r28, r22
     1f0:	88 81       	ld	r24, Y
     1f2:	82 30       	cpi	r24, 0x02	; 2
     1f4:	08 f4       	brcc	.+2      	; 0x1f8 <_fpadd_parts+0x24>
     1f6:	33 c1       	rjmp	.+614    	; 0x45e <_fpadd_parts+0x28a>
     1f8:	94 30       	cpi	r25, 0x04	; 4
     1fa:	69 f4       	brne	.+26     	; 0x216 <_fpadd_parts+0x42>
     1fc:	84 30       	cpi	r24, 0x04	; 4
     1fe:	09 f0       	breq	.+2      	; 0x202 <_fpadd_parts+0x2e>
     200:	2f c1       	rjmp	.+606    	; 0x460 <_fpadd_parts+0x28c>
     202:	11 96       	adiw	r26, 0x01	; 1
     204:	9c 91       	ld	r25, X
     206:	11 97       	sbiw	r26, 0x01	; 1
     208:	89 81       	ldd	r24, Y+1	; 0x01
     20a:	98 17       	cp	r25, r24
     20c:	09 f4       	brne	.+2      	; 0x210 <_fpadd_parts+0x3c>
     20e:	28 c1       	rjmp	.+592    	; 0x460 <_fpadd_parts+0x28c>
     210:	a0 e8       	ldi	r26, 0x80	; 128
     212:	b0 e0       	ldi	r27, 0x00	; 0
     214:	25 c1       	rjmp	.+586    	; 0x460 <_fpadd_parts+0x28c>
     216:	84 30       	cpi	r24, 0x04	; 4
     218:	09 f4       	brne	.+2      	; 0x21c <_fpadd_parts+0x48>
     21a:	21 c1       	rjmp	.+578    	; 0x45e <_fpadd_parts+0x28a>
     21c:	82 30       	cpi	r24, 0x02	; 2
     21e:	a9 f4       	brne	.+42     	; 0x24a <_fpadd_parts+0x76>
     220:	92 30       	cpi	r25, 0x02	; 2
     222:	09 f0       	breq	.+2      	; 0x226 <_fpadd_parts+0x52>
     224:	1d c1       	rjmp	.+570    	; 0x460 <_fpadd_parts+0x28c>
     226:	9a 01       	movw	r18, r20
     228:	ad 01       	movw	r20, r26
     22a:	88 e0       	ldi	r24, 0x08	; 8
     22c:	ea 01       	movw	r28, r20
     22e:	09 90       	ld	r0, Y+
     230:	ae 01       	movw	r20, r28
     232:	e9 01       	movw	r28, r18
     234:	09 92       	st	Y+, r0
     236:	9e 01       	movw	r18, r28
     238:	81 50       	subi	r24, 0x01	; 1
     23a:	c1 f7       	brne	.-16     	; 0x22c <_fpadd_parts+0x58>
     23c:	e2 01       	movw	r28, r4
     23e:	89 81       	ldd	r24, Y+1	; 0x01
     240:	11 96       	adiw	r26, 0x01	; 1
     242:	9c 91       	ld	r25, X
     244:	89 23       	and	r24, r25
     246:	81 83       	std	Z+1, r24	; 0x01
     248:	08 c1       	rjmp	.+528    	; 0x45a <_fpadd_parts+0x286>
     24a:	92 30       	cpi	r25, 0x02	; 2
     24c:	09 f4       	brne	.+2      	; 0x250 <_fpadd_parts+0x7c>
     24e:	07 c1       	rjmp	.+526    	; 0x45e <_fpadd_parts+0x28a>
     250:	12 96       	adiw	r26, 0x02	; 2
     252:	2d 90       	ld	r2, X+
     254:	3c 90       	ld	r3, X
     256:	13 97       	sbiw	r26, 0x03	; 3
     258:	eb 01       	movw	r28, r22
     25a:	8a 81       	ldd	r24, Y+2	; 0x02
     25c:	9b 81       	ldd	r25, Y+3	; 0x03
     25e:	14 96       	adiw	r26, 0x04	; 4
     260:	ad 90       	ld	r10, X+
     262:	bd 90       	ld	r11, X+
     264:	cd 90       	ld	r12, X+
     266:	dc 90       	ld	r13, X
     268:	17 97       	sbiw	r26, 0x07	; 7
     26a:	ec 80       	ldd	r14, Y+4	; 0x04
     26c:	fd 80       	ldd	r15, Y+5	; 0x05
     26e:	0e 81       	ldd	r16, Y+6	; 0x06
     270:	1f 81       	ldd	r17, Y+7	; 0x07
     272:	91 01       	movw	r18, r2
     274:	28 1b       	sub	r18, r24
     276:	39 0b       	sbc	r19, r25
     278:	b9 01       	movw	r22, r18
     27a:	37 ff       	sbrs	r19, 7
     27c:	04 c0       	rjmp	.+8      	; 0x286 <_fpadd_parts+0xb2>
     27e:	66 27       	eor	r22, r22
     280:	77 27       	eor	r23, r23
     282:	62 1b       	sub	r22, r18
     284:	73 0b       	sbc	r23, r19
     286:	60 32       	cpi	r22, 0x20	; 32
     288:	71 05       	cpc	r23, r1
     28a:	0c f0       	brlt	.+2      	; 0x28e <_fpadd_parts+0xba>
     28c:	61 c0       	rjmp	.+194    	; 0x350 <_fpadd_parts+0x17c>
     28e:	12 16       	cp	r1, r18
     290:	13 06       	cpc	r1, r19
     292:	6c f5       	brge	.+90     	; 0x2ee <_fpadd_parts+0x11a>
     294:	37 01       	movw	r6, r14
     296:	48 01       	movw	r8, r16
     298:	06 2e       	mov	r0, r22
     29a:	04 c0       	rjmp	.+8      	; 0x2a4 <_fpadd_parts+0xd0>
     29c:	96 94       	lsr	r9
     29e:	87 94       	ror	r8
     2a0:	77 94       	ror	r7
     2a2:	67 94       	ror	r6
     2a4:	0a 94       	dec	r0
     2a6:	d2 f7       	brpl	.-12     	; 0x29c <_fpadd_parts+0xc8>
     2a8:	21 e0       	ldi	r18, 0x01	; 1
     2aa:	30 e0       	ldi	r19, 0x00	; 0
     2ac:	40 e0       	ldi	r20, 0x00	; 0
     2ae:	50 e0       	ldi	r21, 0x00	; 0
     2b0:	04 c0       	rjmp	.+8      	; 0x2ba <_fpadd_parts+0xe6>
     2b2:	22 0f       	add	r18, r18
     2b4:	33 1f       	adc	r19, r19
     2b6:	44 1f       	adc	r20, r20
     2b8:	55 1f       	adc	r21, r21
     2ba:	6a 95       	dec	r22
     2bc:	d2 f7       	brpl	.-12     	; 0x2b2 <_fpadd_parts+0xde>
     2be:	21 50       	subi	r18, 0x01	; 1
     2c0:	30 40       	sbci	r19, 0x00	; 0
     2c2:	40 40       	sbci	r20, 0x00	; 0
     2c4:	50 40       	sbci	r21, 0x00	; 0
     2c6:	2e 21       	and	r18, r14
     2c8:	3f 21       	and	r19, r15
     2ca:	40 23       	and	r20, r16
     2cc:	51 23       	and	r21, r17
     2ce:	21 15       	cp	r18, r1
     2d0:	31 05       	cpc	r19, r1
     2d2:	41 05       	cpc	r20, r1
     2d4:	51 05       	cpc	r21, r1
     2d6:	21 f0       	breq	.+8      	; 0x2e0 <_fpadd_parts+0x10c>
     2d8:	21 e0       	ldi	r18, 0x01	; 1
     2da:	30 e0       	ldi	r19, 0x00	; 0
     2dc:	40 e0       	ldi	r20, 0x00	; 0
     2de:	50 e0       	ldi	r21, 0x00	; 0
     2e0:	79 01       	movw	r14, r18
     2e2:	8a 01       	movw	r16, r20
     2e4:	e6 28       	or	r14, r6
     2e6:	f7 28       	or	r15, r7
     2e8:	08 29       	or	r16, r8
     2ea:	19 29       	or	r17, r9
     2ec:	3c c0       	rjmp	.+120    	; 0x366 <_fpadd_parts+0x192>
     2ee:	23 2b       	or	r18, r19
     2f0:	d1 f1       	breq	.+116    	; 0x366 <_fpadd_parts+0x192>
     2f2:	26 0e       	add	r2, r22
     2f4:	37 1e       	adc	r3, r23
     2f6:	35 01       	movw	r6, r10
     2f8:	46 01       	movw	r8, r12
     2fa:	06 2e       	mov	r0, r22
     2fc:	04 c0       	rjmp	.+8      	; 0x306 <_fpadd_parts+0x132>
     2fe:	96 94       	lsr	r9
     300:	87 94       	ror	r8
     302:	77 94       	ror	r7
     304:	67 94       	ror	r6
     306:	0a 94       	dec	r0
     308:	d2 f7       	brpl	.-12     	; 0x2fe <_fpadd_parts+0x12a>
     30a:	21 e0       	ldi	r18, 0x01	; 1
     30c:	30 e0       	ldi	r19, 0x00	; 0
     30e:	40 e0       	ldi	r20, 0x00	; 0
     310:	50 e0       	ldi	r21, 0x00	; 0
     312:	04 c0       	rjmp	.+8      	; 0x31c <_fpadd_parts+0x148>
     314:	22 0f       	add	r18, r18
     316:	33 1f       	adc	r19, r19
     318:	44 1f       	adc	r20, r20
     31a:	55 1f       	adc	r21, r21
     31c:	6a 95       	dec	r22
     31e:	d2 f7       	brpl	.-12     	; 0x314 <_fpadd_parts+0x140>
     320:	21 50       	subi	r18, 0x01	; 1
     322:	30 40       	sbci	r19, 0x00	; 0
     324:	40 40       	sbci	r20, 0x00	; 0
     326:	50 40       	sbci	r21, 0x00	; 0
     328:	2a 21       	and	r18, r10
     32a:	3b 21       	and	r19, r11
     32c:	4c 21       	and	r20, r12
     32e:	5d 21       	and	r21, r13
     330:	21 15       	cp	r18, r1
     332:	31 05       	cpc	r19, r1
     334:	41 05       	cpc	r20, r1
     336:	51 05       	cpc	r21, r1
     338:	21 f0       	breq	.+8      	; 0x342 <_fpadd_parts+0x16e>
     33a:	21 e0       	ldi	r18, 0x01	; 1
     33c:	30 e0       	ldi	r19, 0x00	; 0
     33e:	40 e0       	ldi	r20, 0x00	; 0
     340:	50 e0       	ldi	r21, 0x00	; 0
     342:	59 01       	movw	r10, r18
     344:	6a 01       	movw	r12, r20
     346:	a6 28       	or	r10, r6
     348:	b7 28       	or	r11, r7
     34a:	c8 28       	or	r12, r8
     34c:	d9 28       	or	r13, r9
     34e:	0b c0       	rjmp	.+22     	; 0x366 <_fpadd_parts+0x192>
     350:	82 15       	cp	r24, r2
     352:	93 05       	cpc	r25, r3
     354:	2c f0       	brlt	.+10     	; 0x360 <_fpadd_parts+0x18c>
     356:	1c 01       	movw	r2, r24
     358:	aa 24       	eor	r10, r10
     35a:	bb 24       	eor	r11, r11
     35c:	65 01       	movw	r12, r10
     35e:	03 c0       	rjmp	.+6      	; 0x366 <_fpadd_parts+0x192>
     360:	ee 24       	eor	r14, r14
     362:	ff 24       	eor	r15, r15
     364:	87 01       	movw	r16, r14
     366:	11 96       	adiw	r26, 0x01	; 1
     368:	9c 91       	ld	r25, X
     36a:	d2 01       	movw	r26, r4
     36c:	11 96       	adiw	r26, 0x01	; 1
     36e:	8c 91       	ld	r24, X
     370:	98 17       	cp	r25, r24
     372:	09 f4       	brne	.+2      	; 0x376 <_fpadd_parts+0x1a2>
     374:	45 c0       	rjmp	.+138    	; 0x400 <_fpadd_parts+0x22c>
     376:	99 23       	and	r25, r25
     378:	39 f0       	breq	.+14     	; 0x388 <_fpadd_parts+0x1b4>
     37a:	a8 01       	movw	r20, r16
     37c:	97 01       	movw	r18, r14
     37e:	2a 19       	sub	r18, r10
     380:	3b 09       	sbc	r19, r11
     382:	4c 09       	sbc	r20, r12
     384:	5d 09       	sbc	r21, r13
     386:	06 c0       	rjmp	.+12     	; 0x394 <_fpadd_parts+0x1c0>
     388:	a6 01       	movw	r20, r12
     38a:	95 01       	movw	r18, r10
     38c:	2e 19       	sub	r18, r14
     38e:	3f 09       	sbc	r19, r15
     390:	40 0b       	sbc	r20, r16
     392:	51 0b       	sbc	r21, r17
     394:	57 fd       	sbrc	r21, 7
     396:	08 c0       	rjmp	.+16     	; 0x3a8 <_fpadd_parts+0x1d4>
     398:	11 82       	std	Z+1, r1	; 0x01
     39a:	33 82       	std	Z+3, r3	; 0x03
     39c:	22 82       	std	Z+2, r2	; 0x02
     39e:	24 83       	std	Z+4, r18	; 0x04
     3a0:	35 83       	std	Z+5, r19	; 0x05
     3a2:	46 83       	std	Z+6, r20	; 0x06
     3a4:	57 83       	std	Z+7, r21	; 0x07
     3a6:	1d c0       	rjmp	.+58     	; 0x3e2 <_fpadd_parts+0x20e>
     3a8:	81 e0       	ldi	r24, 0x01	; 1
     3aa:	81 83       	std	Z+1, r24	; 0x01
     3ac:	33 82       	std	Z+3, r3	; 0x03
     3ae:	22 82       	std	Z+2, r2	; 0x02
     3b0:	88 27       	eor	r24, r24
     3b2:	99 27       	eor	r25, r25
     3b4:	dc 01       	movw	r26, r24
     3b6:	82 1b       	sub	r24, r18
     3b8:	93 0b       	sbc	r25, r19
     3ba:	a4 0b       	sbc	r26, r20
     3bc:	b5 0b       	sbc	r27, r21
     3be:	84 83       	std	Z+4, r24	; 0x04
     3c0:	95 83       	std	Z+5, r25	; 0x05
     3c2:	a6 83       	std	Z+6, r26	; 0x06
     3c4:	b7 83       	std	Z+7, r27	; 0x07
     3c6:	0d c0       	rjmp	.+26     	; 0x3e2 <_fpadd_parts+0x20e>
     3c8:	22 0f       	add	r18, r18
     3ca:	33 1f       	adc	r19, r19
     3cc:	44 1f       	adc	r20, r20
     3ce:	55 1f       	adc	r21, r21
     3d0:	24 83       	std	Z+4, r18	; 0x04
     3d2:	35 83       	std	Z+5, r19	; 0x05
     3d4:	46 83       	std	Z+6, r20	; 0x06
     3d6:	57 83       	std	Z+7, r21	; 0x07
     3d8:	82 81       	ldd	r24, Z+2	; 0x02
     3da:	93 81       	ldd	r25, Z+3	; 0x03
     3dc:	01 97       	sbiw	r24, 0x01	; 1
     3de:	93 83       	std	Z+3, r25	; 0x03
     3e0:	82 83       	std	Z+2, r24	; 0x02
     3e2:	24 81       	ldd	r18, Z+4	; 0x04
     3e4:	35 81       	ldd	r19, Z+5	; 0x05
     3e6:	46 81       	ldd	r20, Z+6	; 0x06
     3e8:	57 81       	ldd	r21, Z+7	; 0x07
     3ea:	da 01       	movw	r26, r20
     3ec:	c9 01       	movw	r24, r18
     3ee:	01 97       	sbiw	r24, 0x01	; 1
     3f0:	a1 09       	sbc	r26, r1
     3f2:	b1 09       	sbc	r27, r1
     3f4:	8f 5f       	subi	r24, 0xFF	; 255
     3f6:	9f 4f       	sbci	r25, 0xFF	; 255
     3f8:	af 4f       	sbci	r26, 0xFF	; 255
     3fa:	bf 43       	sbci	r27, 0x3F	; 63
     3fc:	28 f3       	brcs	.-54     	; 0x3c8 <_fpadd_parts+0x1f4>
     3fe:	0b c0       	rjmp	.+22     	; 0x416 <_fpadd_parts+0x242>
     400:	91 83       	std	Z+1, r25	; 0x01
     402:	33 82       	std	Z+3, r3	; 0x03
     404:	22 82       	std	Z+2, r2	; 0x02
     406:	ea 0c       	add	r14, r10
     408:	fb 1c       	adc	r15, r11
     40a:	0c 1d       	adc	r16, r12
     40c:	1d 1d       	adc	r17, r13
     40e:	e4 82       	std	Z+4, r14	; 0x04
     410:	f5 82       	std	Z+5, r15	; 0x05
     412:	06 83       	std	Z+6, r16	; 0x06
     414:	17 83       	std	Z+7, r17	; 0x07
     416:	83 e0       	ldi	r24, 0x03	; 3
     418:	80 83       	st	Z, r24
     41a:	24 81       	ldd	r18, Z+4	; 0x04
     41c:	35 81       	ldd	r19, Z+5	; 0x05
     41e:	46 81       	ldd	r20, Z+6	; 0x06
     420:	57 81       	ldd	r21, Z+7	; 0x07
     422:	57 ff       	sbrs	r21, 7
     424:	1a c0       	rjmp	.+52     	; 0x45a <_fpadd_parts+0x286>
     426:	c9 01       	movw	r24, r18
     428:	aa 27       	eor	r26, r26
     42a:	97 fd       	sbrc	r25, 7
     42c:	a0 95       	com	r26
     42e:	ba 2f       	mov	r27, r26
     430:	81 70       	andi	r24, 0x01	; 1
     432:	90 70       	andi	r25, 0x00	; 0
     434:	a0 70       	andi	r26, 0x00	; 0
     436:	b0 70       	andi	r27, 0x00	; 0
     438:	56 95       	lsr	r21
     43a:	47 95       	ror	r20
     43c:	37 95       	ror	r19
     43e:	27 95       	ror	r18
     440:	82 2b       	or	r24, r18
     442:	93 2b       	or	r25, r19
     444:	a4 2b       	or	r26, r20
     446:	b5 2b       	or	r27, r21
     448:	84 83       	std	Z+4, r24	; 0x04
     44a:	95 83       	std	Z+5, r25	; 0x05
     44c:	a6 83       	std	Z+6, r26	; 0x06
     44e:	b7 83       	std	Z+7, r27	; 0x07
     450:	82 81       	ldd	r24, Z+2	; 0x02
     452:	93 81       	ldd	r25, Z+3	; 0x03
     454:	01 96       	adiw	r24, 0x01	; 1
     456:	93 83       	std	Z+3, r25	; 0x03
     458:	82 83       	std	Z+2, r24	; 0x02
     45a:	df 01       	movw	r26, r30
     45c:	01 c0       	rjmp	.+2      	; 0x460 <_fpadd_parts+0x28c>
     45e:	d2 01       	movw	r26, r4
     460:	cd 01       	movw	r24, r26
     462:	cd b7       	in	r28, 0x3d	; 61
     464:	de b7       	in	r29, 0x3e	; 62
     466:	e2 e1       	ldi	r30, 0x12	; 18
     468:	0c 94 6f 12 	jmp	0x24de	; 0x24de <__epilogue_restores__>

0000046c <__subsf3>:
     46c:	a0 e2       	ldi	r26, 0x20	; 32
     46e:	b0 e0       	ldi	r27, 0x00	; 0
     470:	ec e3       	ldi	r30, 0x3C	; 60
     472:	f2 e0       	ldi	r31, 0x02	; 2
     474:	0c 94 5f 12 	jmp	0x24be	; 0x24be <__prologue_saves__+0x18>
     478:	69 83       	std	Y+1, r22	; 0x01
     47a:	7a 83       	std	Y+2, r23	; 0x02
     47c:	8b 83       	std	Y+3, r24	; 0x03
     47e:	9c 83       	std	Y+4, r25	; 0x04
     480:	2d 83       	std	Y+5, r18	; 0x05
     482:	3e 83       	std	Y+6, r19	; 0x06
     484:	4f 83       	std	Y+7, r20	; 0x07
     486:	58 87       	std	Y+8, r21	; 0x08
     488:	e9 e0       	ldi	r30, 0x09	; 9
     48a:	ee 2e       	mov	r14, r30
     48c:	f1 2c       	mov	r15, r1
     48e:	ec 0e       	add	r14, r28
     490:	fd 1e       	adc	r15, r29
     492:	ce 01       	movw	r24, r28
     494:	01 96       	adiw	r24, 0x01	; 1
     496:	b7 01       	movw	r22, r14
     498:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     49c:	8e 01       	movw	r16, r28
     49e:	0f 5e       	subi	r16, 0xEF	; 239
     4a0:	1f 4f       	sbci	r17, 0xFF	; 255
     4a2:	ce 01       	movw	r24, r28
     4a4:	05 96       	adiw	r24, 0x05	; 5
     4a6:	b8 01       	movw	r22, r16
     4a8:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     4ac:	8a 89       	ldd	r24, Y+18	; 0x12
     4ae:	91 e0       	ldi	r25, 0x01	; 1
     4b0:	89 27       	eor	r24, r25
     4b2:	8a 8b       	std	Y+18, r24	; 0x12
     4b4:	c7 01       	movw	r24, r14
     4b6:	b8 01       	movw	r22, r16
     4b8:	ae 01       	movw	r20, r28
     4ba:	47 5e       	subi	r20, 0xE7	; 231
     4bc:	5f 4f       	sbci	r21, 0xFF	; 255
     4be:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <_fpadd_parts>
     4c2:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__pack_f>
     4c6:	a0 96       	adiw	r28, 0x20	; 32
     4c8:	e6 e0       	ldi	r30, 0x06	; 6
     4ca:	0c 94 7b 12 	jmp	0x24f6	; 0x24f6 <__epilogue_restores__+0x18>

000004ce <__addsf3>:
     4ce:	a0 e2       	ldi	r26, 0x20	; 32
     4d0:	b0 e0       	ldi	r27, 0x00	; 0
     4d2:	ed e6       	ldi	r30, 0x6D	; 109
     4d4:	f2 e0       	ldi	r31, 0x02	; 2
     4d6:	0c 94 5f 12 	jmp	0x24be	; 0x24be <__prologue_saves__+0x18>
     4da:	69 83       	std	Y+1, r22	; 0x01
     4dc:	7a 83       	std	Y+2, r23	; 0x02
     4de:	8b 83       	std	Y+3, r24	; 0x03
     4e0:	9c 83       	std	Y+4, r25	; 0x04
     4e2:	2d 83       	std	Y+5, r18	; 0x05
     4e4:	3e 83       	std	Y+6, r19	; 0x06
     4e6:	4f 83       	std	Y+7, r20	; 0x07
     4e8:	58 87       	std	Y+8, r21	; 0x08
     4ea:	f9 e0       	ldi	r31, 0x09	; 9
     4ec:	ef 2e       	mov	r14, r31
     4ee:	f1 2c       	mov	r15, r1
     4f0:	ec 0e       	add	r14, r28
     4f2:	fd 1e       	adc	r15, r29
     4f4:	ce 01       	movw	r24, r28
     4f6:	01 96       	adiw	r24, 0x01	; 1
     4f8:	b7 01       	movw	r22, r14
     4fa:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     4fe:	8e 01       	movw	r16, r28
     500:	0f 5e       	subi	r16, 0xEF	; 239
     502:	1f 4f       	sbci	r17, 0xFF	; 255
     504:	ce 01       	movw	r24, r28
     506:	05 96       	adiw	r24, 0x05	; 5
     508:	b8 01       	movw	r22, r16
     50a:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     50e:	c7 01       	movw	r24, r14
     510:	b8 01       	movw	r22, r16
     512:	ae 01       	movw	r20, r28
     514:	47 5e       	subi	r20, 0xE7	; 231
     516:	5f 4f       	sbci	r21, 0xFF	; 255
     518:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <_fpadd_parts>
     51c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__pack_f>
     520:	a0 96       	adiw	r28, 0x20	; 32
     522:	e6 e0       	ldi	r30, 0x06	; 6
     524:	0c 94 7b 12 	jmp	0x24f6	; 0x24f6 <__epilogue_restores__+0x18>

00000528 <__mulsf3>:
     528:	a0 e2       	ldi	r26, 0x20	; 32
     52a:	b0 e0       	ldi	r27, 0x00	; 0
     52c:	ea e9       	ldi	r30, 0x9A	; 154
     52e:	f2 e0       	ldi	r31, 0x02	; 2
     530:	0c 94 53 12 	jmp	0x24a6	; 0x24a6 <__prologue_saves__>
     534:	69 83       	std	Y+1, r22	; 0x01
     536:	7a 83       	std	Y+2, r23	; 0x02
     538:	8b 83       	std	Y+3, r24	; 0x03
     53a:	9c 83       	std	Y+4, r25	; 0x04
     53c:	2d 83       	std	Y+5, r18	; 0x05
     53e:	3e 83       	std	Y+6, r19	; 0x06
     540:	4f 83       	std	Y+7, r20	; 0x07
     542:	58 87       	std	Y+8, r21	; 0x08
     544:	ce 01       	movw	r24, r28
     546:	01 96       	adiw	r24, 0x01	; 1
     548:	be 01       	movw	r22, r28
     54a:	67 5f       	subi	r22, 0xF7	; 247
     54c:	7f 4f       	sbci	r23, 0xFF	; 255
     54e:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     552:	ce 01       	movw	r24, r28
     554:	05 96       	adiw	r24, 0x05	; 5
     556:	be 01       	movw	r22, r28
     558:	6f 5e       	subi	r22, 0xEF	; 239
     55a:	7f 4f       	sbci	r23, 0xFF	; 255
     55c:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     560:	99 85       	ldd	r25, Y+9	; 0x09
     562:	92 30       	cpi	r25, 0x02	; 2
     564:	88 f0       	brcs	.+34     	; 0x588 <__mulsf3+0x60>
     566:	89 89       	ldd	r24, Y+17	; 0x11
     568:	82 30       	cpi	r24, 0x02	; 2
     56a:	c8 f0       	brcs	.+50     	; 0x59e <__mulsf3+0x76>
     56c:	94 30       	cpi	r25, 0x04	; 4
     56e:	19 f4       	brne	.+6      	; 0x576 <__mulsf3+0x4e>
     570:	82 30       	cpi	r24, 0x02	; 2
     572:	51 f4       	brne	.+20     	; 0x588 <__mulsf3+0x60>
     574:	04 c0       	rjmp	.+8      	; 0x57e <__mulsf3+0x56>
     576:	84 30       	cpi	r24, 0x04	; 4
     578:	29 f4       	brne	.+10     	; 0x584 <__mulsf3+0x5c>
     57a:	92 30       	cpi	r25, 0x02	; 2
     57c:	81 f4       	brne	.+32     	; 0x59e <__mulsf3+0x76>
     57e:	80 e8       	ldi	r24, 0x80	; 128
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	c6 c0       	rjmp	.+396    	; 0x710 <__mulsf3+0x1e8>
     584:	92 30       	cpi	r25, 0x02	; 2
     586:	49 f4       	brne	.+18     	; 0x59a <__mulsf3+0x72>
     588:	20 e0       	ldi	r18, 0x00	; 0
     58a:	9a 85       	ldd	r25, Y+10	; 0x0a
     58c:	8a 89       	ldd	r24, Y+18	; 0x12
     58e:	98 13       	cpse	r25, r24
     590:	21 e0       	ldi	r18, 0x01	; 1
     592:	2a 87       	std	Y+10, r18	; 0x0a
     594:	ce 01       	movw	r24, r28
     596:	09 96       	adiw	r24, 0x09	; 9
     598:	bb c0       	rjmp	.+374    	; 0x710 <__mulsf3+0x1e8>
     59a:	82 30       	cpi	r24, 0x02	; 2
     59c:	49 f4       	brne	.+18     	; 0x5b0 <__mulsf3+0x88>
     59e:	20 e0       	ldi	r18, 0x00	; 0
     5a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     5a2:	8a 89       	ldd	r24, Y+18	; 0x12
     5a4:	98 13       	cpse	r25, r24
     5a6:	21 e0       	ldi	r18, 0x01	; 1
     5a8:	2a 8b       	std	Y+18, r18	; 0x12
     5aa:	ce 01       	movw	r24, r28
     5ac:	41 96       	adiw	r24, 0x11	; 17
     5ae:	b0 c0       	rjmp	.+352    	; 0x710 <__mulsf3+0x1e8>
     5b0:	2d 84       	ldd	r2, Y+13	; 0x0d
     5b2:	3e 84       	ldd	r3, Y+14	; 0x0e
     5b4:	4f 84       	ldd	r4, Y+15	; 0x0f
     5b6:	58 88       	ldd	r5, Y+16	; 0x10
     5b8:	6d 88       	ldd	r6, Y+21	; 0x15
     5ba:	7e 88       	ldd	r7, Y+22	; 0x16
     5bc:	8f 88       	ldd	r8, Y+23	; 0x17
     5be:	98 8c       	ldd	r9, Y+24	; 0x18
     5c0:	ee 24       	eor	r14, r14
     5c2:	ff 24       	eor	r15, r15
     5c4:	87 01       	movw	r16, r14
     5c6:	aa 24       	eor	r10, r10
     5c8:	bb 24       	eor	r11, r11
     5ca:	65 01       	movw	r12, r10
     5cc:	40 e0       	ldi	r20, 0x00	; 0
     5ce:	50 e0       	ldi	r21, 0x00	; 0
     5d0:	60 e0       	ldi	r22, 0x00	; 0
     5d2:	70 e0       	ldi	r23, 0x00	; 0
     5d4:	e0 e0       	ldi	r30, 0x00	; 0
     5d6:	f0 e0       	ldi	r31, 0x00	; 0
     5d8:	c1 01       	movw	r24, r2
     5da:	81 70       	andi	r24, 0x01	; 1
     5dc:	90 70       	andi	r25, 0x00	; 0
     5de:	89 2b       	or	r24, r25
     5e0:	e9 f0       	breq	.+58     	; 0x61c <__mulsf3+0xf4>
     5e2:	e6 0c       	add	r14, r6
     5e4:	f7 1c       	adc	r15, r7
     5e6:	08 1d       	adc	r16, r8
     5e8:	19 1d       	adc	r17, r9
     5ea:	9a 01       	movw	r18, r20
     5ec:	ab 01       	movw	r20, r22
     5ee:	2a 0d       	add	r18, r10
     5f0:	3b 1d       	adc	r19, r11
     5f2:	4c 1d       	adc	r20, r12
     5f4:	5d 1d       	adc	r21, r13
     5f6:	80 e0       	ldi	r24, 0x00	; 0
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	a0 e0       	ldi	r26, 0x00	; 0
     5fc:	b0 e0       	ldi	r27, 0x00	; 0
     5fe:	e6 14       	cp	r14, r6
     600:	f7 04       	cpc	r15, r7
     602:	08 05       	cpc	r16, r8
     604:	19 05       	cpc	r17, r9
     606:	20 f4       	brcc	.+8      	; 0x610 <__mulsf3+0xe8>
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	a0 e0       	ldi	r26, 0x00	; 0
     60e:	b0 e0       	ldi	r27, 0x00	; 0
     610:	ba 01       	movw	r22, r20
     612:	a9 01       	movw	r20, r18
     614:	48 0f       	add	r20, r24
     616:	59 1f       	adc	r21, r25
     618:	6a 1f       	adc	r22, r26
     61a:	7b 1f       	adc	r23, r27
     61c:	aa 0c       	add	r10, r10
     61e:	bb 1c       	adc	r11, r11
     620:	cc 1c       	adc	r12, r12
     622:	dd 1c       	adc	r13, r13
     624:	97 fe       	sbrs	r9, 7
     626:	08 c0       	rjmp	.+16     	; 0x638 <__mulsf3+0x110>
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	a0 e0       	ldi	r26, 0x00	; 0
     62e:	b0 e0       	ldi	r27, 0x00	; 0
     630:	a8 2a       	or	r10, r24
     632:	b9 2a       	or	r11, r25
     634:	ca 2a       	or	r12, r26
     636:	db 2a       	or	r13, r27
     638:	31 96       	adiw	r30, 0x01	; 1
     63a:	e0 32       	cpi	r30, 0x20	; 32
     63c:	f1 05       	cpc	r31, r1
     63e:	49 f0       	breq	.+18     	; 0x652 <__mulsf3+0x12a>
     640:	66 0c       	add	r6, r6
     642:	77 1c       	adc	r7, r7
     644:	88 1c       	adc	r8, r8
     646:	99 1c       	adc	r9, r9
     648:	56 94       	lsr	r5
     64a:	47 94       	ror	r4
     64c:	37 94       	ror	r3
     64e:	27 94       	ror	r2
     650:	c3 cf       	rjmp	.-122    	; 0x5d8 <__mulsf3+0xb0>
     652:	fa 85       	ldd	r31, Y+10	; 0x0a
     654:	ea 89       	ldd	r30, Y+18	; 0x12
     656:	2b 89       	ldd	r18, Y+19	; 0x13
     658:	3c 89       	ldd	r19, Y+20	; 0x14
     65a:	8b 85       	ldd	r24, Y+11	; 0x0b
     65c:	9c 85       	ldd	r25, Y+12	; 0x0c
     65e:	28 0f       	add	r18, r24
     660:	39 1f       	adc	r19, r25
     662:	2e 5f       	subi	r18, 0xFE	; 254
     664:	3f 4f       	sbci	r19, 0xFF	; 255
     666:	17 c0       	rjmp	.+46     	; 0x696 <__mulsf3+0x16e>
     668:	ca 01       	movw	r24, r20
     66a:	81 70       	andi	r24, 0x01	; 1
     66c:	90 70       	andi	r25, 0x00	; 0
     66e:	89 2b       	or	r24, r25
     670:	61 f0       	breq	.+24     	; 0x68a <__mulsf3+0x162>
     672:	16 95       	lsr	r17
     674:	07 95       	ror	r16
     676:	f7 94       	ror	r15
     678:	e7 94       	ror	r14
     67a:	80 e0       	ldi	r24, 0x00	; 0
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	a0 e0       	ldi	r26, 0x00	; 0
     680:	b0 e8       	ldi	r27, 0x80	; 128
     682:	e8 2a       	or	r14, r24
     684:	f9 2a       	or	r15, r25
     686:	0a 2b       	or	r16, r26
     688:	1b 2b       	or	r17, r27
     68a:	76 95       	lsr	r23
     68c:	67 95       	ror	r22
     68e:	57 95       	ror	r21
     690:	47 95       	ror	r20
     692:	2f 5f       	subi	r18, 0xFF	; 255
     694:	3f 4f       	sbci	r19, 0xFF	; 255
     696:	77 fd       	sbrc	r23, 7
     698:	e7 cf       	rjmp	.-50     	; 0x668 <__mulsf3+0x140>
     69a:	0c c0       	rjmp	.+24     	; 0x6b4 <__mulsf3+0x18c>
     69c:	44 0f       	add	r20, r20
     69e:	55 1f       	adc	r21, r21
     6a0:	66 1f       	adc	r22, r22
     6a2:	77 1f       	adc	r23, r23
     6a4:	17 fd       	sbrc	r17, 7
     6a6:	41 60       	ori	r20, 0x01	; 1
     6a8:	ee 0c       	add	r14, r14
     6aa:	ff 1c       	adc	r15, r15
     6ac:	00 1f       	adc	r16, r16
     6ae:	11 1f       	adc	r17, r17
     6b0:	21 50       	subi	r18, 0x01	; 1
     6b2:	30 40       	sbci	r19, 0x00	; 0
     6b4:	40 30       	cpi	r20, 0x00	; 0
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	59 07       	cpc	r21, r25
     6ba:	90 e0       	ldi	r25, 0x00	; 0
     6bc:	69 07       	cpc	r22, r25
     6be:	90 e4       	ldi	r25, 0x40	; 64
     6c0:	79 07       	cpc	r23, r25
     6c2:	60 f3       	brcs	.-40     	; 0x69c <__mulsf3+0x174>
     6c4:	2b 8f       	std	Y+27, r18	; 0x1b
     6c6:	3c 8f       	std	Y+28, r19	; 0x1c
     6c8:	db 01       	movw	r26, r22
     6ca:	ca 01       	movw	r24, r20
     6cc:	8f 77       	andi	r24, 0x7F	; 127
     6ce:	90 70       	andi	r25, 0x00	; 0
     6d0:	a0 70       	andi	r26, 0x00	; 0
     6d2:	b0 70       	andi	r27, 0x00	; 0
     6d4:	80 34       	cpi	r24, 0x40	; 64
     6d6:	91 05       	cpc	r25, r1
     6d8:	a1 05       	cpc	r26, r1
     6da:	b1 05       	cpc	r27, r1
     6dc:	61 f4       	brne	.+24     	; 0x6f6 <__mulsf3+0x1ce>
     6de:	47 fd       	sbrc	r20, 7
     6e0:	0a c0       	rjmp	.+20     	; 0x6f6 <__mulsf3+0x1ce>
     6e2:	e1 14       	cp	r14, r1
     6e4:	f1 04       	cpc	r15, r1
     6e6:	01 05       	cpc	r16, r1
     6e8:	11 05       	cpc	r17, r1
     6ea:	29 f0       	breq	.+10     	; 0x6f6 <__mulsf3+0x1ce>
     6ec:	40 5c       	subi	r20, 0xC0	; 192
     6ee:	5f 4f       	sbci	r21, 0xFF	; 255
     6f0:	6f 4f       	sbci	r22, 0xFF	; 255
     6f2:	7f 4f       	sbci	r23, 0xFF	; 255
     6f4:	40 78       	andi	r20, 0x80	; 128
     6f6:	1a 8e       	std	Y+26, r1	; 0x1a
     6f8:	fe 17       	cp	r31, r30
     6fa:	11 f0       	breq	.+4      	; 0x700 <__mulsf3+0x1d8>
     6fc:	81 e0       	ldi	r24, 0x01	; 1
     6fe:	8a 8f       	std	Y+26, r24	; 0x1a
     700:	4d 8f       	std	Y+29, r20	; 0x1d
     702:	5e 8f       	std	Y+30, r21	; 0x1e
     704:	6f 8f       	std	Y+31, r22	; 0x1f
     706:	78 a3       	std	Y+32, r23	; 0x20
     708:	83 e0       	ldi	r24, 0x03	; 3
     70a:	89 8f       	std	Y+25, r24	; 0x19
     70c:	ce 01       	movw	r24, r28
     70e:	49 96       	adiw	r24, 0x19	; 25
     710:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__pack_f>
     714:	a0 96       	adiw	r28, 0x20	; 32
     716:	e2 e1       	ldi	r30, 0x12	; 18
     718:	0c 94 6f 12 	jmp	0x24de	; 0x24de <__epilogue_restores__>

0000071c <__divsf3>:
     71c:	a8 e1       	ldi	r26, 0x18	; 24
     71e:	b0 e0       	ldi	r27, 0x00	; 0
     720:	e4 e9       	ldi	r30, 0x94	; 148
     722:	f3 e0       	ldi	r31, 0x03	; 3
     724:	0c 94 5b 12 	jmp	0x24b6	; 0x24b6 <__prologue_saves__+0x10>
     728:	69 83       	std	Y+1, r22	; 0x01
     72a:	7a 83       	std	Y+2, r23	; 0x02
     72c:	8b 83       	std	Y+3, r24	; 0x03
     72e:	9c 83       	std	Y+4, r25	; 0x04
     730:	2d 83       	std	Y+5, r18	; 0x05
     732:	3e 83       	std	Y+6, r19	; 0x06
     734:	4f 83       	std	Y+7, r20	; 0x07
     736:	58 87       	std	Y+8, r21	; 0x08
     738:	b9 e0       	ldi	r27, 0x09	; 9
     73a:	eb 2e       	mov	r14, r27
     73c:	f1 2c       	mov	r15, r1
     73e:	ec 0e       	add	r14, r28
     740:	fd 1e       	adc	r15, r29
     742:	ce 01       	movw	r24, r28
     744:	01 96       	adiw	r24, 0x01	; 1
     746:	b7 01       	movw	r22, r14
     748:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     74c:	8e 01       	movw	r16, r28
     74e:	0f 5e       	subi	r16, 0xEF	; 239
     750:	1f 4f       	sbci	r17, 0xFF	; 255
     752:	ce 01       	movw	r24, r28
     754:	05 96       	adiw	r24, 0x05	; 5
     756:	b8 01       	movw	r22, r16
     758:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     75c:	29 85       	ldd	r18, Y+9	; 0x09
     75e:	22 30       	cpi	r18, 0x02	; 2
     760:	08 f4       	brcc	.+2      	; 0x764 <__divsf3+0x48>
     762:	7e c0       	rjmp	.+252    	; 0x860 <__stack+0x1>
     764:	39 89       	ldd	r19, Y+17	; 0x11
     766:	32 30       	cpi	r19, 0x02	; 2
     768:	10 f4       	brcc	.+4      	; 0x76e <__divsf3+0x52>
     76a:	b8 01       	movw	r22, r16
     76c:	7c c0       	rjmp	.+248    	; 0x866 <__stack+0x7>
     76e:	8a 85       	ldd	r24, Y+10	; 0x0a
     770:	9a 89       	ldd	r25, Y+18	; 0x12
     772:	89 27       	eor	r24, r25
     774:	8a 87       	std	Y+10, r24	; 0x0a
     776:	24 30       	cpi	r18, 0x04	; 4
     778:	11 f0       	breq	.+4      	; 0x77e <__divsf3+0x62>
     77a:	22 30       	cpi	r18, 0x02	; 2
     77c:	31 f4       	brne	.+12     	; 0x78a <__divsf3+0x6e>
     77e:	23 17       	cp	r18, r19
     780:	09 f0       	breq	.+2      	; 0x784 <__divsf3+0x68>
     782:	6e c0       	rjmp	.+220    	; 0x860 <__stack+0x1>
     784:	60 e8       	ldi	r22, 0x80	; 128
     786:	70 e0       	ldi	r23, 0x00	; 0
     788:	6e c0       	rjmp	.+220    	; 0x866 <__stack+0x7>
     78a:	34 30       	cpi	r19, 0x04	; 4
     78c:	39 f4       	brne	.+14     	; 0x79c <__divsf3+0x80>
     78e:	1d 86       	std	Y+13, r1	; 0x0d
     790:	1e 86       	std	Y+14, r1	; 0x0e
     792:	1f 86       	std	Y+15, r1	; 0x0f
     794:	18 8a       	std	Y+16, r1	; 0x10
     796:	1c 86       	std	Y+12, r1	; 0x0c
     798:	1b 86       	std	Y+11, r1	; 0x0b
     79a:	04 c0       	rjmp	.+8      	; 0x7a4 <__divsf3+0x88>
     79c:	32 30       	cpi	r19, 0x02	; 2
     79e:	21 f4       	brne	.+8      	; 0x7a8 <__divsf3+0x8c>
     7a0:	84 e0       	ldi	r24, 0x04	; 4
     7a2:	89 87       	std	Y+9, r24	; 0x09
     7a4:	b7 01       	movw	r22, r14
     7a6:	5f c0       	rjmp	.+190    	; 0x866 <__stack+0x7>
     7a8:	2b 85       	ldd	r18, Y+11	; 0x0b
     7aa:	3c 85       	ldd	r19, Y+12	; 0x0c
     7ac:	8b 89       	ldd	r24, Y+19	; 0x13
     7ae:	9c 89       	ldd	r25, Y+20	; 0x14
     7b0:	28 1b       	sub	r18, r24
     7b2:	39 0b       	sbc	r19, r25
     7b4:	3c 87       	std	Y+12, r19	; 0x0c
     7b6:	2b 87       	std	Y+11, r18	; 0x0b
     7b8:	ed 84       	ldd	r14, Y+13	; 0x0d
     7ba:	fe 84       	ldd	r15, Y+14	; 0x0e
     7bc:	0f 85       	ldd	r16, Y+15	; 0x0f
     7be:	18 89       	ldd	r17, Y+16	; 0x10
     7c0:	ad 88       	ldd	r10, Y+21	; 0x15
     7c2:	be 88       	ldd	r11, Y+22	; 0x16
     7c4:	cf 88       	ldd	r12, Y+23	; 0x17
     7c6:	d8 8c       	ldd	r13, Y+24	; 0x18
     7c8:	ea 14       	cp	r14, r10
     7ca:	fb 04       	cpc	r15, r11
     7cc:	0c 05       	cpc	r16, r12
     7ce:	1d 05       	cpc	r17, r13
     7d0:	40 f4       	brcc	.+16     	; 0x7e2 <__divsf3+0xc6>
     7d2:	ee 0c       	add	r14, r14
     7d4:	ff 1c       	adc	r15, r15
     7d6:	00 1f       	adc	r16, r16
     7d8:	11 1f       	adc	r17, r17
     7da:	21 50       	subi	r18, 0x01	; 1
     7dc:	30 40       	sbci	r19, 0x00	; 0
     7de:	3c 87       	std	Y+12, r19	; 0x0c
     7e0:	2b 87       	std	Y+11, r18	; 0x0b
     7e2:	20 e0       	ldi	r18, 0x00	; 0
     7e4:	30 e0       	ldi	r19, 0x00	; 0
     7e6:	40 e0       	ldi	r20, 0x00	; 0
     7e8:	50 e0       	ldi	r21, 0x00	; 0
     7ea:	80 e0       	ldi	r24, 0x00	; 0
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	a0 e0       	ldi	r26, 0x00	; 0
     7f0:	b0 e4       	ldi	r27, 0x40	; 64
     7f2:	60 e0       	ldi	r22, 0x00	; 0
     7f4:	70 e0       	ldi	r23, 0x00	; 0
     7f6:	ea 14       	cp	r14, r10
     7f8:	fb 04       	cpc	r15, r11
     7fa:	0c 05       	cpc	r16, r12
     7fc:	1d 05       	cpc	r17, r13
     7fe:	40 f0       	brcs	.+16     	; 0x810 <__divsf3+0xf4>
     800:	28 2b       	or	r18, r24
     802:	39 2b       	or	r19, r25
     804:	4a 2b       	or	r20, r26
     806:	5b 2b       	or	r21, r27
     808:	ea 18       	sub	r14, r10
     80a:	fb 08       	sbc	r15, r11
     80c:	0c 09       	sbc	r16, r12
     80e:	1d 09       	sbc	r17, r13
     810:	b6 95       	lsr	r27
     812:	a7 95       	ror	r26
     814:	97 95       	ror	r25
     816:	87 95       	ror	r24
     818:	ee 0c       	add	r14, r14
     81a:	ff 1c       	adc	r15, r15
     81c:	00 1f       	adc	r16, r16
     81e:	11 1f       	adc	r17, r17
     820:	6f 5f       	subi	r22, 0xFF	; 255
     822:	7f 4f       	sbci	r23, 0xFF	; 255
     824:	6f 31       	cpi	r22, 0x1F	; 31
     826:	71 05       	cpc	r23, r1
     828:	31 f7       	brne	.-52     	; 0x7f6 <__divsf3+0xda>
     82a:	da 01       	movw	r26, r20
     82c:	c9 01       	movw	r24, r18
     82e:	8f 77       	andi	r24, 0x7F	; 127
     830:	90 70       	andi	r25, 0x00	; 0
     832:	a0 70       	andi	r26, 0x00	; 0
     834:	b0 70       	andi	r27, 0x00	; 0
     836:	80 34       	cpi	r24, 0x40	; 64
     838:	91 05       	cpc	r25, r1
     83a:	a1 05       	cpc	r26, r1
     83c:	b1 05       	cpc	r27, r1
     83e:	61 f4       	brne	.+24     	; 0x858 <__divsf3+0x13c>
     840:	27 fd       	sbrc	r18, 7
     842:	0a c0       	rjmp	.+20     	; 0x858 <__divsf3+0x13c>
     844:	e1 14       	cp	r14, r1
     846:	f1 04       	cpc	r15, r1
     848:	01 05       	cpc	r16, r1
     84a:	11 05       	cpc	r17, r1
     84c:	29 f0       	breq	.+10     	; 0x858 <__divsf3+0x13c>
     84e:	20 5c       	subi	r18, 0xC0	; 192
     850:	3f 4f       	sbci	r19, 0xFF	; 255
     852:	4f 4f       	sbci	r20, 0xFF	; 255
     854:	5f 4f       	sbci	r21, 0xFF	; 255
     856:	20 78       	andi	r18, 0x80	; 128
     858:	2d 87       	std	Y+13, r18	; 0x0d
     85a:	3e 87       	std	Y+14, r19	; 0x0e
     85c:	4f 87       	std	Y+15, r20	; 0x0f
     85e:	58 8b       	std	Y+16, r21	; 0x10
     860:	be 01       	movw	r22, r28
     862:	67 5f       	subi	r22, 0xF7	; 247
     864:	7f 4f       	sbci	r23, 0xFF	; 255
     866:	cb 01       	movw	r24, r22
     868:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__pack_f>
     86c:	68 96       	adiw	r28, 0x18	; 24
     86e:	ea e0       	ldi	r30, 0x0A	; 10
     870:	0c 94 77 12 	jmp	0x24ee	; 0x24ee <__epilogue_restores__+0x10>

00000874 <__gtsf2>:
     874:	a8 e1       	ldi	r26, 0x18	; 24
     876:	b0 e0       	ldi	r27, 0x00	; 0
     878:	e0 e4       	ldi	r30, 0x40	; 64
     87a:	f4 e0       	ldi	r31, 0x04	; 4
     87c:	0c 94 5f 12 	jmp	0x24be	; 0x24be <__prologue_saves__+0x18>
     880:	69 83       	std	Y+1, r22	; 0x01
     882:	7a 83       	std	Y+2, r23	; 0x02
     884:	8b 83       	std	Y+3, r24	; 0x03
     886:	9c 83       	std	Y+4, r25	; 0x04
     888:	2d 83       	std	Y+5, r18	; 0x05
     88a:	3e 83       	std	Y+6, r19	; 0x06
     88c:	4f 83       	std	Y+7, r20	; 0x07
     88e:	58 87       	std	Y+8, r21	; 0x08
     890:	89 e0       	ldi	r24, 0x09	; 9
     892:	e8 2e       	mov	r14, r24
     894:	f1 2c       	mov	r15, r1
     896:	ec 0e       	add	r14, r28
     898:	fd 1e       	adc	r15, r29
     89a:	ce 01       	movw	r24, r28
     89c:	01 96       	adiw	r24, 0x01	; 1
     89e:	b7 01       	movw	r22, r14
     8a0:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     8a4:	8e 01       	movw	r16, r28
     8a6:	0f 5e       	subi	r16, 0xEF	; 239
     8a8:	1f 4f       	sbci	r17, 0xFF	; 255
     8aa:	ce 01       	movw	r24, r28
     8ac:	05 96       	adiw	r24, 0x05	; 5
     8ae:	b8 01       	movw	r22, r16
     8b0:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     8b4:	89 85       	ldd	r24, Y+9	; 0x09
     8b6:	82 30       	cpi	r24, 0x02	; 2
     8b8:	40 f0       	brcs	.+16     	; 0x8ca <__gtsf2+0x56>
     8ba:	89 89       	ldd	r24, Y+17	; 0x11
     8bc:	82 30       	cpi	r24, 0x02	; 2
     8be:	28 f0       	brcs	.+10     	; 0x8ca <__gtsf2+0x56>
     8c0:	c7 01       	movw	r24, r14
     8c2:	b8 01       	movw	r22, r16
     8c4:	0e 94 33 07 	call	0xe66	; 0xe66 <__fpcmp_parts_f>
     8c8:	01 c0       	rjmp	.+2      	; 0x8cc <__gtsf2+0x58>
     8ca:	8f ef       	ldi	r24, 0xFF	; 255
     8cc:	68 96       	adiw	r28, 0x18	; 24
     8ce:	e6 e0       	ldi	r30, 0x06	; 6
     8d0:	0c 94 7b 12 	jmp	0x24f6	; 0x24f6 <__epilogue_restores__+0x18>

000008d4 <__gesf2>:
     8d4:	a8 e1       	ldi	r26, 0x18	; 24
     8d6:	b0 e0       	ldi	r27, 0x00	; 0
     8d8:	e0 e7       	ldi	r30, 0x70	; 112
     8da:	f4 e0       	ldi	r31, 0x04	; 4
     8dc:	0c 94 5f 12 	jmp	0x24be	; 0x24be <__prologue_saves__+0x18>
     8e0:	69 83       	std	Y+1, r22	; 0x01
     8e2:	7a 83       	std	Y+2, r23	; 0x02
     8e4:	8b 83       	std	Y+3, r24	; 0x03
     8e6:	9c 83       	std	Y+4, r25	; 0x04
     8e8:	2d 83       	std	Y+5, r18	; 0x05
     8ea:	3e 83       	std	Y+6, r19	; 0x06
     8ec:	4f 83       	std	Y+7, r20	; 0x07
     8ee:	58 87       	std	Y+8, r21	; 0x08
     8f0:	89 e0       	ldi	r24, 0x09	; 9
     8f2:	e8 2e       	mov	r14, r24
     8f4:	f1 2c       	mov	r15, r1
     8f6:	ec 0e       	add	r14, r28
     8f8:	fd 1e       	adc	r15, r29
     8fa:	ce 01       	movw	r24, r28
     8fc:	01 96       	adiw	r24, 0x01	; 1
     8fe:	b7 01       	movw	r22, r14
     900:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     904:	8e 01       	movw	r16, r28
     906:	0f 5e       	subi	r16, 0xEF	; 239
     908:	1f 4f       	sbci	r17, 0xFF	; 255
     90a:	ce 01       	movw	r24, r28
     90c:	05 96       	adiw	r24, 0x05	; 5
     90e:	b8 01       	movw	r22, r16
     910:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     914:	89 85       	ldd	r24, Y+9	; 0x09
     916:	82 30       	cpi	r24, 0x02	; 2
     918:	40 f0       	brcs	.+16     	; 0x92a <__gesf2+0x56>
     91a:	89 89       	ldd	r24, Y+17	; 0x11
     91c:	82 30       	cpi	r24, 0x02	; 2
     91e:	28 f0       	brcs	.+10     	; 0x92a <__gesf2+0x56>
     920:	c7 01       	movw	r24, r14
     922:	b8 01       	movw	r22, r16
     924:	0e 94 33 07 	call	0xe66	; 0xe66 <__fpcmp_parts_f>
     928:	01 c0       	rjmp	.+2      	; 0x92c <__gesf2+0x58>
     92a:	8f ef       	ldi	r24, 0xFF	; 255
     92c:	68 96       	adiw	r28, 0x18	; 24
     92e:	e6 e0       	ldi	r30, 0x06	; 6
     930:	0c 94 7b 12 	jmp	0x24f6	; 0x24f6 <__epilogue_restores__+0x18>

00000934 <__ltsf2>:
     934:	a8 e1       	ldi	r26, 0x18	; 24
     936:	b0 e0       	ldi	r27, 0x00	; 0
     938:	e0 ea       	ldi	r30, 0xA0	; 160
     93a:	f4 e0       	ldi	r31, 0x04	; 4
     93c:	0c 94 5f 12 	jmp	0x24be	; 0x24be <__prologue_saves__+0x18>
     940:	69 83       	std	Y+1, r22	; 0x01
     942:	7a 83       	std	Y+2, r23	; 0x02
     944:	8b 83       	std	Y+3, r24	; 0x03
     946:	9c 83       	std	Y+4, r25	; 0x04
     948:	2d 83       	std	Y+5, r18	; 0x05
     94a:	3e 83       	std	Y+6, r19	; 0x06
     94c:	4f 83       	std	Y+7, r20	; 0x07
     94e:	58 87       	std	Y+8, r21	; 0x08
     950:	89 e0       	ldi	r24, 0x09	; 9
     952:	e8 2e       	mov	r14, r24
     954:	f1 2c       	mov	r15, r1
     956:	ec 0e       	add	r14, r28
     958:	fd 1e       	adc	r15, r29
     95a:	ce 01       	movw	r24, r28
     95c:	01 96       	adiw	r24, 0x01	; 1
     95e:	b7 01       	movw	r22, r14
     960:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     964:	8e 01       	movw	r16, r28
     966:	0f 5e       	subi	r16, 0xEF	; 239
     968:	1f 4f       	sbci	r17, 0xFF	; 255
     96a:	ce 01       	movw	r24, r28
     96c:	05 96       	adiw	r24, 0x05	; 5
     96e:	b8 01       	movw	r22, r16
     970:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     974:	89 85       	ldd	r24, Y+9	; 0x09
     976:	82 30       	cpi	r24, 0x02	; 2
     978:	40 f0       	brcs	.+16     	; 0x98a <__ltsf2+0x56>
     97a:	89 89       	ldd	r24, Y+17	; 0x11
     97c:	82 30       	cpi	r24, 0x02	; 2
     97e:	28 f0       	brcs	.+10     	; 0x98a <__ltsf2+0x56>
     980:	c7 01       	movw	r24, r14
     982:	b8 01       	movw	r22, r16
     984:	0e 94 33 07 	call	0xe66	; 0xe66 <__fpcmp_parts_f>
     988:	01 c0       	rjmp	.+2      	; 0x98c <__ltsf2+0x58>
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	68 96       	adiw	r28, 0x18	; 24
     98e:	e6 e0       	ldi	r30, 0x06	; 6
     990:	0c 94 7b 12 	jmp	0x24f6	; 0x24f6 <__epilogue_restores__+0x18>

00000994 <__fixsfsi>:
     994:	ac e0       	ldi	r26, 0x0C	; 12
     996:	b0 e0       	ldi	r27, 0x00	; 0
     998:	e0 ed       	ldi	r30, 0xD0	; 208
     99a:	f4 e0       	ldi	r31, 0x04	; 4
     99c:	0c 94 63 12 	jmp	0x24c6	; 0x24c6 <__prologue_saves__+0x20>
     9a0:	69 83       	std	Y+1, r22	; 0x01
     9a2:	7a 83       	std	Y+2, r23	; 0x02
     9a4:	8b 83       	std	Y+3, r24	; 0x03
     9a6:	9c 83       	std	Y+4, r25	; 0x04
     9a8:	ce 01       	movw	r24, r28
     9aa:	01 96       	adiw	r24, 0x01	; 1
     9ac:	be 01       	movw	r22, r28
     9ae:	6b 5f       	subi	r22, 0xFB	; 251
     9b0:	7f 4f       	sbci	r23, 0xFF	; 255
     9b2:	0e 94 bb 06 	call	0xd76	; 0xd76 <__unpack_f>
     9b6:	8d 81       	ldd	r24, Y+5	; 0x05
     9b8:	82 30       	cpi	r24, 0x02	; 2
     9ba:	61 f1       	breq	.+88     	; 0xa14 <__fixsfsi+0x80>
     9bc:	82 30       	cpi	r24, 0x02	; 2
     9be:	50 f1       	brcs	.+84     	; 0xa14 <__fixsfsi+0x80>
     9c0:	84 30       	cpi	r24, 0x04	; 4
     9c2:	21 f4       	brne	.+8      	; 0x9cc <__fixsfsi+0x38>
     9c4:	8e 81       	ldd	r24, Y+6	; 0x06
     9c6:	88 23       	and	r24, r24
     9c8:	51 f1       	breq	.+84     	; 0xa1e <__fixsfsi+0x8a>
     9ca:	2e c0       	rjmp	.+92     	; 0xa28 <__fixsfsi+0x94>
     9cc:	2f 81       	ldd	r18, Y+7	; 0x07
     9ce:	38 85       	ldd	r19, Y+8	; 0x08
     9d0:	37 fd       	sbrc	r19, 7
     9d2:	20 c0       	rjmp	.+64     	; 0xa14 <__fixsfsi+0x80>
     9d4:	6e 81       	ldd	r22, Y+6	; 0x06
     9d6:	2f 31       	cpi	r18, 0x1F	; 31
     9d8:	31 05       	cpc	r19, r1
     9da:	1c f0       	brlt	.+6      	; 0x9e2 <__fixsfsi+0x4e>
     9dc:	66 23       	and	r22, r22
     9de:	f9 f0       	breq	.+62     	; 0xa1e <__fixsfsi+0x8a>
     9e0:	23 c0       	rjmp	.+70     	; 0xa28 <__fixsfsi+0x94>
     9e2:	8e e1       	ldi	r24, 0x1E	; 30
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	82 1b       	sub	r24, r18
     9e8:	93 0b       	sbc	r25, r19
     9ea:	29 85       	ldd	r18, Y+9	; 0x09
     9ec:	3a 85       	ldd	r19, Y+10	; 0x0a
     9ee:	4b 85       	ldd	r20, Y+11	; 0x0b
     9f0:	5c 85       	ldd	r21, Y+12	; 0x0c
     9f2:	04 c0       	rjmp	.+8      	; 0x9fc <__fixsfsi+0x68>
     9f4:	56 95       	lsr	r21
     9f6:	47 95       	ror	r20
     9f8:	37 95       	ror	r19
     9fa:	27 95       	ror	r18
     9fc:	8a 95       	dec	r24
     9fe:	d2 f7       	brpl	.-12     	; 0x9f4 <__fixsfsi+0x60>
     a00:	66 23       	and	r22, r22
     a02:	b1 f0       	breq	.+44     	; 0xa30 <__fixsfsi+0x9c>
     a04:	50 95       	com	r21
     a06:	40 95       	com	r20
     a08:	30 95       	com	r19
     a0a:	21 95       	neg	r18
     a0c:	3f 4f       	sbci	r19, 0xFF	; 255
     a0e:	4f 4f       	sbci	r20, 0xFF	; 255
     a10:	5f 4f       	sbci	r21, 0xFF	; 255
     a12:	0e c0       	rjmp	.+28     	; 0xa30 <__fixsfsi+0x9c>
     a14:	20 e0       	ldi	r18, 0x00	; 0
     a16:	30 e0       	ldi	r19, 0x00	; 0
     a18:	40 e0       	ldi	r20, 0x00	; 0
     a1a:	50 e0       	ldi	r21, 0x00	; 0
     a1c:	09 c0       	rjmp	.+18     	; 0xa30 <__fixsfsi+0x9c>
     a1e:	2f ef       	ldi	r18, 0xFF	; 255
     a20:	3f ef       	ldi	r19, 0xFF	; 255
     a22:	4f ef       	ldi	r20, 0xFF	; 255
     a24:	5f e7       	ldi	r21, 0x7F	; 127
     a26:	04 c0       	rjmp	.+8      	; 0xa30 <__fixsfsi+0x9c>
     a28:	20 e0       	ldi	r18, 0x00	; 0
     a2a:	30 e0       	ldi	r19, 0x00	; 0
     a2c:	40 e0       	ldi	r20, 0x00	; 0
     a2e:	50 e8       	ldi	r21, 0x80	; 128
     a30:	b9 01       	movw	r22, r18
     a32:	ca 01       	movw	r24, r20
     a34:	2c 96       	adiw	r28, 0x0c	; 12
     a36:	e2 e0       	ldi	r30, 0x02	; 2
     a38:	0c 94 7f 12 	jmp	0x24fe	; 0x24fe <__epilogue_restores__+0x20>

00000a3c <__floatunsisf>:
     a3c:	a8 e0       	ldi	r26, 0x08	; 8
     a3e:	b0 e0       	ldi	r27, 0x00	; 0
     a40:	e4 e2       	ldi	r30, 0x24	; 36
     a42:	f5 e0       	ldi	r31, 0x05	; 5
     a44:	0c 94 5b 12 	jmp	0x24b6	; 0x24b6 <__prologue_saves__+0x10>
     a48:	7b 01       	movw	r14, r22
     a4a:	8c 01       	movw	r16, r24
     a4c:	61 15       	cp	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	81 05       	cpc	r24, r1
     a52:	91 05       	cpc	r25, r1
     a54:	19 f4       	brne	.+6      	; 0xa5c <__floatunsisf+0x20>
     a56:	82 e0       	ldi	r24, 0x02	; 2
     a58:	89 83       	std	Y+1, r24	; 0x01
     a5a:	60 c0       	rjmp	.+192    	; 0xb1c <__floatunsisf+0xe0>
     a5c:	83 e0       	ldi	r24, 0x03	; 3
     a5e:	89 83       	std	Y+1, r24	; 0x01
     a60:	8e e1       	ldi	r24, 0x1E	; 30
     a62:	c8 2e       	mov	r12, r24
     a64:	d1 2c       	mov	r13, r1
     a66:	dc 82       	std	Y+4, r13	; 0x04
     a68:	cb 82       	std	Y+3, r12	; 0x03
     a6a:	ed 82       	std	Y+5, r14	; 0x05
     a6c:	fe 82       	std	Y+6, r15	; 0x06
     a6e:	0f 83       	std	Y+7, r16	; 0x07
     a70:	18 87       	std	Y+8, r17	; 0x08
     a72:	c8 01       	movw	r24, r16
     a74:	b7 01       	movw	r22, r14
     a76:	0e 94 97 05 	call	0xb2e	; 0xb2e <__clzsi2>
     a7a:	fc 01       	movw	r30, r24
     a7c:	31 97       	sbiw	r30, 0x01	; 1
     a7e:	f7 ff       	sbrs	r31, 7
     a80:	3b c0       	rjmp	.+118    	; 0xaf8 <__floatunsisf+0xbc>
     a82:	22 27       	eor	r18, r18
     a84:	33 27       	eor	r19, r19
     a86:	2e 1b       	sub	r18, r30
     a88:	3f 0b       	sbc	r19, r31
     a8a:	57 01       	movw	r10, r14
     a8c:	68 01       	movw	r12, r16
     a8e:	02 2e       	mov	r0, r18
     a90:	04 c0       	rjmp	.+8      	; 0xa9a <__floatunsisf+0x5e>
     a92:	d6 94       	lsr	r13
     a94:	c7 94       	ror	r12
     a96:	b7 94       	ror	r11
     a98:	a7 94       	ror	r10
     a9a:	0a 94       	dec	r0
     a9c:	d2 f7       	brpl	.-12     	; 0xa92 <__floatunsisf+0x56>
     a9e:	40 e0       	ldi	r20, 0x00	; 0
     aa0:	50 e0       	ldi	r21, 0x00	; 0
     aa2:	60 e0       	ldi	r22, 0x00	; 0
     aa4:	70 e0       	ldi	r23, 0x00	; 0
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	a0 e0       	ldi	r26, 0x00	; 0
     aac:	b0 e0       	ldi	r27, 0x00	; 0
     aae:	04 c0       	rjmp	.+8      	; 0xab8 <__floatunsisf+0x7c>
     ab0:	88 0f       	add	r24, r24
     ab2:	99 1f       	adc	r25, r25
     ab4:	aa 1f       	adc	r26, r26
     ab6:	bb 1f       	adc	r27, r27
     ab8:	2a 95       	dec	r18
     aba:	d2 f7       	brpl	.-12     	; 0xab0 <__floatunsisf+0x74>
     abc:	01 97       	sbiw	r24, 0x01	; 1
     abe:	a1 09       	sbc	r26, r1
     ac0:	b1 09       	sbc	r27, r1
     ac2:	8e 21       	and	r24, r14
     ac4:	9f 21       	and	r25, r15
     ac6:	a0 23       	and	r26, r16
     ac8:	b1 23       	and	r27, r17
     aca:	00 97       	sbiw	r24, 0x00	; 0
     acc:	a1 05       	cpc	r26, r1
     ace:	b1 05       	cpc	r27, r1
     ad0:	21 f0       	breq	.+8      	; 0xada <__floatunsisf+0x9e>
     ad2:	41 e0       	ldi	r20, 0x01	; 1
     ad4:	50 e0       	ldi	r21, 0x00	; 0
     ad6:	60 e0       	ldi	r22, 0x00	; 0
     ad8:	70 e0       	ldi	r23, 0x00	; 0
     ada:	4a 29       	or	r20, r10
     adc:	5b 29       	or	r21, r11
     ade:	6c 29       	or	r22, r12
     ae0:	7d 29       	or	r23, r13
     ae2:	4d 83       	std	Y+5, r20	; 0x05
     ae4:	5e 83       	std	Y+6, r21	; 0x06
     ae6:	6f 83       	std	Y+7, r22	; 0x07
     ae8:	78 87       	std	Y+8, r23	; 0x08
     aea:	8e e1       	ldi	r24, 0x1E	; 30
     aec:	90 e0       	ldi	r25, 0x00	; 0
     aee:	8e 1b       	sub	r24, r30
     af0:	9f 0b       	sbc	r25, r31
     af2:	9c 83       	std	Y+4, r25	; 0x04
     af4:	8b 83       	std	Y+3, r24	; 0x03
     af6:	12 c0       	rjmp	.+36     	; 0xb1c <__floatunsisf+0xe0>
     af8:	30 97       	sbiw	r30, 0x00	; 0
     afa:	81 f0       	breq	.+32     	; 0xb1c <__floatunsisf+0xe0>
     afc:	0e 2e       	mov	r0, r30
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <__floatunsisf+0xcc>
     b00:	ee 0c       	add	r14, r14
     b02:	ff 1c       	adc	r15, r15
     b04:	00 1f       	adc	r16, r16
     b06:	11 1f       	adc	r17, r17
     b08:	0a 94       	dec	r0
     b0a:	d2 f7       	brpl	.-12     	; 0xb00 <__floatunsisf+0xc4>
     b0c:	ed 82       	std	Y+5, r14	; 0x05
     b0e:	fe 82       	std	Y+6, r15	; 0x06
     b10:	0f 83       	std	Y+7, r16	; 0x07
     b12:	18 87       	std	Y+8, r17	; 0x08
     b14:	ce 1a       	sub	r12, r30
     b16:	df 0a       	sbc	r13, r31
     b18:	dc 82       	std	Y+4, r13	; 0x04
     b1a:	cb 82       	std	Y+3, r12	; 0x03
     b1c:	1a 82       	std	Y+2, r1	; 0x02
     b1e:	ce 01       	movw	r24, r28
     b20:	01 96       	adiw	r24, 0x01	; 1
     b22:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__pack_f>
     b26:	28 96       	adiw	r28, 0x08	; 8
     b28:	ea e0       	ldi	r30, 0x0A	; 10
     b2a:	0c 94 77 12 	jmp	0x24ee	; 0x24ee <__epilogue_restores__+0x10>

00000b2e <__clzsi2>:
     b2e:	ef 92       	push	r14
     b30:	ff 92       	push	r15
     b32:	0f 93       	push	r16
     b34:	1f 93       	push	r17
     b36:	7b 01       	movw	r14, r22
     b38:	8c 01       	movw	r16, r24
     b3a:	80 e0       	ldi	r24, 0x00	; 0
     b3c:	e8 16       	cp	r14, r24
     b3e:	80 e0       	ldi	r24, 0x00	; 0
     b40:	f8 06       	cpc	r15, r24
     b42:	81 e0       	ldi	r24, 0x01	; 1
     b44:	08 07       	cpc	r16, r24
     b46:	80 e0       	ldi	r24, 0x00	; 0
     b48:	18 07       	cpc	r17, r24
     b4a:	88 f4       	brcc	.+34     	; 0xb6e <__clzsi2+0x40>
     b4c:	8f ef       	ldi	r24, 0xFF	; 255
     b4e:	e8 16       	cp	r14, r24
     b50:	f1 04       	cpc	r15, r1
     b52:	01 05       	cpc	r16, r1
     b54:	11 05       	cpc	r17, r1
     b56:	31 f0       	breq	.+12     	; 0xb64 <__clzsi2+0x36>
     b58:	28 f0       	brcs	.+10     	; 0xb64 <__clzsi2+0x36>
     b5a:	88 e0       	ldi	r24, 0x08	; 8
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	a0 e0       	ldi	r26, 0x00	; 0
     b60:	b0 e0       	ldi	r27, 0x00	; 0
     b62:	17 c0       	rjmp	.+46     	; 0xb92 <__clzsi2+0x64>
     b64:	80 e0       	ldi	r24, 0x00	; 0
     b66:	90 e0       	ldi	r25, 0x00	; 0
     b68:	a0 e0       	ldi	r26, 0x00	; 0
     b6a:	b0 e0       	ldi	r27, 0x00	; 0
     b6c:	12 c0       	rjmp	.+36     	; 0xb92 <__clzsi2+0x64>
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	e8 16       	cp	r14, r24
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	f8 06       	cpc	r15, r24
     b76:	80 e0       	ldi	r24, 0x00	; 0
     b78:	08 07       	cpc	r16, r24
     b7a:	81 e0       	ldi	r24, 0x01	; 1
     b7c:	18 07       	cpc	r17, r24
     b7e:	28 f0       	brcs	.+10     	; 0xb8a <__clzsi2+0x5c>
     b80:	88 e1       	ldi	r24, 0x18	; 24
     b82:	90 e0       	ldi	r25, 0x00	; 0
     b84:	a0 e0       	ldi	r26, 0x00	; 0
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	04 c0       	rjmp	.+8      	; 0xb92 <__clzsi2+0x64>
     b8a:	80 e1       	ldi	r24, 0x10	; 16
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	a0 e0       	ldi	r26, 0x00	; 0
     b90:	b0 e0       	ldi	r27, 0x00	; 0
     b92:	20 e2       	ldi	r18, 0x20	; 32
     b94:	30 e0       	ldi	r19, 0x00	; 0
     b96:	40 e0       	ldi	r20, 0x00	; 0
     b98:	50 e0       	ldi	r21, 0x00	; 0
     b9a:	28 1b       	sub	r18, r24
     b9c:	39 0b       	sbc	r19, r25
     b9e:	4a 0b       	sbc	r20, r26
     ba0:	5b 0b       	sbc	r21, r27
     ba2:	04 c0       	rjmp	.+8      	; 0xbac <__clzsi2+0x7e>
     ba4:	16 95       	lsr	r17
     ba6:	07 95       	ror	r16
     ba8:	f7 94       	ror	r15
     baa:	e7 94       	ror	r14
     bac:	8a 95       	dec	r24
     bae:	d2 f7       	brpl	.-12     	; 0xba4 <__clzsi2+0x76>
     bb0:	f7 01       	movw	r30, r14
     bb2:	e8 57       	subi	r30, 0x78	; 120
     bb4:	ff 4f       	sbci	r31, 0xFF	; 255
     bb6:	80 81       	ld	r24, Z
     bb8:	28 1b       	sub	r18, r24
     bba:	31 09       	sbc	r19, r1
     bbc:	41 09       	sbc	r20, r1
     bbe:	51 09       	sbc	r21, r1
     bc0:	c9 01       	movw	r24, r18
     bc2:	1f 91       	pop	r17
     bc4:	0f 91       	pop	r16
     bc6:	ff 90       	pop	r15
     bc8:	ef 90       	pop	r14
     bca:	08 95       	ret

00000bcc <__pack_f>:
     bcc:	df 92       	push	r13
     bce:	ef 92       	push	r14
     bd0:	ff 92       	push	r15
     bd2:	0f 93       	push	r16
     bd4:	1f 93       	push	r17
     bd6:	fc 01       	movw	r30, r24
     bd8:	e4 80       	ldd	r14, Z+4	; 0x04
     bda:	f5 80       	ldd	r15, Z+5	; 0x05
     bdc:	06 81       	ldd	r16, Z+6	; 0x06
     bde:	17 81       	ldd	r17, Z+7	; 0x07
     be0:	d1 80       	ldd	r13, Z+1	; 0x01
     be2:	80 81       	ld	r24, Z
     be4:	82 30       	cpi	r24, 0x02	; 2
     be6:	48 f4       	brcc	.+18     	; 0xbfa <__pack_f+0x2e>
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	a0 e1       	ldi	r26, 0x10	; 16
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	e8 2a       	or	r14, r24
     bf2:	f9 2a       	or	r15, r25
     bf4:	0a 2b       	or	r16, r26
     bf6:	1b 2b       	or	r17, r27
     bf8:	a5 c0       	rjmp	.+330    	; 0xd44 <__pack_f+0x178>
     bfa:	84 30       	cpi	r24, 0x04	; 4
     bfc:	09 f4       	brne	.+2      	; 0xc00 <__pack_f+0x34>
     bfe:	9f c0       	rjmp	.+318    	; 0xd3e <__pack_f+0x172>
     c00:	82 30       	cpi	r24, 0x02	; 2
     c02:	21 f4       	brne	.+8      	; 0xc0c <__pack_f+0x40>
     c04:	ee 24       	eor	r14, r14
     c06:	ff 24       	eor	r15, r15
     c08:	87 01       	movw	r16, r14
     c0a:	05 c0       	rjmp	.+10     	; 0xc16 <__pack_f+0x4a>
     c0c:	e1 14       	cp	r14, r1
     c0e:	f1 04       	cpc	r15, r1
     c10:	01 05       	cpc	r16, r1
     c12:	11 05       	cpc	r17, r1
     c14:	19 f4       	brne	.+6      	; 0xc1c <__pack_f+0x50>
     c16:	e0 e0       	ldi	r30, 0x00	; 0
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	96 c0       	rjmp	.+300    	; 0xd48 <__pack_f+0x17c>
     c1c:	62 81       	ldd	r22, Z+2	; 0x02
     c1e:	73 81       	ldd	r23, Z+3	; 0x03
     c20:	9f ef       	ldi	r25, 0xFF	; 255
     c22:	62 38       	cpi	r22, 0x82	; 130
     c24:	79 07       	cpc	r23, r25
     c26:	0c f0       	brlt	.+2      	; 0xc2a <__pack_f+0x5e>
     c28:	5b c0       	rjmp	.+182    	; 0xce0 <__pack_f+0x114>
     c2a:	22 e8       	ldi	r18, 0x82	; 130
     c2c:	3f ef       	ldi	r19, 0xFF	; 255
     c2e:	26 1b       	sub	r18, r22
     c30:	37 0b       	sbc	r19, r23
     c32:	2a 31       	cpi	r18, 0x1A	; 26
     c34:	31 05       	cpc	r19, r1
     c36:	2c f0       	brlt	.+10     	; 0xc42 <__pack_f+0x76>
     c38:	20 e0       	ldi	r18, 0x00	; 0
     c3a:	30 e0       	ldi	r19, 0x00	; 0
     c3c:	40 e0       	ldi	r20, 0x00	; 0
     c3e:	50 e0       	ldi	r21, 0x00	; 0
     c40:	2a c0       	rjmp	.+84     	; 0xc96 <__pack_f+0xca>
     c42:	b8 01       	movw	r22, r16
     c44:	a7 01       	movw	r20, r14
     c46:	02 2e       	mov	r0, r18
     c48:	04 c0       	rjmp	.+8      	; 0xc52 <__pack_f+0x86>
     c4a:	76 95       	lsr	r23
     c4c:	67 95       	ror	r22
     c4e:	57 95       	ror	r21
     c50:	47 95       	ror	r20
     c52:	0a 94       	dec	r0
     c54:	d2 f7       	brpl	.-12     	; 0xc4a <__pack_f+0x7e>
     c56:	81 e0       	ldi	r24, 0x01	; 1
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	a0 e0       	ldi	r26, 0x00	; 0
     c5c:	b0 e0       	ldi	r27, 0x00	; 0
     c5e:	04 c0       	rjmp	.+8      	; 0xc68 <__pack_f+0x9c>
     c60:	88 0f       	add	r24, r24
     c62:	99 1f       	adc	r25, r25
     c64:	aa 1f       	adc	r26, r26
     c66:	bb 1f       	adc	r27, r27
     c68:	2a 95       	dec	r18
     c6a:	d2 f7       	brpl	.-12     	; 0xc60 <__pack_f+0x94>
     c6c:	01 97       	sbiw	r24, 0x01	; 1
     c6e:	a1 09       	sbc	r26, r1
     c70:	b1 09       	sbc	r27, r1
     c72:	8e 21       	and	r24, r14
     c74:	9f 21       	and	r25, r15
     c76:	a0 23       	and	r26, r16
     c78:	b1 23       	and	r27, r17
     c7a:	00 97       	sbiw	r24, 0x00	; 0
     c7c:	a1 05       	cpc	r26, r1
     c7e:	b1 05       	cpc	r27, r1
     c80:	21 f0       	breq	.+8      	; 0xc8a <__pack_f+0xbe>
     c82:	81 e0       	ldi	r24, 0x01	; 1
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	a0 e0       	ldi	r26, 0x00	; 0
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	9a 01       	movw	r18, r20
     c8c:	ab 01       	movw	r20, r22
     c8e:	28 2b       	or	r18, r24
     c90:	39 2b       	or	r19, r25
     c92:	4a 2b       	or	r20, r26
     c94:	5b 2b       	or	r21, r27
     c96:	da 01       	movw	r26, r20
     c98:	c9 01       	movw	r24, r18
     c9a:	8f 77       	andi	r24, 0x7F	; 127
     c9c:	90 70       	andi	r25, 0x00	; 0
     c9e:	a0 70       	andi	r26, 0x00	; 0
     ca0:	b0 70       	andi	r27, 0x00	; 0
     ca2:	80 34       	cpi	r24, 0x40	; 64
     ca4:	91 05       	cpc	r25, r1
     ca6:	a1 05       	cpc	r26, r1
     ca8:	b1 05       	cpc	r27, r1
     caa:	39 f4       	brne	.+14     	; 0xcba <__pack_f+0xee>
     cac:	27 ff       	sbrs	r18, 7
     cae:	09 c0       	rjmp	.+18     	; 0xcc2 <__pack_f+0xf6>
     cb0:	20 5c       	subi	r18, 0xC0	; 192
     cb2:	3f 4f       	sbci	r19, 0xFF	; 255
     cb4:	4f 4f       	sbci	r20, 0xFF	; 255
     cb6:	5f 4f       	sbci	r21, 0xFF	; 255
     cb8:	04 c0       	rjmp	.+8      	; 0xcc2 <__pack_f+0xf6>
     cba:	21 5c       	subi	r18, 0xC1	; 193
     cbc:	3f 4f       	sbci	r19, 0xFF	; 255
     cbe:	4f 4f       	sbci	r20, 0xFF	; 255
     cc0:	5f 4f       	sbci	r21, 0xFF	; 255
     cc2:	e0 e0       	ldi	r30, 0x00	; 0
     cc4:	f0 e0       	ldi	r31, 0x00	; 0
     cc6:	20 30       	cpi	r18, 0x00	; 0
     cc8:	a0 e0       	ldi	r26, 0x00	; 0
     cca:	3a 07       	cpc	r19, r26
     ccc:	a0 e0       	ldi	r26, 0x00	; 0
     cce:	4a 07       	cpc	r20, r26
     cd0:	a0 e4       	ldi	r26, 0x40	; 64
     cd2:	5a 07       	cpc	r21, r26
     cd4:	10 f0       	brcs	.+4      	; 0xcda <__pack_f+0x10e>
     cd6:	e1 e0       	ldi	r30, 0x01	; 1
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	79 01       	movw	r14, r18
     cdc:	8a 01       	movw	r16, r20
     cde:	27 c0       	rjmp	.+78     	; 0xd2e <__pack_f+0x162>
     ce0:	60 38       	cpi	r22, 0x80	; 128
     ce2:	71 05       	cpc	r23, r1
     ce4:	64 f5       	brge	.+88     	; 0xd3e <__pack_f+0x172>
     ce6:	fb 01       	movw	r30, r22
     ce8:	e1 58       	subi	r30, 0x81	; 129
     cea:	ff 4f       	sbci	r31, 0xFF	; 255
     cec:	d8 01       	movw	r26, r16
     cee:	c7 01       	movw	r24, r14
     cf0:	8f 77       	andi	r24, 0x7F	; 127
     cf2:	90 70       	andi	r25, 0x00	; 0
     cf4:	a0 70       	andi	r26, 0x00	; 0
     cf6:	b0 70       	andi	r27, 0x00	; 0
     cf8:	80 34       	cpi	r24, 0x40	; 64
     cfa:	91 05       	cpc	r25, r1
     cfc:	a1 05       	cpc	r26, r1
     cfe:	b1 05       	cpc	r27, r1
     d00:	39 f4       	brne	.+14     	; 0xd10 <__pack_f+0x144>
     d02:	e7 fe       	sbrs	r14, 7
     d04:	0d c0       	rjmp	.+26     	; 0xd20 <__pack_f+0x154>
     d06:	80 e4       	ldi	r24, 0x40	; 64
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	a0 e0       	ldi	r26, 0x00	; 0
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	04 c0       	rjmp	.+8      	; 0xd18 <__pack_f+0x14c>
     d10:	8f e3       	ldi	r24, 0x3F	; 63
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	a0 e0       	ldi	r26, 0x00	; 0
     d16:	b0 e0       	ldi	r27, 0x00	; 0
     d18:	e8 0e       	add	r14, r24
     d1a:	f9 1e       	adc	r15, r25
     d1c:	0a 1f       	adc	r16, r26
     d1e:	1b 1f       	adc	r17, r27
     d20:	17 ff       	sbrs	r17, 7
     d22:	05 c0       	rjmp	.+10     	; 0xd2e <__pack_f+0x162>
     d24:	16 95       	lsr	r17
     d26:	07 95       	ror	r16
     d28:	f7 94       	ror	r15
     d2a:	e7 94       	ror	r14
     d2c:	31 96       	adiw	r30, 0x01	; 1
     d2e:	87 e0       	ldi	r24, 0x07	; 7
     d30:	16 95       	lsr	r17
     d32:	07 95       	ror	r16
     d34:	f7 94       	ror	r15
     d36:	e7 94       	ror	r14
     d38:	8a 95       	dec	r24
     d3a:	d1 f7       	brne	.-12     	; 0xd30 <__pack_f+0x164>
     d3c:	05 c0       	rjmp	.+10     	; 0xd48 <__pack_f+0x17c>
     d3e:	ee 24       	eor	r14, r14
     d40:	ff 24       	eor	r15, r15
     d42:	87 01       	movw	r16, r14
     d44:	ef ef       	ldi	r30, 0xFF	; 255
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	6e 2f       	mov	r22, r30
     d4a:	67 95       	ror	r22
     d4c:	66 27       	eor	r22, r22
     d4e:	67 95       	ror	r22
     d50:	90 2f       	mov	r25, r16
     d52:	9f 77       	andi	r25, 0x7F	; 127
     d54:	d7 94       	ror	r13
     d56:	dd 24       	eor	r13, r13
     d58:	d7 94       	ror	r13
     d5a:	8e 2f       	mov	r24, r30
     d5c:	86 95       	lsr	r24
     d5e:	49 2f       	mov	r20, r25
     d60:	46 2b       	or	r20, r22
     d62:	58 2f       	mov	r21, r24
     d64:	5d 29       	or	r21, r13
     d66:	b7 01       	movw	r22, r14
     d68:	ca 01       	movw	r24, r20
     d6a:	1f 91       	pop	r17
     d6c:	0f 91       	pop	r16
     d6e:	ff 90       	pop	r15
     d70:	ef 90       	pop	r14
     d72:	df 90       	pop	r13
     d74:	08 95       	ret

00000d76 <__unpack_f>:
     d76:	fc 01       	movw	r30, r24
     d78:	db 01       	movw	r26, r22
     d7a:	40 81       	ld	r20, Z
     d7c:	51 81       	ldd	r21, Z+1	; 0x01
     d7e:	22 81       	ldd	r18, Z+2	; 0x02
     d80:	62 2f       	mov	r22, r18
     d82:	6f 77       	andi	r22, 0x7F	; 127
     d84:	70 e0       	ldi	r23, 0x00	; 0
     d86:	22 1f       	adc	r18, r18
     d88:	22 27       	eor	r18, r18
     d8a:	22 1f       	adc	r18, r18
     d8c:	93 81       	ldd	r25, Z+3	; 0x03
     d8e:	89 2f       	mov	r24, r25
     d90:	88 0f       	add	r24, r24
     d92:	82 2b       	or	r24, r18
     d94:	28 2f       	mov	r18, r24
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	99 1f       	adc	r25, r25
     d9a:	99 27       	eor	r25, r25
     d9c:	99 1f       	adc	r25, r25
     d9e:	11 96       	adiw	r26, 0x01	; 1
     da0:	9c 93       	st	X, r25
     da2:	11 97       	sbiw	r26, 0x01	; 1
     da4:	21 15       	cp	r18, r1
     da6:	31 05       	cpc	r19, r1
     da8:	a9 f5       	brne	.+106    	; 0xe14 <__unpack_f+0x9e>
     daa:	41 15       	cp	r20, r1
     dac:	51 05       	cpc	r21, r1
     dae:	61 05       	cpc	r22, r1
     db0:	71 05       	cpc	r23, r1
     db2:	11 f4       	brne	.+4      	; 0xdb8 <__unpack_f+0x42>
     db4:	82 e0       	ldi	r24, 0x02	; 2
     db6:	37 c0       	rjmp	.+110    	; 0xe26 <__unpack_f+0xb0>
     db8:	82 e8       	ldi	r24, 0x82	; 130
     dba:	9f ef       	ldi	r25, 0xFF	; 255
     dbc:	13 96       	adiw	r26, 0x03	; 3
     dbe:	9c 93       	st	X, r25
     dc0:	8e 93       	st	-X, r24
     dc2:	12 97       	sbiw	r26, 0x02	; 2
     dc4:	9a 01       	movw	r18, r20
     dc6:	ab 01       	movw	r20, r22
     dc8:	67 e0       	ldi	r22, 0x07	; 7
     dca:	22 0f       	add	r18, r18
     dcc:	33 1f       	adc	r19, r19
     dce:	44 1f       	adc	r20, r20
     dd0:	55 1f       	adc	r21, r21
     dd2:	6a 95       	dec	r22
     dd4:	d1 f7       	brne	.-12     	; 0xdca <__unpack_f+0x54>
     dd6:	83 e0       	ldi	r24, 0x03	; 3
     dd8:	8c 93       	st	X, r24
     dda:	0d c0       	rjmp	.+26     	; 0xdf6 <__unpack_f+0x80>
     ddc:	22 0f       	add	r18, r18
     dde:	33 1f       	adc	r19, r19
     de0:	44 1f       	adc	r20, r20
     de2:	55 1f       	adc	r21, r21
     de4:	12 96       	adiw	r26, 0x02	; 2
     de6:	8d 91       	ld	r24, X+
     de8:	9c 91       	ld	r25, X
     dea:	13 97       	sbiw	r26, 0x03	; 3
     dec:	01 97       	sbiw	r24, 0x01	; 1
     dee:	13 96       	adiw	r26, 0x03	; 3
     df0:	9c 93       	st	X, r25
     df2:	8e 93       	st	-X, r24
     df4:	12 97       	sbiw	r26, 0x02	; 2
     df6:	20 30       	cpi	r18, 0x00	; 0
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	38 07       	cpc	r19, r24
     dfc:	80 e0       	ldi	r24, 0x00	; 0
     dfe:	48 07       	cpc	r20, r24
     e00:	80 e4       	ldi	r24, 0x40	; 64
     e02:	58 07       	cpc	r21, r24
     e04:	58 f3       	brcs	.-42     	; 0xddc <__unpack_f+0x66>
     e06:	14 96       	adiw	r26, 0x04	; 4
     e08:	2d 93       	st	X+, r18
     e0a:	3d 93       	st	X+, r19
     e0c:	4d 93       	st	X+, r20
     e0e:	5c 93       	st	X, r21
     e10:	17 97       	sbiw	r26, 0x07	; 7
     e12:	08 95       	ret
     e14:	2f 3f       	cpi	r18, 0xFF	; 255
     e16:	31 05       	cpc	r19, r1
     e18:	79 f4       	brne	.+30     	; 0xe38 <__unpack_f+0xc2>
     e1a:	41 15       	cp	r20, r1
     e1c:	51 05       	cpc	r21, r1
     e1e:	61 05       	cpc	r22, r1
     e20:	71 05       	cpc	r23, r1
     e22:	19 f4       	brne	.+6      	; 0xe2a <__unpack_f+0xb4>
     e24:	84 e0       	ldi	r24, 0x04	; 4
     e26:	8c 93       	st	X, r24
     e28:	08 95       	ret
     e2a:	64 ff       	sbrs	r22, 4
     e2c:	03 c0       	rjmp	.+6      	; 0xe34 <__unpack_f+0xbe>
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	8c 93       	st	X, r24
     e32:	12 c0       	rjmp	.+36     	; 0xe58 <__unpack_f+0xe2>
     e34:	1c 92       	st	X, r1
     e36:	10 c0       	rjmp	.+32     	; 0xe58 <__unpack_f+0xe2>
     e38:	2f 57       	subi	r18, 0x7F	; 127
     e3a:	30 40       	sbci	r19, 0x00	; 0
     e3c:	13 96       	adiw	r26, 0x03	; 3
     e3e:	3c 93       	st	X, r19
     e40:	2e 93       	st	-X, r18
     e42:	12 97       	sbiw	r26, 0x02	; 2
     e44:	83 e0       	ldi	r24, 0x03	; 3
     e46:	8c 93       	st	X, r24
     e48:	87 e0       	ldi	r24, 0x07	; 7
     e4a:	44 0f       	add	r20, r20
     e4c:	55 1f       	adc	r21, r21
     e4e:	66 1f       	adc	r22, r22
     e50:	77 1f       	adc	r23, r23
     e52:	8a 95       	dec	r24
     e54:	d1 f7       	brne	.-12     	; 0xe4a <__unpack_f+0xd4>
     e56:	70 64       	ori	r23, 0x40	; 64
     e58:	14 96       	adiw	r26, 0x04	; 4
     e5a:	4d 93       	st	X+, r20
     e5c:	5d 93       	st	X+, r21
     e5e:	6d 93       	st	X+, r22
     e60:	7c 93       	st	X, r23
     e62:	17 97       	sbiw	r26, 0x07	; 7
     e64:	08 95       	ret

00000e66 <__fpcmp_parts_f>:
     e66:	1f 93       	push	r17
     e68:	dc 01       	movw	r26, r24
     e6a:	fb 01       	movw	r30, r22
     e6c:	9c 91       	ld	r25, X
     e6e:	92 30       	cpi	r25, 0x02	; 2
     e70:	08 f4       	brcc	.+2      	; 0xe74 <__fpcmp_parts_f+0xe>
     e72:	47 c0       	rjmp	.+142    	; 0xf02 <__fpcmp_parts_f+0x9c>
     e74:	80 81       	ld	r24, Z
     e76:	82 30       	cpi	r24, 0x02	; 2
     e78:	08 f4       	brcc	.+2      	; 0xe7c <__fpcmp_parts_f+0x16>
     e7a:	43 c0       	rjmp	.+134    	; 0xf02 <__fpcmp_parts_f+0x9c>
     e7c:	94 30       	cpi	r25, 0x04	; 4
     e7e:	51 f4       	brne	.+20     	; 0xe94 <__fpcmp_parts_f+0x2e>
     e80:	11 96       	adiw	r26, 0x01	; 1
     e82:	1c 91       	ld	r17, X
     e84:	84 30       	cpi	r24, 0x04	; 4
     e86:	99 f5       	brne	.+102    	; 0xeee <__fpcmp_parts_f+0x88>
     e88:	81 81       	ldd	r24, Z+1	; 0x01
     e8a:	68 2f       	mov	r22, r24
     e8c:	70 e0       	ldi	r23, 0x00	; 0
     e8e:	61 1b       	sub	r22, r17
     e90:	71 09       	sbc	r23, r1
     e92:	3f c0       	rjmp	.+126    	; 0xf12 <__fpcmp_parts_f+0xac>
     e94:	84 30       	cpi	r24, 0x04	; 4
     e96:	21 f0       	breq	.+8      	; 0xea0 <__fpcmp_parts_f+0x3a>
     e98:	92 30       	cpi	r25, 0x02	; 2
     e9a:	31 f4       	brne	.+12     	; 0xea8 <__fpcmp_parts_f+0x42>
     e9c:	82 30       	cpi	r24, 0x02	; 2
     e9e:	b9 f1       	breq	.+110    	; 0xf0e <__fpcmp_parts_f+0xa8>
     ea0:	81 81       	ldd	r24, Z+1	; 0x01
     ea2:	88 23       	and	r24, r24
     ea4:	89 f1       	breq	.+98     	; 0xf08 <__fpcmp_parts_f+0xa2>
     ea6:	2d c0       	rjmp	.+90     	; 0xf02 <__fpcmp_parts_f+0x9c>
     ea8:	11 96       	adiw	r26, 0x01	; 1
     eaa:	1c 91       	ld	r17, X
     eac:	11 97       	sbiw	r26, 0x01	; 1
     eae:	82 30       	cpi	r24, 0x02	; 2
     eb0:	f1 f0       	breq	.+60     	; 0xeee <__fpcmp_parts_f+0x88>
     eb2:	81 81       	ldd	r24, Z+1	; 0x01
     eb4:	18 17       	cp	r17, r24
     eb6:	d9 f4       	brne	.+54     	; 0xeee <__fpcmp_parts_f+0x88>
     eb8:	12 96       	adiw	r26, 0x02	; 2
     eba:	2d 91       	ld	r18, X+
     ebc:	3c 91       	ld	r19, X
     ebe:	13 97       	sbiw	r26, 0x03	; 3
     ec0:	82 81       	ldd	r24, Z+2	; 0x02
     ec2:	93 81       	ldd	r25, Z+3	; 0x03
     ec4:	82 17       	cp	r24, r18
     ec6:	93 07       	cpc	r25, r19
     ec8:	94 f0       	brlt	.+36     	; 0xeee <__fpcmp_parts_f+0x88>
     eca:	28 17       	cp	r18, r24
     ecc:	39 07       	cpc	r19, r25
     ece:	bc f0       	brlt	.+46     	; 0xefe <__fpcmp_parts_f+0x98>
     ed0:	14 96       	adiw	r26, 0x04	; 4
     ed2:	8d 91       	ld	r24, X+
     ed4:	9d 91       	ld	r25, X+
     ed6:	0d 90       	ld	r0, X+
     ed8:	bc 91       	ld	r27, X
     eda:	a0 2d       	mov	r26, r0
     edc:	24 81       	ldd	r18, Z+4	; 0x04
     ede:	35 81       	ldd	r19, Z+5	; 0x05
     ee0:	46 81       	ldd	r20, Z+6	; 0x06
     ee2:	57 81       	ldd	r21, Z+7	; 0x07
     ee4:	28 17       	cp	r18, r24
     ee6:	39 07       	cpc	r19, r25
     ee8:	4a 07       	cpc	r20, r26
     eea:	5b 07       	cpc	r21, r27
     eec:	18 f4       	brcc	.+6      	; 0xef4 <__fpcmp_parts_f+0x8e>
     eee:	11 23       	and	r17, r17
     ef0:	41 f0       	breq	.+16     	; 0xf02 <__fpcmp_parts_f+0x9c>
     ef2:	0a c0       	rjmp	.+20     	; 0xf08 <__fpcmp_parts_f+0xa2>
     ef4:	82 17       	cp	r24, r18
     ef6:	93 07       	cpc	r25, r19
     ef8:	a4 07       	cpc	r26, r20
     efa:	b5 07       	cpc	r27, r21
     efc:	40 f4       	brcc	.+16     	; 0xf0e <__fpcmp_parts_f+0xa8>
     efe:	11 23       	and	r17, r17
     f00:	19 f0       	breq	.+6      	; 0xf08 <__fpcmp_parts_f+0xa2>
     f02:	61 e0       	ldi	r22, 0x01	; 1
     f04:	70 e0       	ldi	r23, 0x00	; 0
     f06:	05 c0       	rjmp	.+10     	; 0xf12 <__fpcmp_parts_f+0xac>
     f08:	6f ef       	ldi	r22, 0xFF	; 255
     f0a:	7f ef       	ldi	r23, 0xFF	; 255
     f0c:	02 c0       	rjmp	.+4      	; 0xf12 <__fpcmp_parts_f+0xac>
     f0e:	60 e0       	ldi	r22, 0x00	; 0
     f10:	70 e0       	ldi	r23, 0x00	; 0
     f12:	cb 01       	movw	r24, r22
     f14:	1f 91       	pop	r17
     f16:	08 95       	ret

00000f18 <ADC_init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void ADC_init(const ADC_ConfigType *Config_Ptr) {
     f18:	df 93       	push	r29
     f1a:	cf 93       	push	r28
     f1c:	00 d0       	rcall	.+0      	; 0xf1e <ADC_init+0x6>
     f1e:	0f 92       	push	r0
     f20:	cd b7       	in	r28, 0x3d	; 61
     f22:	de b7       	in	r29, 0x3e	; 62
     f24:	9a 83       	std	Y+2, r25	; 0x02
     f26:	89 83       	std	Y+1, r24	; 0x01
	/* ADMUX Register Bits Description:
	 * REFS1:0 = (Config_Ptr->ref_volt) << 6
	 * ADLAR   = 0 right adjusted
	 * MUX4:0  = 00000 to choose channel 0 as initialization
	 */
	ADMUX = (ADMUX & 0x00) | ((Config_Ptr->ref_volt) << 6);
     f28:	e7 e2       	ldi	r30, 0x27	; 39
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	a7 e2       	ldi	r26, 0x27	; 39
     f30:	b0 e0       	ldi	r27, 0x00	; 0
     f32:	e9 81       	ldd	r30, Y+1	; 0x01
     f34:	fa 81       	ldd	r31, Y+2	; 0x02
     f36:	80 81       	ld	r24, Z
     f38:	88 2f       	mov	r24, r24
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	00 24       	eor	r0, r0
     f3e:	96 95       	lsr	r25
     f40:	87 95       	ror	r24
     f42:	07 94       	ror	r0
     f44:	96 95       	lsr	r25
     f46:	87 95       	ror	r24
     f48:	07 94       	ror	r0
     f4a:	98 2f       	mov	r25, r24
     f4c:	80 2d       	mov	r24, r0
     f4e:	8c 93       	st	X, r24
	 * ADEN    = 1 Enable ADC
	 * ADIE    = 0 Disable ADC Interrupt
	 * ADATE   = 0 Disable Auto Trigger
	 * ADPS2:0 = (Config_Ptr->prescaler)
	 */
	ADCSRA = (ADCSRA & 0xF8) | (Config_Ptr->prescaler);
     f50:	a6 e2       	ldi	r26, 0x26	; 38
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	e6 e2       	ldi	r30, 0x26	; 38
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	98 2f       	mov	r25, r24
     f5c:	98 7f       	andi	r25, 0xF8	; 248
     f5e:	e9 81       	ldd	r30, Y+1	; 0x01
     f60:	fa 81       	ldd	r31, Y+2	; 0x02
     f62:	81 81       	ldd	r24, Z+1	; 0x01
     f64:	89 2b       	or	r24, r25
     f66:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADEN);
     f68:	a6 e2       	ldi	r26, 0x26	; 38
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	e6 e2       	ldi	r30, 0x26	; 38
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	80 68       	ori	r24, 0x80	; 128
     f74:	8c 93       	st	X, r24

}
     f76:	0f 90       	pop	r0
     f78:	0f 90       	pop	r0
     f7a:	0f 90       	pop	r0
     f7c:	cf 91       	pop	r28
     f7e:	df 91       	pop	r29
     f80:	08 95       	ret

00000f82 <ADC_readChannel>:

uint16 ADC_readChannel(uint8 channel_num) {
     f82:	df 93       	push	r29
     f84:	cf 93       	push	r28
     f86:	0f 92       	push	r0
     f88:	cd b7       	in	r28, 0x3d	; 61
     f8a:	de b7       	in	r29, 0x3e	; 62
     f8c:	89 83       	std	Y+1, r24	; 0x01
	channel_num &= 0x07; /* Input channel number must be from 0 --> 7 */
     f8e:	89 81       	ldd	r24, Y+1	; 0x01
     f90:	87 70       	andi	r24, 0x07	; 7
     f92:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0xE0; /* Clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
     f94:	a7 e2       	ldi	r26, 0x27	; 39
     f96:	b0 e0       	ldi	r27, 0x00	; 0
     f98:	e7 e2       	ldi	r30, 0x27	; 39
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	80 81       	ld	r24, Z
     f9e:	80 7e       	andi	r24, 0xE0	; 224
     fa0:	8c 93       	st	X, r24
	ADMUX = ADMUX | channel_num; /* Choose the correct channel by setting the channel number in MUX4:0 bits */
     fa2:	a7 e2       	ldi	r26, 0x27	; 39
     fa4:	b0 e0       	ldi	r27, 0x00	; 0
     fa6:	e7 e2       	ldi	r30, 0x27	; 39
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	90 81       	ld	r25, Z
     fac:	89 81       	ldd	r24, Y+1	; 0x01
     fae:	89 2b       	or	r24, r25
     fb0:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADSC); /* Start conversion write '1' to ADSC */
     fb2:	a6 e2       	ldi	r26, 0x26	; 38
     fb4:	b0 e0       	ldi	r27, 0x00	; 0
     fb6:	e6 e2       	ldi	r30, 0x26	; 38
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	80 64       	ori	r24, 0x40	; 64
     fbe:	8c 93       	st	X, r24
	while (BIT_IS_CLEAR(ADCSRA, ADIF))
     fc0:	e6 e2       	ldi	r30, 0x26	; 38
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	88 2f       	mov	r24, r24
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	80 71       	andi	r24, 0x10	; 16
     fcc:	90 70       	andi	r25, 0x00	; 0
     fce:	00 97       	sbiw	r24, 0x00	; 0
     fd0:	b9 f3       	breq	.-18     	; 0xfc0 <ADC_readChannel+0x3e>
		; /* Wait for conversion to complete, ADIF becomes '1' */
	SET_BIT(ADCSRA, ADIF); /* Clear ADIF by write '1' to it :) */
     fd2:	a6 e2       	ldi	r26, 0x26	; 38
     fd4:	b0 e0       	ldi	r27, 0x00	; 0
     fd6:	e6 e2       	ldi	r30, 0x26	; 38
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	80 61       	ori	r24, 0x10	; 16
     fde:	8c 93       	st	X, r24
	return ADC; /* Read the digital value from the data register */
     fe0:	e4 e2       	ldi	r30, 0x24	; 36
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	91 81       	ldd	r25, Z+1	; 0x01
}
     fe8:	0f 90       	pop	r0
     fea:	cf 91       	pop	r28
     fec:	df 91       	pop	r29
     fee:	08 95       	ret

00000ff0 <DcMotor_Init>:
 * Description
  The Function responsible for setup the direction for the two
 motor pins through the GPIO driver.
  Stop at the DC-Motor at the beginning through the GPIO driver.
 */
void DcMotor_Init(void) {
     ff0:	df 93       	push	r29
     ff2:	cf 93       	push	r28
     ff4:	cd b7       	in	r28, 0x3d	; 61
     ff6:	de b7       	in	r29, 0x3e	; 62
	/*out pin*/
	GPIO_setupPinDirection(DC_MOTOR_PORT, DC_MOTOR_PIN0, PIN_OUTPUT);
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	60 e0       	ldi	r22, 0x00	; 0
     ffc:	41 e0       	ldi	r20, 0x01	; 1
     ffe:	0e 94 85 08 	call	0x110a	; 0x110a <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_PORT, DC_MOTOR_PIN1, PIN_OUTPUT);
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	61 e0       	ldi	r22, 0x01	; 1
    1006:	41 e0       	ldi	r20, 0x01	; 1
    1008:	0e 94 85 08 	call	0x110a	; 0x110a <GPIO_setupPinDirection>
	/*Stop*/
	GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN0, LOGIC_LOW);
    100c:	81 e0       	ldi	r24, 0x01	; 1
    100e:	60 e0       	ldi	r22, 0x00	; 0
    1010:	40 e0       	ldi	r20, 0x00	; 0
    1012:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN1, LOGIC_LOW);
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	61 e0       	ldi	r22, 0x01	; 1
    101a:	40 e0       	ldi	r20, 0x00	; 0
    101c:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
}
    1020:	cf 91       	pop	r28
    1022:	df 91       	pop	r29
    1024:	08 95       	ret

00001026 <DcMotor_Rotate>:
  The function responsible for rotate the DC Motor CW/ or A-CW or
 stop the motor based on the state input state value.
  Send the required duty cycle to the PWM driver based on the
 required speed value.
 */
void DcMotor_Rotate(DcMotor_State state, uint8 speed) {
    1026:	df 93       	push	r29
    1028:	cf 93       	push	r28
    102a:	00 d0       	rcall	.+0      	; 0x102c <DcMotor_Rotate+0x6>
    102c:	00 d0       	rcall	.+0      	; 0x102e <DcMotor_Rotate+0x8>
    102e:	0f 92       	push	r0
    1030:	cd b7       	in	r28, 0x3d	; 61
    1032:	de b7       	in	r29, 0x3e	; 62
    1034:	8a 83       	std	Y+2, r24	; 0x02
    1036:	6b 83       	std	Y+3, r22	; 0x03
	uint8 duty_cycle;
	/*to get state*/
	switch (state) {
    1038:	8a 81       	ldd	r24, Y+2	; 0x02
    103a:	28 2f       	mov	r18, r24
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	3d 83       	std	Y+5, r19	; 0x05
    1040:	2c 83       	std	Y+4, r18	; 0x04
    1042:	8c 81       	ldd	r24, Y+4	; 0x04
    1044:	9d 81       	ldd	r25, Y+5	; 0x05
    1046:	81 30       	cpi	r24, 0x01	; 1
    1048:	91 05       	cpc	r25, r1
    104a:	a1 f0       	breq	.+40     	; 0x1074 <DcMotor_Rotate+0x4e>
    104c:	2c 81       	ldd	r18, Y+4	; 0x04
    104e:	3d 81       	ldd	r19, Y+5	; 0x05
    1050:	22 30       	cpi	r18, 0x02	; 2
    1052:	31 05       	cpc	r19, r1
    1054:	d1 f0       	breq	.+52     	; 0x108a <DcMotor_Rotate+0x64>
    1056:	8c 81       	ldd	r24, Y+4	; 0x04
    1058:	9d 81       	ldd	r25, Y+5	; 0x05
    105a:	00 97       	sbiw	r24, 0x00	; 0
    105c:	01 f5       	brne	.+64     	; 0x109e <DcMotor_Rotate+0x78>
	case off:
		GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN0, LOGIC_LOW);
    105e:	81 e0       	ldi	r24, 0x01	; 1
    1060:	60 e0       	ldi	r22, 0x00	; 0
    1062:	40 e0       	ldi	r20, 0x00	; 0
    1064:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN1, LOGIC_LOW);
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	61 e0       	ldi	r22, 0x01	; 1
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    1072:	15 c0       	rjmp	.+42     	; 0x109e <DcMotor_Rotate+0x78>
		break;
	case CW:
		GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN0, LOGIC_HIGH);
    1074:	81 e0       	ldi	r24, 0x01	; 1
    1076:	60 e0       	ldi	r22, 0x00	; 0
    1078:	41 e0       	ldi	r20, 0x01	; 1
    107a:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN1, LOGIC_LOW);
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	61 e0       	ldi	r22, 0x01	; 1
    1082:	40 e0       	ldi	r20, 0x00	; 0
    1084:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    1088:	0a c0       	rjmp	.+20     	; 0x109e <DcMotor_Rotate+0x78>
		break;
	case A_CW:
		GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN0, LOGIC_LOW);
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	60 e0       	ldi	r22, 0x00	; 0
    108e:	40 e0       	ldi	r20, 0x00	; 0
    1090:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT, DC_MOTOR_PIN1, LOGIC_HIGH);
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	61 e0       	ldi	r22, 0x01	; 1
    1098:	41 e0       	ldi	r20, 0x01	; 1
    109a:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
		break;
	default:
		break;
	}
	/*Speed*/
	if (speed > 100) {
    109e:	8b 81       	ldd	r24, Y+3	; 0x03
    10a0:	85 36       	cpi	r24, 0x65	; 101
    10a2:	10 f0       	brcs	.+4      	; 0x10a8 <DcMotor_Rotate+0x82>
		speed = 100;
    10a4:	84 e6       	ldi	r24, 0x64	; 100
    10a6:	8b 83       	std	Y+3, r24	; 0x03
	}
	if (speed < 0) {
		speed = 0;
	}
	duty_cycle = ((float32) speed / 100) * REG_TIMER_0_SIZE;
    10a8:	8b 81       	ldd	r24, Y+3	; 0x03
    10aa:	88 2f       	mov	r24, r24
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	a0 e0       	ldi	r26, 0x00	; 0
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	bc 01       	movw	r22, r24
    10b4:	cd 01       	movw	r24, r26
    10b6:	0e 94 1e 05 	call	0xa3c	; 0xa3c <__floatunsisf>
    10ba:	dc 01       	movw	r26, r24
    10bc:	cb 01       	movw	r24, r22
    10be:	bc 01       	movw	r22, r24
    10c0:	cd 01       	movw	r24, r26
    10c2:	20 e0       	ldi	r18, 0x00	; 0
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	48 ec       	ldi	r20, 0xC8	; 200
    10c8:	52 e4       	ldi	r21, 0x42	; 66
    10ca:	0e 94 8e 03 	call	0x71c	; 0x71c <__divsf3>
    10ce:	dc 01       	movw	r26, r24
    10d0:	cb 01       	movw	r24, r22
    10d2:	bc 01       	movw	r22, r24
    10d4:	cd 01       	movw	r24, r26
    10d6:	20 e0       	ldi	r18, 0x00	; 0
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	4f e7       	ldi	r20, 0x7F	; 127
    10dc:	53 e4       	ldi	r21, 0x43	; 67
    10de:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    10e2:	dc 01       	movw	r26, r24
    10e4:	cb 01       	movw	r24, r22
    10e6:	bc 01       	movw	r22, r24
    10e8:	cd 01       	movw	r24, r26
    10ea:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    10ee:	dc 01       	movw	r26, r24
    10f0:	cb 01       	movw	r24, r22
    10f2:	89 83       	std	Y+1, r24	; 0x01
	PWM_Timer0_Start(duty_cycle);
    10f4:	89 81       	ldd	r24, Y+1	; 0x01
    10f6:	0e 94 18 12 	call	0x2430	; 0x2430 <PWM_Timer0_Start>

}
    10fa:	0f 90       	pop	r0
    10fc:	0f 90       	pop	r0
    10fe:	0f 90       	pop	r0
    1100:	0f 90       	pop	r0
    1102:	0f 90       	pop	r0
    1104:	cf 91       	pop	r28
    1106:	df 91       	pop	r29
    1108:	08 95       	ret

0000110a <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num,
		GPIO_PinDirectionType direction) {
    110a:	df 93       	push	r29
    110c:	cf 93       	push	r28
    110e:	00 d0       	rcall	.+0      	; 0x1110 <GPIO_setupPinDirection+0x6>
    1110:	00 d0       	rcall	.+0      	; 0x1112 <GPIO_setupPinDirection+0x8>
    1112:	0f 92       	push	r0
    1114:	cd b7       	in	r28, 0x3d	; 61
    1116:	de b7       	in	r29, 0x3e	; 62
    1118:	89 83       	std	Y+1, r24	; 0x01
    111a:	6a 83       	std	Y+2, r22	; 0x02
    111c:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)) {
    111e:	8a 81       	ldd	r24, Y+2	; 0x02
    1120:	88 30       	cpi	r24, 0x08	; 8
    1122:	08 f0       	brcs	.+2      	; 0x1126 <GPIO_setupPinDirection+0x1c>
    1124:	d5 c0       	rjmp	.+426    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
    1126:	89 81       	ldd	r24, Y+1	; 0x01
    1128:	84 30       	cpi	r24, 0x04	; 4
    112a:	08 f0       	brcs	.+2      	; 0x112e <GPIO_setupPinDirection+0x24>
    112c:	d1 c0       	rjmp	.+418    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	} else {
		/* Setup the pin direction as required */
		switch (port_num) {
    112e:	89 81       	ldd	r24, Y+1	; 0x01
    1130:	28 2f       	mov	r18, r24
    1132:	30 e0       	ldi	r19, 0x00	; 0
    1134:	3d 83       	std	Y+5, r19	; 0x05
    1136:	2c 83       	std	Y+4, r18	; 0x04
    1138:	8c 81       	ldd	r24, Y+4	; 0x04
    113a:	9d 81       	ldd	r25, Y+5	; 0x05
    113c:	81 30       	cpi	r24, 0x01	; 1
    113e:	91 05       	cpc	r25, r1
    1140:	09 f4       	brne	.+2      	; 0x1144 <GPIO_setupPinDirection+0x3a>
    1142:	43 c0       	rjmp	.+134    	; 0x11ca <GPIO_setupPinDirection+0xc0>
    1144:	2c 81       	ldd	r18, Y+4	; 0x04
    1146:	3d 81       	ldd	r19, Y+5	; 0x05
    1148:	22 30       	cpi	r18, 0x02	; 2
    114a:	31 05       	cpc	r19, r1
    114c:	2c f4       	brge	.+10     	; 0x1158 <GPIO_setupPinDirection+0x4e>
    114e:	8c 81       	ldd	r24, Y+4	; 0x04
    1150:	9d 81       	ldd	r25, Y+5	; 0x05
    1152:	00 97       	sbiw	r24, 0x00	; 0
    1154:	71 f0       	breq	.+28     	; 0x1172 <GPIO_setupPinDirection+0x68>
    1156:	bc c0       	rjmp	.+376    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
    1158:	2c 81       	ldd	r18, Y+4	; 0x04
    115a:	3d 81       	ldd	r19, Y+5	; 0x05
    115c:	22 30       	cpi	r18, 0x02	; 2
    115e:	31 05       	cpc	r19, r1
    1160:	09 f4       	brne	.+2      	; 0x1164 <GPIO_setupPinDirection+0x5a>
    1162:	5f c0       	rjmp	.+190    	; 0x1222 <GPIO_setupPinDirection+0x118>
    1164:	8c 81       	ldd	r24, Y+4	; 0x04
    1166:	9d 81       	ldd	r25, Y+5	; 0x05
    1168:	83 30       	cpi	r24, 0x03	; 3
    116a:	91 05       	cpc	r25, r1
    116c:	09 f4       	brne	.+2      	; 0x1170 <GPIO_setupPinDirection+0x66>
    116e:	85 c0       	rjmp	.+266    	; 0x127a <GPIO_setupPinDirection+0x170>
    1170:	af c0       	rjmp	.+350    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
		case PORTA_ID:
			if (direction == PIN_OUTPUT) {
    1172:	8b 81       	ldd	r24, Y+3	; 0x03
    1174:	81 30       	cpi	r24, 0x01	; 1
    1176:	a1 f4       	brne	.+40     	; 0x11a0 <GPIO_setupPinDirection+0x96>
				SET_BIT(DDRA, pin_num);
    1178:	aa e3       	ldi	r26, 0x3A	; 58
    117a:	b0 e0       	ldi	r27, 0x00	; 0
    117c:	ea e3       	ldi	r30, 0x3A	; 58
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	80 81       	ld	r24, Z
    1182:	48 2f       	mov	r20, r24
    1184:	8a 81       	ldd	r24, Y+2	; 0x02
    1186:	28 2f       	mov	r18, r24
    1188:	30 e0       	ldi	r19, 0x00	; 0
    118a:	81 e0       	ldi	r24, 0x01	; 1
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	02 2e       	mov	r0, r18
    1190:	02 c0       	rjmp	.+4      	; 0x1196 <GPIO_setupPinDirection+0x8c>
    1192:	88 0f       	add	r24, r24
    1194:	99 1f       	adc	r25, r25
    1196:	0a 94       	dec	r0
    1198:	e2 f7       	brpl	.-8      	; 0x1192 <GPIO_setupPinDirection+0x88>
    119a:	84 2b       	or	r24, r20
    119c:	8c 93       	st	X, r24
    119e:	98 c0       	rjmp	.+304    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRA, pin_num);
    11a0:	aa e3       	ldi	r26, 0x3A	; 58
    11a2:	b0 e0       	ldi	r27, 0x00	; 0
    11a4:	ea e3       	ldi	r30, 0x3A	; 58
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	80 81       	ld	r24, Z
    11aa:	48 2f       	mov	r20, r24
    11ac:	8a 81       	ldd	r24, Y+2	; 0x02
    11ae:	28 2f       	mov	r18, r24
    11b0:	30 e0       	ldi	r19, 0x00	; 0
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	02 2e       	mov	r0, r18
    11b8:	02 c0       	rjmp	.+4      	; 0x11be <GPIO_setupPinDirection+0xb4>
    11ba:	88 0f       	add	r24, r24
    11bc:	99 1f       	adc	r25, r25
    11be:	0a 94       	dec	r0
    11c0:	e2 f7       	brpl	.-8      	; 0x11ba <GPIO_setupPinDirection+0xb0>
    11c2:	80 95       	com	r24
    11c4:	84 23       	and	r24, r20
    11c6:	8c 93       	st	X, r24
    11c8:	83 c0       	rjmp	.+262    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if (direction == PIN_OUTPUT) {
    11ca:	8b 81       	ldd	r24, Y+3	; 0x03
    11cc:	81 30       	cpi	r24, 0x01	; 1
    11ce:	a1 f4       	brne	.+40     	; 0x11f8 <GPIO_setupPinDirection+0xee>
				SET_BIT(DDRB, pin_num);
    11d0:	a7 e3       	ldi	r26, 0x37	; 55
    11d2:	b0 e0       	ldi	r27, 0x00	; 0
    11d4:	e7 e3       	ldi	r30, 0x37	; 55
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	80 81       	ld	r24, Z
    11da:	48 2f       	mov	r20, r24
    11dc:	8a 81       	ldd	r24, Y+2	; 0x02
    11de:	28 2f       	mov	r18, r24
    11e0:	30 e0       	ldi	r19, 0x00	; 0
    11e2:	81 e0       	ldi	r24, 0x01	; 1
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	02 2e       	mov	r0, r18
    11e8:	02 c0       	rjmp	.+4      	; 0x11ee <GPIO_setupPinDirection+0xe4>
    11ea:	88 0f       	add	r24, r24
    11ec:	99 1f       	adc	r25, r25
    11ee:	0a 94       	dec	r0
    11f0:	e2 f7       	brpl	.-8      	; 0x11ea <GPIO_setupPinDirection+0xe0>
    11f2:	84 2b       	or	r24, r20
    11f4:	8c 93       	st	X, r24
    11f6:	6c c0       	rjmp	.+216    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRB, pin_num);
    11f8:	a7 e3       	ldi	r26, 0x37	; 55
    11fa:	b0 e0       	ldi	r27, 0x00	; 0
    11fc:	e7 e3       	ldi	r30, 0x37	; 55
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	80 81       	ld	r24, Z
    1202:	48 2f       	mov	r20, r24
    1204:	8a 81       	ldd	r24, Y+2	; 0x02
    1206:	28 2f       	mov	r18, r24
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	81 e0       	ldi	r24, 0x01	; 1
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	02 2e       	mov	r0, r18
    1210:	02 c0       	rjmp	.+4      	; 0x1216 <GPIO_setupPinDirection+0x10c>
    1212:	88 0f       	add	r24, r24
    1214:	99 1f       	adc	r25, r25
    1216:	0a 94       	dec	r0
    1218:	e2 f7       	brpl	.-8      	; 0x1212 <GPIO_setupPinDirection+0x108>
    121a:	80 95       	com	r24
    121c:	84 23       	and	r24, r20
    121e:	8c 93       	st	X, r24
    1220:	57 c0       	rjmp	.+174    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if (direction == PIN_OUTPUT) {
    1222:	8b 81       	ldd	r24, Y+3	; 0x03
    1224:	81 30       	cpi	r24, 0x01	; 1
    1226:	a1 f4       	brne	.+40     	; 0x1250 <GPIO_setupPinDirection+0x146>
				SET_BIT(DDRC, pin_num);
    1228:	a4 e3       	ldi	r26, 0x34	; 52
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	e4 e3       	ldi	r30, 0x34	; 52
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	48 2f       	mov	r20, r24
    1234:	8a 81       	ldd	r24, Y+2	; 0x02
    1236:	28 2f       	mov	r18, r24
    1238:	30 e0       	ldi	r19, 0x00	; 0
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	02 2e       	mov	r0, r18
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <GPIO_setupPinDirection+0x13c>
    1242:	88 0f       	add	r24, r24
    1244:	99 1f       	adc	r25, r25
    1246:	0a 94       	dec	r0
    1248:	e2 f7       	brpl	.-8      	; 0x1242 <GPIO_setupPinDirection+0x138>
    124a:	84 2b       	or	r24, r20
    124c:	8c 93       	st	X, r24
    124e:	40 c0       	rjmp	.+128    	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRC, pin_num);
    1250:	a4 e3       	ldi	r26, 0x34	; 52
    1252:	b0 e0       	ldi	r27, 0x00	; 0
    1254:	e4 e3       	ldi	r30, 0x34	; 52
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	48 2f       	mov	r20, r24
    125c:	8a 81       	ldd	r24, Y+2	; 0x02
    125e:	28 2f       	mov	r18, r24
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	81 e0       	ldi	r24, 0x01	; 1
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	02 2e       	mov	r0, r18
    1268:	02 c0       	rjmp	.+4      	; 0x126e <GPIO_setupPinDirection+0x164>
    126a:	88 0f       	add	r24, r24
    126c:	99 1f       	adc	r25, r25
    126e:	0a 94       	dec	r0
    1270:	e2 f7       	brpl	.-8      	; 0x126a <GPIO_setupPinDirection+0x160>
    1272:	80 95       	com	r24
    1274:	84 23       	and	r24, r20
    1276:	8c 93       	st	X, r24
    1278:	2b c0       	rjmp	.+86     	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if (direction == PIN_OUTPUT) {
    127a:	8b 81       	ldd	r24, Y+3	; 0x03
    127c:	81 30       	cpi	r24, 0x01	; 1
    127e:	a1 f4       	brne	.+40     	; 0x12a8 <GPIO_setupPinDirection+0x19e>
				SET_BIT(DDRD, pin_num);
    1280:	a1 e3       	ldi	r26, 0x31	; 49
    1282:	b0 e0       	ldi	r27, 0x00	; 0
    1284:	e1 e3       	ldi	r30, 0x31	; 49
    1286:	f0 e0       	ldi	r31, 0x00	; 0
    1288:	80 81       	ld	r24, Z
    128a:	48 2f       	mov	r20, r24
    128c:	8a 81       	ldd	r24, Y+2	; 0x02
    128e:	28 2f       	mov	r18, r24
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	81 e0       	ldi	r24, 0x01	; 1
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	02 2e       	mov	r0, r18
    1298:	02 c0       	rjmp	.+4      	; 0x129e <GPIO_setupPinDirection+0x194>
    129a:	88 0f       	add	r24, r24
    129c:	99 1f       	adc	r25, r25
    129e:	0a 94       	dec	r0
    12a0:	e2 f7       	brpl	.-8      	; 0x129a <GPIO_setupPinDirection+0x190>
    12a2:	84 2b       	or	r24, r20
    12a4:	8c 93       	st	X, r24
    12a6:	14 c0       	rjmp	.+40     	; 0x12d0 <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRD, pin_num);
    12a8:	a1 e3       	ldi	r26, 0x31	; 49
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e1 e3       	ldi	r30, 0x31	; 49
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	48 2f       	mov	r20, r24
    12b4:	8a 81       	ldd	r24, Y+2	; 0x02
    12b6:	28 2f       	mov	r18, r24
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	81 e0       	ldi	r24, 0x01	; 1
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	02 2e       	mov	r0, r18
    12c0:	02 c0       	rjmp	.+4      	; 0x12c6 <GPIO_setupPinDirection+0x1bc>
    12c2:	88 0f       	add	r24, r24
    12c4:	99 1f       	adc	r25, r25
    12c6:	0a 94       	dec	r0
    12c8:	e2 f7       	brpl	.-8      	; 0x12c2 <GPIO_setupPinDirection+0x1b8>
    12ca:	80 95       	com	r24
    12cc:	84 23       	and	r24, r20
    12ce:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    12d0:	0f 90       	pop	r0
    12d2:	0f 90       	pop	r0
    12d4:	0f 90       	pop	r0
    12d6:	0f 90       	pop	r0
    12d8:	0f 90       	pop	r0
    12da:	cf 91       	pop	r28
    12dc:	df 91       	pop	r29
    12de:	08 95       	ret

000012e0 <GPIO_writePin>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value) {
    12e0:	df 93       	push	r29
    12e2:	cf 93       	push	r28
    12e4:	00 d0       	rcall	.+0      	; 0x12e6 <GPIO_writePin+0x6>
    12e6:	00 d0       	rcall	.+0      	; 0x12e8 <GPIO_writePin+0x8>
    12e8:	0f 92       	push	r0
    12ea:	cd b7       	in	r28, 0x3d	; 61
    12ec:	de b7       	in	r29, 0x3e	; 62
    12ee:	89 83       	std	Y+1, r24	; 0x01
    12f0:	6a 83       	std	Y+2, r22	; 0x02
    12f2:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)) {
    12f4:	8a 81       	ldd	r24, Y+2	; 0x02
    12f6:	88 30       	cpi	r24, 0x08	; 8
    12f8:	08 f0       	brcs	.+2      	; 0x12fc <GPIO_writePin+0x1c>
    12fa:	d5 c0       	rjmp	.+426    	; 0x14a6 <GPIO_writePin+0x1c6>
    12fc:	89 81       	ldd	r24, Y+1	; 0x01
    12fe:	84 30       	cpi	r24, 0x04	; 4
    1300:	08 f0       	brcs	.+2      	; 0x1304 <GPIO_writePin+0x24>
    1302:	d1 c0       	rjmp	.+418    	; 0x14a6 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	} else {
		/* Write the pin value as required */
		switch (port_num) {
    1304:	89 81       	ldd	r24, Y+1	; 0x01
    1306:	28 2f       	mov	r18, r24
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	3d 83       	std	Y+5, r19	; 0x05
    130c:	2c 83       	std	Y+4, r18	; 0x04
    130e:	8c 81       	ldd	r24, Y+4	; 0x04
    1310:	9d 81       	ldd	r25, Y+5	; 0x05
    1312:	81 30       	cpi	r24, 0x01	; 1
    1314:	91 05       	cpc	r25, r1
    1316:	09 f4       	brne	.+2      	; 0x131a <GPIO_writePin+0x3a>
    1318:	43 c0       	rjmp	.+134    	; 0x13a0 <GPIO_writePin+0xc0>
    131a:	2c 81       	ldd	r18, Y+4	; 0x04
    131c:	3d 81       	ldd	r19, Y+5	; 0x05
    131e:	22 30       	cpi	r18, 0x02	; 2
    1320:	31 05       	cpc	r19, r1
    1322:	2c f4       	brge	.+10     	; 0x132e <GPIO_writePin+0x4e>
    1324:	8c 81       	ldd	r24, Y+4	; 0x04
    1326:	9d 81       	ldd	r25, Y+5	; 0x05
    1328:	00 97       	sbiw	r24, 0x00	; 0
    132a:	71 f0       	breq	.+28     	; 0x1348 <GPIO_writePin+0x68>
    132c:	bc c0       	rjmp	.+376    	; 0x14a6 <GPIO_writePin+0x1c6>
    132e:	2c 81       	ldd	r18, Y+4	; 0x04
    1330:	3d 81       	ldd	r19, Y+5	; 0x05
    1332:	22 30       	cpi	r18, 0x02	; 2
    1334:	31 05       	cpc	r19, r1
    1336:	09 f4       	brne	.+2      	; 0x133a <GPIO_writePin+0x5a>
    1338:	5f c0       	rjmp	.+190    	; 0x13f8 <GPIO_writePin+0x118>
    133a:	8c 81       	ldd	r24, Y+4	; 0x04
    133c:	9d 81       	ldd	r25, Y+5	; 0x05
    133e:	83 30       	cpi	r24, 0x03	; 3
    1340:	91 05       	cpc	r25, r1
    1342:	09 f4       	brne	.+2      	; 0x1346 <GPIO_writePin+0x66>
    1344:	85 c0       	rjmp	.+266    	; 0x1450 <GPIO_writePin+0x170>
    1346:	af c0       	rjmp	.+350    	; 0x14a6 <GPIO_writePin+0x1c6>
		case PORTA_ID:
			if (value == LOGIC_HIGH) {
    1348:	8b 81       	ldd	r24, Y+3	; 0x03
    134a:	81 30       	cpi	r24, 0x01	; 1
    134c:	a1 f4       	brne	.+40     	; 0x1376 <GPIO_writePin+0x96>
				SET_BIT(PORTA, pin_num);
    134e:	ab e3       	ldi	r26, 0x3B	; 59
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	eb e3       	ldi	r30, 0x3B	; 59
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	48 2f       	mov	r20, r24
    135a:	8a 81       	ldd	r24, Y+2	; 0x02
    135c:	28 2f       	mov	r18, r24
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	02 2e       	mov	r0, r18
    1366:	02 c0       	rjmp	.+4      	; 0x136c <GPIO_writePin+0x8c>
    1368:	88 0f       	add	r24, r24
    136a:	99 1f       	adc	r25, r25
    136c:	0a 94       	dec	r0
    136e:	e2 f7       	brpl	.-8      	; 0x1368 <GPIO_writePin+0x88>
    1370:	84 2b       	or	r24, r20
    1372:	8c 93       	st	X, r24
    1374:	98 c0       	rjmp	.+304    	; 0x14a6 <GPIO_writePin+0x1c6>
			} else {
				CLEAR_BIT(PORTA, pin_num);
    1376:	ab e3       	ldi	r26, 0x3B	; 59
    1378:	b0 e0       	ldi	r27, 0x00	; 0
    137a:	eb e3       	ldi	r30, 0x3B	; 59
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	80 81       	ld	r24, Z
    1380:	48 2f       	mov	r20, r24
    1382:	8a 81       	ldd	r24, Y+2	; 0x02
    1384:	28 2f       	mov	r18, r24
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	02 2e       	mov	r0, r18
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <GPIO_writePin+0xb4>
    1390:	88 0f       	add	r24, r24
    1392:	99 1f       	adc	r25, r25
    1394:	0a 94       	dec	r0
    1396:	e2 f7       	brpl	.-8      	; 0x1390 <GPIO_writePin+0xb0>
    1398:	80 95       	com	r24
    139a:	84 23       	and	r24, r20
    139c:	8c 93       	st	X, r24
    139e:	83 c0       	rjmp	.+262    	; 0x14a6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if (value == LOGIC_HIGH) {
    13a0:	8b 81       	ldd	r24, Y+3	; 0x03
    13a2:	81 30       	cpi	r24, 0x01	; 1
    13a4:	a1 f4       	brne	.+40     	; 0x13ce <GPIO_writePin+0xee>
				SET_BIT(PORTB, pin_num);
    13a6:	a8 e3       	ldi	r26, 0x38	; 56
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e8 e3       	ldi	r30, 0x38	; 56
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	48 2f       	mov	r20, r24
    13b2:	8a 81       	ldd	r24, Y+2	; 0x02
    13b4:	28 2f       	mov	r18, r24
    13b6:	30 e0       	ldi	r19, 0x00	; 0
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	02 2e       	mov	r0, r18
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <GPIO_writePin+0xe4>
    13c0:	88 0f       	add	r24, r24
    13c2:	99 1f       	adc	r25, r25
    13c4:	0a 94       	dec	r0
    13c6:	e2 f7       	brpl	.-8      	; 0x13c0 <GPIO_writePin+0xe0>
    13c8:	84 2b       	or	r24, r20
    13ca:	8c 93       	st	X, r24
    13cc:	6c c0       	rjmp	.+216    	; 0x14a6 <GPIO_writePin+0x1c6>
			} else {
				CLEAR_BIT(PORTB, pin_num);
    13ce:	a8 e3       	ldi	r26, 0x38	; 56
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	e8 e3       	ldi	r30, 0x38	; 56
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	48 2f       	mov	r20, r24
    13da:	8a 81       	ldd	r24, Y+2	; 0x02
    13dc:	28 2f       	mov	r18, r24
    13de:	30 e0       	ldi	r19, 0x00	; 0
    13e0:	81 e0       	ldi	r24, 0x01	; 1
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	02 2e       	mov	r0, r18
    13e6:	02 c0       	rjmp	.+4      	; 0x13ec <GPIO_writePin+0x10c>
    13e8:	88 0f       	add	r24, r24
    13ea:	99 1f       	adc	r25, r25
    13ec:	0a 94       	dec	r0
    13ee:	e2 f7       	brpl	.-8      	; 0x13e8 <GPIO_writePin+0x108>
    13f0:	80 95       	com	r24
    13f2:	84 23       	and	r24, r20
    13f4:	8c 93       	st	X, r24
    13f6:	57 c0       	rjmp	.+174    	; 0x14a6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if (value == LOGIC_HIGH) {
    13f8:	8b 81       	ldd	r24, Y+3	; 0x03
    13fa:	81 30       	cpi	r24, 0x01	; 1
    13fc:	a1 f4       	brne	.+40     	; 0x1426 <GPIO_writePin+0x146>
				SET_BIT(PORTC, pin_num);
    13fe:	a5 e3       	ldi	r26, 0x35	; 53
    1400:	b0 e0       	ldi	r27, 0x00	; 0
    1402:	e5 e3       	ldi	r30, 0x35	; 53
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	80 81       	ld	r24, Z
    1408:	48 2f       	mov	r20, r24
    140a:	8a 81       	ldd	r24, Y+2	; 0x02
    140c:	28 2f       	mov	r18, r24
    140e:	30 e0       	ldi	r19, 0x00	; 0
    1410:	81 e0       	ldi	r24, 0x01	; 1
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	02 2e       	mov	r0, r18
    1416:	02 c0       	rjmp	.+4      	; 0x141c <GPIO_writePin+0x13c>
    1418:	88 0f       	add	r24, r24
    141a:	99 1f       	adc	r25, r25
    141c:	0a 94       	dec	r0
    141e:	e2 f7       	brpl	.-8      	; 0x1418 <GPIO_writePin+0x138>
    1420:	84 2b       	or	r24, r20
    1422:	8c 93       	st	X, r24
    1424:	40 c0       	rjmp	.+128    	; 0x14a6 <GPIO_writePin+0x1c6>
			} else {
				CLEAR_BIT(PORTC, pin_num);
    1426:	a5 e3       	ldi	r26, 0x35	; 53
    1428:	b0 e0       	ldi	r27, 0x00	; 0
    142a:	e5 e3       	ldi	r30, 0x35	; 53
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	48 2f       	mov	r20, r24
    1432:	8a 81       	ldd	r24, Y+2	; 0x02
    1434:	28 2f       	mov	r18, r24
    1436:	30 e0       	ldi	r19, 0x00	; 0
    1438:	81 e0       	ldi	r24, 0x01	; 1
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	02 2e       	mov	r0, r18
    143e:	02 c0       	rjmp	.+4      	; 0x1444 <GPIO_writePin+0x164>
    1440:	88 0f       	add	r24, r24
    1442:	99 1f       	adc	r25, r25
    1444:	0a 94       	dec	r0
    1446:	e2 f7       	brpl	.-8      	; 0x1440 <GPIO_writePin+0x160>
    1448:	80 95       	com	r24
    144a:	84 23       	and	r24, r20
    144c:	8c 93       	st	X, r24
    144e:	2b c0       	rjmp	.+86     	; 0x14a6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if (value == LOGIC_HIGH) {
    1450:	8b 81       	ldd	r24, Y+3	; 0x03
    1452:	81 30       	cpi	r24, 0x01	; 1
    1454:	a1 f4       	brne	.+40     	; 0x147e <GPIO_writePin+0x19e>
				SET_BIT(PORTD, pin_num);
    1456:	a2 e3       	ldi	r26, 0x32	; 50
    1458:	b0 e0       	ldi	r27, 0x00	; 0
    145a:	e2 e3       	ldi	r30, 0x32	; 50
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	80 81       	ld	r24, Z
    1460:	48 2f       	mov	r20, r24
    1462:	8a 81       	ldd	r24, Y+2	; 0x02
    1464:	28 2f       	mov	r18, r24
    1466:	30 e0       	ldi	r19, 0x00	; 0
    1468:	81 e0       	ldi	r24, 0x01	; 1
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	02 2e       	mov	r0, r18
    146e:	02 c0       	rjmp	.+4      	; 0x1474 <GPIO_writePin+0x194>
    1470:	88 0f       	add	r24, r24
    1472:	99 1f       	adc	r25, r25
    1474:	0a 94       	dec	r0
    1476:	e2 f7       	brpl	.-8      	; 0x1470 <GPIO_writePin+0x190>
    1478:	84 2b       	or	r24, r20
    147a:	8c 93       	st	X, r24
    147c:	14 c0       	rjmp	.+40     	; 0x14a6 <GPIO_writePin+0x1c6>
			} else {
				CLEAR_BIT(PORTD, pin_num);
    147e:	a2 e3       	ldi	r26, 0x32	; 50
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	e2 e3       	ldi	r30, 0x32	; 50
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	80 81       	ld	r24, Z
    1488:	48 2f       	mov	r20, r24
    148a:	8a 81       	ldd	r24, Y+2	; 0x02
    148c:	28 2f       	mov	r18, r24
    148e:	30 e0       	ldi	r19, 0x00	; 0
    1490:	81 e0       	ldi	r24, 0x01	; 1
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	02 2e       	mov	r0, r18
    1496:	02 c0       	rjmp	.+4      	; 0x149c <GPIO_writePin+0x1bc>
    1498:	88 0f       	add	r24, r24
    149a:	99 1f       	adc	r25, r25
    149c:	0a 94       	dec	r0
    149e:	e2 f7       	brpl	.-8      	; 0x1498 <GPIO_writePin+0x1b8>
    14a0:	80 95       	com	r24
    14a2:	84 23       	and	r24, r20
    14a4:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    14a6:	0f 90       	pop	r0
    14a8:	0f 90       	pop	r0
    14aa:	0f 90       	pop	r0
    14ac:	0f 90       	pop	r0
    14ae:	0f 90       	pop	r0
    14b0:	cf 91       	pop	r28
    14b2:	df 91       	pop	r29
    14b4:	08 95       	ret

000014b6 <GPIO_readPin>:
/*
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num) {
    14b6:	df 93       	push	r29
    14b8:	cf 93       	push	r28
    14ba:	00 d0       	rcall	.+0      	; 0x14bc <GPIO_readPin+0x6>
    14bc:	00 d0       	rcall	.+0      	; 0x14be <GPIO_readPin+0x8>
    14be:	0f 92       	push	r0
    14c0:	cd b7       	in	r28, 0x3d	; 61
    14c2:	de b7       	in	r29, 0x3e	; 62
    14c4:	8a 83       	std	Y+2, r24	; 0x02
    14c6:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    14c8:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)) {
    14ca:	8b 81       	ldd	r24, Y+3	; 0x03
    14cc:	88 30       	cpi	r24, 0x08	; 8
    14ce:	08 f0       	brcs	.+2      	; 0x14d2 <GPIO_readPin+0x1c>
    14d0:	84 c0       	rjmp	.+264    	; 0x15da <GPIO_readPin+0x124>
    14d2:	8a 81       	ldd	r24, Y+2	; 0x02
    14d4:	84 30       	cpi	r24, 0x04	; 4
    14d6:	08 f0       	brcs	.+2      	; 0x14da <GPIO_readPin+0x24>
    14d8:	80 c0       	rjmp	.+256    	; 0x15da <GPIO_readPin+0x124>
		/* Do Nothing */
	} else {
		/* Read the pin value as required */
		switch (port_num) {
    14da:	8a 81       	ldd	r24, Y+2	; 0x02
    14dc:	28 2f       	mov	r18, r24
    14de:	30 e0       	ldi	r19, 0x00	; 0
    14e0:	3d 83       	std	Y+5, r19	; 0x05
    14e2:	2c 83       	std	Y+4, r18	; 0x04
    14e4:	4c 81       	ldd	r20, Y+4	; 0x04
    14e6:	5d 81       	ldd	r21, Y+5	; 0x05
    14e8:	41 30       	cpi	r20, 0x01	; 1
    14ea:	51 05       	cpc	r21, r1
    14ec:	79 f1       	breq	.+94     	; 0x154c <GPIO_readPin+0x96>
    14ee:	8c 81       	ldd	r24, Y+4	; 0x04
    14f0:	9d 81       	ldd	r25, Y+5	; 0x05
    14f2:	82 30       	cpi	r24, 0x02	; 2
    14f4:	91 05       	cpc	r25, r1
    14f6:	34 f4       	brge	.+12     	; 0x1504 <GPIO_readPin+0x4e>
    14f8:	2c 81       	ldd	r18, Y+4	; 0x04
    14fa:	3d 81       	ldd	r19, Y+5	; 0x05
    14fc:	21 15       	cp	r18, r1
    14fe:	31 05       	cpc	r19, r1
    1500:	69 f0       	breq	.+26     	; 0x151c <GPIO_readPin+0x66>
    1502:	6b c0       	rjmp	.+214    	; 0x15da <GPIO_readPin+0x124>
    1504:	4c 81       	ldd	r20, Y+4	; 0x04
    1506:	5d 81       	ldd	r21, Y+5	; 0x05
    1508:	42 30       	cpi	r20, 0x02	; 2
    150a:	51 05       	cpc	r21, r1
    150c:	b9 f1       	breq	.+110    	; 0x157c <GPIO_readPin+0xc6>
    150e:	8c 81       	ldd	r24, Y+4	; 0x04
    1510:	9d 81       	ldd	r25, Y+5	; 0x05
    1512:	83 30       	cpi	r24, 0x03	; 3
    1514:	91 05       	cpc	r25, r1
    1516:	09 f4       	brne	.+2      	; 0x151a <GPIO_readPin+0x64>
    1518:	49 c0       	rjmp	.+146    	; 0x15ac <GPIO_readPin+0xf6>
    151a:	5f c0       	rjmp	.+190    	; 0x15da <GPIO_readPin+0x124>
		case PORTA_ID:
			if (BIT_IS_SET(PINA, pin_num)) {
    151c:	e9 e3       	ldi	r30, 0x39	; 57
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	80 81       	ld	r24, Z
    1522:	28 2f       	mov	r18, r24
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	8b 81       	ldd	r24, Y+3	; 0x03
    1528:	88 2f       	mov	r24, r24
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	a9 01       	movw	r20, r18
    152e:	02 c0       	rjmp	.+4      	; 0x1534 <GPIO_readPin+0x7e>
    1530:	55 95       	asr	r21
    1532:	47 95       	ror	r20
    1534:	8a 95       	dec	r24
    1536:	e2 f7       	brpl	.-8      	; 0x1530 <GPIO_readPin+0x7a>
    1538:	ca 01       	movw	r24, r20
    153a:	81 70       	andi	r24, 0x01	; 1
    153c:	90 70       	andi	r25, 0x00	; 0
    153e:	88 23       	and	r24, r24
    1540:	19 f0       	breq	.+6      	; 0x1548 <GPIO_readPin+0x92>
				pin_value = LOGIC_HIGH;
    1542:	81 e0       	ldi	r24, 0x01	; 1
    1544:	89 83       	std	Y+1, r24	; 0x01
    1546:	49 c0       	rjmp	.+146    	; 0x15da <GPIO_readPin+0x124>
			} else {
				pin_value = LOGIC_LOW;
    1548:	19 82       	std	Y+1, r1	; 0x01
    154a:	47 c0       	rjmp	.+142    	; 0x15da <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if (BIT_IS_SET(PINB, pin_num)) {
    154c:	e6 e3       	ldi	r30, 0x36	; 54
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	28 2f       	mov	r18, r24
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	8b 81       	ldd	r24, Y+3	; 0x03
    1558:	88 2f       	mov	r24, r24
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	a9 01       	movw	r20, r18
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <GPIO_readPin+0xae>
    1560:	55 95       	asr	r21
    1562:	47 95       	ror	r20
    1564:	8a 95       	dec	r24
    1566:	e2 f7       	brpl	.-8      	; 0x1560 <GPIO_readPin+0xaa>
    1568:	ca 01       	movw	r24, r20
    156a:	81 70       	andi	r24, 0x01	; 1
    156c:	90 70       	andi	r25, 0x00	; 0
    156e:	88 23       	and	r24, r24
    1570:	19 f0       	breq	.+6      	; 0x1578 <GPIO_readPin+0xc2>
				pin_value = LOGIC_HIGH;
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	89 83       	std	Y+1, r24	; 0x01
    1576:	31 c0       	rjmp	.+98     	; 0x15da <GPIO_readPin+0x124>
			} else {
				pin_value = LOGIC_LOW;
    1578:	19 82       	std	Y+1, r1	; 0x01
    157a:	2f c0       	rjmp	.+94     	; 0x15da <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if (BIT_IS_SET(PINC, pin_num)) {
    157c:	e3 e3       	ldi	r30, 0x33	; 51
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	28 2f       	mov	r18, r24
    1584:	30 e0       	ldi	r19, 0x00	; 0
    1586:	8b 81       	ldd	r24, Y+3	; 0x03
    1588:	88 2f       	mov	r24, r24
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	a9 01       	movw	r20, r18
    158e:	02 c0       	rjmp	.+4      	; 0x1594 <GPIO_readPin+0xde>
    1590:	55 95       	asr	r21
    1592:	47 95       	ror	r20
    1594:	8a 95       	dec	r24
    1596:	e2 f7       	brpl	.-8      	; 0x1590 <GPIO_readPin+0xda>
    1598:	ca 01       	movw	r24, r20
    159a:	81 70       	andi	r24, 0x01	; 1
    159c:	90 70       	andi	r25, 0x00	; 0
    159e:	88 23       	and	r24, r24
    15a0:	19 f0       	breq	.+6      	; 0x15a8 <GPIO_readPin+0xf2>
				pin_value = LOGIC_HIGH;
    15a2:	81 e0       	ldi	r24, 0x01	; 1
    15a4:	89 83       	std	Y+1, r24	; 0x01
    15a6:	19 c0       	rjmp	.+50     	; 0x15da <GPIO_readPin+0x124>
			} else {
				pin_value = LOGIC_LOW;
    15a8:	19 82       	std	Y+1, r1	; 0x01
    15aa:	17 c0       	rjmp	.+46     	; 0x15da <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if (BIT_IS_SET(PIND, pin_num)) {
    15ac:	e0 e3       	ldi	r30, 0x30	; 48
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	80 81       	ld	r24, Z
    15b2:	28 2f       	mov	r18, r24
    15b4:	30 e0       	ldi	r19, 0x00	; 0
    15b6:	8b 81       	ldd	r24, Y+3	; 0x03
    15b8:	88 2f       	mov	r24, r24
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	a9 01       	movw	r20, r18
    15be:	02 c0       	rjmp	.+4      	; 0x15c4 <GPIO_readPin+0x10e>
    15c0:	55 95       	asr	r21
    15c2:	47 95       	ror	r20
    15c4:	8a 95       	dec	r24
    15c6:	e2 f7       	brpl	.-8      	; 0x15c0 <GPIO_readPin+0x10a>
    15c8:	ca 01       	movw	r24, r20
    15ca:	81 70       	andi	r24, 0x01	; 1
    15cc:	90 70       	andi	r25, 0x00	; 0
    15ce:	88 23       	and	r24, r24
    15d0:	19 f0       	breq	.+6      	; 0x15d8 <GPIO_readPin+0x122>
				pin_value = LOGIC_HIGH;
    15d2:	81 e0       	ldi	r24, 0x01	; 1
    15d4:	89 83       	std	Y+1, r24	; 0x01
    15d6:	01 c0       	rjmp	.+2      	; 0x15da <GPIO_readPin+0x124>
			} else {
				pin_value = LOGIC_LOW;
    15d8:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    15da:	89 81       	ldd	r24, Y+1	; 0x01
}
    15dc:	0f 90       	pop	r0
    15de:	0f 90       	pop	r0
    15e0:	0f 90       	pop	r0
    15e2:	0f 90       	pop	r0
    15e4:	0f 90       	pop	r0
    15e6:	cf 91       	pop	r28
    15e8:	df 91       	pop	r29
    15ea:	08 95       	ret

000015ec <GPIO_setupPortDirection>:
 * Setup the direction of the required port all pins input/output.
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction) {
    15ec:	df 93       	push	r29
    15ee:	cf 93       	push	r28
    15f0:	00 d0       	rcall	.+0      	; 0x15f2 <GPIO_setupPortDirection+0x6>
    15f2:	00 d0       	rcall	.+0      	; 0x15f4 <GPIO_setupPortDirection+0x8>
    15f4:	cd b7       	in	r28, 0x3d	; 61
    15f6:	de b7       	in	r29, 0x3e	; 62
    15f8:	89 83       	std	Y+1, r24	; 0x01
    15fa:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS) {
    15fc:	89 81       	ldd	r24, Y+1	; 0x01
    15fe:	84 30       	cpi	r24, 0x04	; 4
    1600:	90 f5       	brcc	.+100    	; 0x1666 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	} else {
		/* Setup the port direction as required */
		switch (port_num) {
    1602:	89 81       	ldd	r24, Y+1	; 0x01
    1604:	28 2f       	mov	r18, r24
    1606:	30 e0       	ldi	r19, 0x00	; 0
    1608:	3c 83       	std	Y+4, r19	; 0x04
    160a:	2b 83       	std	Y+3, r18	; 0x03
    160c:	8b 81       	ldd	r24, Y+3	; 0x03
    160e:	9c 81       	ldd	r25, Y+4	; 0x04
    1610:	81 30       	cpi	r24, 0x01	; 1
    1612:	91 05       	cpc	r25, r1
    1614:	d1 f0       	breq	.+52     	; 0x164a <GPIO_setupPortDirection+0x5e>
    1616:	2b 81       	ldd	r18, Y+3	; 0x03
    1618:	3c 81       	ldd	r19, Y+4	; 0x04
    161a:	22 30       	cpi	r18, 0x02	; 2
    161c:	31 05       	cpc	r19, r1
    161e:	2c f4       	brge	.+10     	; 0x162a <GPIO_setupPortDirection+0x3e>
    1620:	8b 81       	ldd	r24, Y+3	; 0x03
    1622:	9c 81       	ldd	r25, Y+4	; 0x04
    1624:	00 97       	sbiw	r24, 0x00	; 0
    1626:	61 f0       	breq	.+24     	; 0x1640 <GPIO_setupPortDirection+0x54>
    1628:	1e c0       	rjmp	.+60     	; 0x1666 <GPIO_setupPortDirection+0x7a>
    162a:	2b 81       	ldd	r18, Y+3	; 0x03
    162c:	3c 81       	ldd	r19, Y+4	; 0x04
    162e:	22 30       	cpi	r18, 0x02	; 2
    1630:	31 05       	cpc	r19, r1
    1632:	81 f0       	breq	.+32     	; 0x1654 <GPIO_setupPortDirection+0x68>
    1634:	8b 81       	ldd	r24, Y+3	; 0x03
    1636:	9c 81       	ldd	r25, Y+4	; 0x04
    1638:	83 30       	cpi	r24, 0x03	; 3
    163a:	91 05       	cpc	r25, r1
    163c:	81 f0       	breq	.+32     	; 0x165e <GPIO_setupPortDirection+0x72>
    163e:	13 c0       	rjmp	.+38     	; 0x1666 <GPIO_setupPortDirection+0x7a>
		case PORTA_ID:
			DDRA = direction;
    1640:	ea e3       	ldi	r30, 0x3A	; 58
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	8a 81       	ldd	r24, Y+2	; 0x02
    1646:	80 83       	st	Z, r24
    1648:	0e c0       	rjmp	.+28     	; 0x1666 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    164a:	e7 e3       	ldi	r30, 0x37	; 55
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	8a 81       	ldd	r24, Y+2	; 0x02
    1650:	80 83       	st	Z, r24
    1652:	09 c0       	rjmp	.+18     	; 0x1666 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1654:	e4 e3       	ldi	r30, 0x34	; 52
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	8a 81       	ldd	r24, Y+2	; 0x02
    165a:	80 83       	st	Z, r24
    165c:	04 c0       	rjmp	.+8      	; 0x1666 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    165e:	e1 e3       	ldi	r30, 0x31	; 49
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	8a 81       	ldd	r24, Y+2	; 0x02
    1664:	80 83       	st	Z, r24
			break;
		}
	}
}
    1666:	0f 90       	pop	r0
    1668:	0f 90       	pop	r0
    166a:	0f 90       	pop	r0
    166c:	0f 90       	pop	r0
    166e:	cf 91       	pop	r28
    1670:	df 91       	pop	r29
    1672:	08 95       	ret

00001674 <GPIO_writePort>:
 * Write the value on the required port.
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value) {
    1674:	df 93       	push	r29
    1676:	cf 93       	push	r28
    1678:	00 d0       	rcall	.+0      	; 0x167a <GPIO_writePort+0x6>
    167a:	00 d0       	rcall	.+0      	; 0x167c <GPIO_writePort+0x8>
    167c:	cd b7       	in	r28, 0x3d	; 61
    167e:	de b7       	in	r29, 0x3e	; 62
    1680:	89 83       	std	Y+1, r24	; 0x01
    1682:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS) {
    1684:	89 81       	ldd	r24, Y+1	; 0x01
    1686:	84 30       	cpi	r24, 0x04	; 4
    1688:	90 f5       	brcc	.+100    	; 0x16ee <GPIO_writePort+0x7a>
		/* Do Nothing */
	} else {
		/* Write the port value as required */
		switch (port_num) {
    168a:	89 81       	ldd	r24, Y+1	; 0x01
    168c:	28 2f       	mov	r18, r24
    168e:	30 e0       	ldi	r19, 0x00	; 0
    1690:	3c 83       	std	Y+4, r19	; 0x04
    1692:	2b 83       	std	Y+3, r18	; 0x03
    1694:	8b 81       	ldd	r24, Y+3	; 0x03
    1696:	9c 81       	ldd	r25, Y+4	; 0x04
    1698:	81 30       	cpi	r24, 0x01	; 1
    169a:	91 05       	cpc	r25, r1
    169c:	d1 f0       	breq	.+52     	; 0x16d2 <GPIO_writePort+0x5e>
    169e:	2b 81       	ldd	r18, Y+3	; 0x03
    16a0:	3c 81       	ldd	r19, Y+4	; 0x04
    16a2:	22 30       	cpi	r18, 0x02	; 2
    16a4:	31 05       	cpc	r19, r1
    16a6:	2c f4       	brge	.+10     	; 0x16b2 <GPIO_writePort+0x3e>
    16a8:	8b 81       	ldd	r24, Y+3	; 0x03
    16aa:	9c 81       	ldd	r25, Y+4	; 0x04
    16ac:	00 97       	sbiw	r24, 0x00	; 0
    16ae:	61 f0       	breq	.+24     	; 0x16c8 <GPIO_writePort+0x54>
    16b0:	1e c0       	rjmp	.+60     	; 0x16ee <GPIO_writePort+0x7a>
    16b2:	2b 81       	ldd	r18, Y+3	; 0x03
    16b4:	3c 81       	ldd	r19, Y+4	; 0x04
    16b6:	22 30       	cpi	r18, 0x02	; 2
    16b8:	31 05       	cpc	r19, r1
    16ba:	81 f0       	breq	.+32     	; 0x16dc <GPIO_writePort+0x68>
    16bc:	8b 81       	ldd	r24, Y+3	; 0x03
    16be:	9c 81       	ldd	r25, Y+4	; 0x04
    16c0:	83 30       	cpi	r24, 0x03	; 3
    16c2:	91 05       	cpc	r25, r1
    16c4:	81 f0       	breq	.+32     	; 0x16e6 <GPIO_writePort+0x72>
    16c6:	13 c0       	rjmp	.+38     	; 0x16ee <GPIO_writePort+0x7a>
		case PORTA_ID:
			PORTA = value;
    16c8:	eb e3       	ldi	r30, 0x3B	; 59
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	8a 81       	ldd	r24, Y+2	; 0x02
    16ce:	80 83       	st	Z, r24
    16d0:	0e c0       	rjmp	.+28     	; 0x16ee <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    16d2:	e8 e3       	ldi	r30, 0x38	; 56
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	8a 81       	ldd	r24, Y+2	; 0x02
    16d8:	80 83       	st	Z, r24
    16da:	09 c0       	rjmp	.+18     	; 0x16ee <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    16dc:	e5 e3       	ldi	r30, 0x35	; 53
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	8a 81       	ldd	r24, Y+2	; 0x02
    16e2:	80 83       	st	Z, r24
    16e4:	04 c0       	rjmp	.+8      	; 0x16ee <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    16e6:	e2 e3       	ldi	r30, 0x32	; 50
    16e8:	f0 e0       	ldi	r31, 0x00	; 0
    16ea:	8a 81       	ldd	r24, Y+2	; 0x02
    16ec:	80 83       	st	Z, r24
			break;
		}
	}
}
    16ee:	0f 90       	pop	r0
    16f0:	0f 90       	pop	r0
    16f2:	0f 90       	pop	r0
    16f4:	0f 90       	pop	r0
    16f6:	cf 91       	pop	r28
    16f8:	df 91       	pop	r29
    16fa:	08 95       	ret

000016fc <GPIO_readPort>:
/*
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num) {
    16fc:	df 93       	push	r29
    16fe:	cf 93       	push	r28
    1700:	00 d0       	rcall	.+0      	; 0x1702 <GPIO_readPort+0x6>
    1702:	00 d0       	rcall	.+0      	; 0x1704 <GPIO_readPort+0x8>
    1704:	cd b7       	in	r28, 0x3d	; 61
    1706:	de b7       	in	r29, 0x3e	; 62
    1708:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    170a:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS) {
    170c:	8a 81       	ldd	r24, Y+2	; 0x02
    170e:	84 30       	cpi	r24, 0x04	; 4
    1710:	90 f5       	brcc	.+100    	; 0x1776 <GPIO_readPort+0x7a>
		/* Do Nothing */
	} else {
		/* Read the port value as required */
		switch (port_num) {
    1712:	8a 81       	ldd	r24, Y+2	; 0x02
    1714:	28 2f       	mov	r18, r24
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	3c 83       	std	Y+4, r19	; 0x04
    171a:	2b 83       	std	Y+3, r18	; 0x03
    171c:	8b 81       	ldd	r24, Y+3	; 0x03
    171e:	9c 81       	ldd	r25, Y+4	; 0x04
    1720:	81 30       	cpi	r24, 0x01	; 1
    1722:	91 05       	cpc	r25, r1
    1724:	d1 f0       	breq	.+52     	; 0x175a <GPIO_readPort+0x5e>
    1726:	2b 81       	ldd	r18, Y+3	; 0x03
    1728:	3c 81       	ldd	r19, Y+4	; 0x04
    172a:	22 30       	cpi	r18, 0x02	; 2
    172c:	31 05       	cpc	r19, r1
    172e:	2c f4       	brge	.+10     	; 0x173a <GPIO_readPort+0x3e>
    1730:	8b 81       	ldd	r24, Y+3	; 0x03
    1732:	9c 81       	ldd	r25, Y+4	; 0x04
    1734:	00 97       	sbiw	r24, 0x00	; 0
    1736:	61 f0       	breq	.+24     	; 0x1750 <GPIO_readPort+0x54>
    1738:	1e c0       	rjmp	.+60     	; 0x1776 <GPIO_readPort+0x7a>
    173a:	2b 81       	ldd	r18, Y+3	; 0x03
    173c:	3c 81       	ldd	r19, Y+4	; 0x04
    173e:	22 30       	cpi	r18, 0x02	; 2
    1740:	31 05       	cpc	r19, r1
    1742:	81 f0       	breq	.+32     	; 0x1764 <GPIO_readPort+0x68>
    1744:	8b 81       	ldd	r24, Y+3	; 0x03
    1746:	9c 81       	ldd	r25, Y+4	; 0x04
    1748:	83 30       	cpi	r24, 0x03	; 3
    174a:	91 05       	cpc	r25, r1
    174c:	81 f0       	breq	.+32     	; 0x176e <GPIO_readPort+0x72>
    174e:	13 c0       	rjmp	.+38     	; 0x1776 <GPIO_readPort+0x7a>
		case PORTA_ID:
			value = PINA;
    1750:	e9 e3       	ldi	r30, 0x39	; 57
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	89 83       	std	Y+1, r24	; 0x01
    1758:	0e c0       	rjmp	.+28     	; 0x1776 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    175a:	e6 e3       	ldi	r30, 0x36	; 54
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	89 83       	std	Y+1, r24	; 0x01
    1762:	09 c0       	rjmp	.+18     	; 0x1776 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1764:	e3 e3       	ldi	r30, 0x33	; 51
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	80 81       	ld	r24, Z
    176a:	89 83       	std	Y+1, r24	; 0x01
    176c:	04 c0       	rjmp	.+8      	; 0x1776 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    176e:	e0 e3       	ldi	r30, 0x30	; 48
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1776:	89 81       	ldd	r24, Y+1	; 0x01
}
    1778:	0f 90       	pop	r0
    177a:	0f 90       	pop	r0
    177c:	0f 90       	pop	r0
    177e:	0f 90       	pop	r0
    1780:	cf 91       	pop	r28
    1782:	df 91       	pop	r29
    1784:	08 95       	ret

00001786 <LCD_init>:
 * Description :
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void) {
    1786:	df 93       	push	r29
    1788:	cf 93       	push	r28
    178a:	cd b7       	in	r28, 0x3d	; 61
    178c:	de b7       	in	r29, 0x3e	; 62
    178e:	2e 97       	sbiw	r28, 0x0e	; 14
    1790:	0f b6       	in	r0, 0x3f	; 63
    1792:	f8 94       	cli
    1794:	de bf       	out	0x3e, r29	; 62
    1796:	0f be       	out	0x3f, r0	; 63
    1798:	cd bf       	out	0x3d, r28	; 61
	/* Configure the direction for RS and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID, LCD_RS_PIN_ID, PIN_OUTPUT);
    179a:	83 e0       	ldi	r24, 0x03	; 3
    179c:	60 e0       	ldi	r22, 0x00	; 0
    179e:	41 e0       	ldi	r20, 0x01	; 1
    17a0:	0e 94 85 08 	call	0x110a	; 0x110a <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_OUTPUT);
    17a4:	83 e0       	ldi	r24, 0x03	; 3
    17a6:	62 e0       	ldi	r22, 0x02	; 2
    17a8:	41 e0       	ldi	r20, 0x01	; 1
    17aa:	0e 94 85 08 	call	0x110a	; 0x110a <GPIO_setupPinDirection>
    17ae:	80 e0       	ldi	r24, 0x00	; 0
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	a0 ea       	ldi	r26, 0xA0	; 160
    17b4:	b1 e4       	ldi	r27, 0x41	; 65
    17b6:	8b 87       	std	Y+11, r24	; 0x0b
    17b8:	9c 87       	std	Y+12, r25	; 0x0c
    17ba:	ad 87       	std	Y+13, r26	; 0x0d
    17bc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17be:	6b 85       	ldd	r22, Y+11	; 0x0b
    17c0:	7c 85       	ldd	r23, Y+12	; 0x0c
    17c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    17c4:	9e 85       	ldd	r25, Y+14	; 0x0e
    17c6:	20 e0       	ldi	r18, 0x00	; 0
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	4a e7       	ldi	r20, 0x7A	; 122
    17cc:	53 e4       	ldi	r21, 0x43	; 67
    17ce:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    17d2:	dc 01       	movw	r26, r24
    17d4:	cb 01       	movw	r24, r22
    17d6:	8f 83       	std	Y+7, r24	; 0x07
    17d8:	98 87       	std	Y+8, r25	; 0x08
    17da:	a9 87       	std	Y+9, r26	; 0x09
    17dc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    17de:	6f 81       	ldd	r22, Y+7	; 0x07
    17e0:	78 85       	ldd	r23, Y+8	; 0x08
    17e2:	89 85       	ldd	r24, Y+9	; 0x09
    17e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    17e6:	20 e0       	ldi	r18, 0x00	; 0
    17e8:	30 e0       	ldi	r19, 0x00	; 0
    17ea:	40 e8       	ldi	r20, 0x80	; 128
    17ec:	5f e3       	ldi	r21, 0x3F	; 63
    17ee:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    17f2:	88 23       	and	r24, r24
    17f4:	2c f4       	brge	.+10     	; 0x1800 <LCD_init+0x7a>
		__ticks = 1;
    17f6:	81 e0       	ldi	r24, 0x01	; 1
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	9e 83       	std	Y+6, r25	; 0x06
    17fc:	8d 83       	std	Y+5, r24	; 0x05
    17fe:	3f c0       	rjmp	.+126    	; 0x187e <LCD_init+0xf8>
	else if (__tmp > 65535)
    1800:	6f 81       	ldd	r22, Y+7	; 0x07
    1802:	78 85       	ldd	r23, Y+8	; 0x08
    1804:	89 85       	ldd	r24, Y+9	; 0x09
    1806:	9a 85       	ldd	r25, Y+10	; 0x0a
    1808:	20 e0       	ldi	r18, 0x00	; 0
    180a:	3f ef       	ldi	r19, 0xFF	; 255
    180c:	4f e7       	ldi	r20, 0x7F	; 127
    180e:	57 e4       	ldi	r21, 0x47	; 71
    1810:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1814:	18 16       	cp	r1, r24
    1816:	4c f5       	brge	.+82     	; 0x186a <LCD_init+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1818:	6b 85       	ldd	r22, Y+11	; 0x0b
    181a:	7c 85       	ldd	r23, Y+12	; 0x0c
    181c:	8d 85       	ldd	r24, Y+13	; 0x0d
    181e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1820:	20 e0       	ldi	r18, 0x00	; 0
    1822:	30 e0       	ldi	r19, 0x00	; 0
    1824:	40 e2       	ldi	r20, 0x20	; 32
    1826:	51 e4       	ldi	r21, 0x41	; 65
    1828:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    182c:	dc 01       	movw	r26, r24
    182e:	cb 01       	movw	r24, r22
    1830:	bc 01       	movw	r22, r24
    1832:	cd 01       	movw	r24, r26
    1834:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1838:	dc 01       	movw	r26, r24
    183a:	cb 01       	movw	r24, r22
    183c:	9e 83       	std	Y+6, r25	; 0x06
    183e:	8d 83       	std	Y+5, r24	; 0x05
    1840:	0f c0       	rjmp	.+30     	; 0x1860 <LCD_init+0xda>
    1842:	89 e1       	ldi	r24, 0x19	; 25
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	9c 83       	std	Y+4, r25	; 0x04
    1848:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    184a:	8b 81       	ldd	r24, Y+3	; 0x03
    184c:	9c 81       	ldd	r25, Y+4	; 0x04
    184e:	01 97       	sbiw	r24, 0x01	; 1
    1850:	f1 f7       	brne	.-4      	; 0x184e <LCD_init+0xc8>
    1852:	9c 83       	std	Y+4, r25	; 0x04
    1854:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1856:	8d 81       	ldd	r24, Y+5	; 0x05
    1858:	9e 81       	ldd	r25, Y+6	; 0x06
    185a:	01 97       	sbiw	r24, 0x01	; 1
    185c:	9e 83       	std	Y+6, r25	; 0x06
    185e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1860:	8d 81       	ldd	r24, Y+5	; 0x05
    1862:	9e 81       	ldd	r25, Y+6	; 0x06
    1864:	00 97       	sbiw	r24, 0x00	; 0
    1866:	69 f7       	brne	.-38     	; 0x1842 <LCD_init+0xbc>
    1868:	14 c0       	rjmp	.+40     	; 0x1892 <LCD_init+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    186a:	6f 81       	ldd	r22, Y+7	; 0x07
    186c:	78 85       	ldd	r23, Y+8	; 0x08
    186e:	89 85       	ldd	r24, Y+9	; 0x09
    1870:	9a 85       	ldd	r25, Y+10	; 0x0a
    1872:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1876:	dc 01       	movw	r26, r24
    1878:	cb 01       	movw	r24, r22
    187a:	9e 83       	std	Y+6, r25	; 0x06
    187c:	8d 83       	std	Y+5, r24	; 0x05
    187e:	8d 81       	ldd	r24, Y+5	; 0x05
    1880:	9e 81       	ldd	r25, Y+6	; 0x06
    1882:	9a 83       	std	Y+2, r25	; 0x02
    1884:	89 83       	std	Y+1, r24	; 0x01
    1886:	89 81       	ldd	r24, Y+1	; 0x01
    1888:	9a 81       	ldd	r25, Y+2	; 0x02
    188a:	01 97       	sbiw	r24, 0x01	; 1
    188c:	f1 f7       	brne	.-4      	; 0x188a <LCD_init+0x104>
    188e:	9a 83       	std	Y+2, r25	; 0x02
    1890:	89 83       	std	Y+1, r24	; 0x01
	/* use 2-lines LCD + 4-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE);

#elif(LCD_DATA_BITS_MODE == 8)
	/* Configure the data port as output port */
	GPIO_setupPortDirection(LCD_DATA_PORT_ID, PORT_OUTPUT);
    1892:	82 e0       	ldi	r24, 0x02	; 2
    1894:	6f ef       	ldi	r22, 0xFF	; 255
    1896:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <GPIO_setupPortDirection>

	/* use 2-lines LCD + 8-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE);
    189a:	88 e3       	ldi	r24, 0x38	; 56
    189c:	0e 94 5f 0c 	call	0x18be	; 0x18be <LCD_sendCommand>

#endif

	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
    18a0:	8c e0       	ldi	r24, 0x0C	; 12
    18a2:	0e 94 5f 0c 	call	0x18be	; 0x18be <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
    18a6:	81 e0       	ldi	r24, 0x01	; 1
    18a8:	0e 94 5f 0c 	call	0x18be	; 0x18be <LCD_sendCommand>
}
    18ac:	2e 96       	adiw	r28, 0x0e	; 14
    18ae:	0f b6       	in	r0, 0x3f	; 63
    18b0:	f8 94       	cli
    18b2:	de bf       	out	0x3e, r29	; 62
    18b4:	0f be       	out	0x3f, r0	; 63
    18b6:	cd bf       	out	0x3d, r28	; 61
    18b8:	cf 91       	pop	r28
    18ba:	df 91       	pop	r29
    18bc:	08 95       	ret

000018be <LCD_sendCommand>:

/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(uint8 command) {
    18be:	df 93       	push	r29
    18c0:	cf 93       	push	r28
    18c2:	cd b7       	in	r28, 0x3d	; 61
    18c4:	de b7       	in	r29, 0x3e	; 62
    18c6:	e9 97       	sbiw	r28, 0x39	; 57
    18c8:	0f b6       	in	r0, 0x3f	; 63
    18ca:	f8 94       	cli
    18cc:	de bf       	out	0x3e, r29	; 62
    18ce:	0f be       	out	0x3f, r0	; 63
    18d0:	cd bf       	out	0x3d, r28	; 61
    18d2:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID, LCD_RS_PIN_ID, LOGIC_LOW); /* Instruction Mode RS=0 */
    18d4:	83 e0       	ldi	r24, 0x03	; 3
    18d6:	60 e0       	ldi	r22, 0x00	; 0
    18d8:	40 e0       	ldi	r20, 0x00	; 0
    18da:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    18de:	80 e0       	ldi	r24, 0x00	; 0
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	a0 e8       	ldi	r26, 0x80	; 128
    18e4:	bf e3       	ldi	r27, 0x3F	; 63
    18e6:	8d ab       	std	Y+53, r24	; 0x35
    18e8:	9e ab       	std	Y+54, r25	; 0x36
    18ea:	af ab       	std	Y+55, r26	; 0x37
    18ec:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18ee:	6d a9       	ldd	r22, Y+53	; 0x35
    18f0:	7e a9       	ldd	r23, Y+54	; 0x36
    18f2:	8f a9       	ldd	r24, Y+55	; 0x37
    18f4:	98 ad       	ldd	r25, Y+56	; 0x38
    18f6:	20 e0       	ldi	r18, 0x00	; 0
    18f8:	30 e0       	ldi	r19, 0x00	; 0
    18fa:	4a e7       	ldi	r20, 0x7A	; 122
    18fc:	53 e4       	ldi	r21, 0x43	; 67
    18fe:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1902:	dc 01       	movw	r26, r24
    1904:	cb 01       	movw	r24, r22
    1906:	89 ab       	std	Y+49, r24	; 0x31
    1908:	9a ab       	std	Y+50, r25	; 0x32
    190a:	ab ab       	std	Y+51, r26	; 0x33
    190c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    190e:	69 a9       	ldd	r22, Y+49	; 0x31
    1910:	7a a9       	ldd	r23, Y+50	; 0x32
    1912:	8b a9       	ldd	r24, Y+51	; 0x33
    1914:	9c a9       	ldd	r25, Y+52	; 0x34
    1916:	20 e0       	ldi	r18, 0x00	; 0
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	40 e8       	ldi	r20, 0x80	; 128
    191c:	5f e3       	ldi	r21, 0x3F	; 63
    191e:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1922:	88 23       	and	r24, r24
    1924:	2c f4       	brge	.+10     	; 0x1930 <LCD_sendCommand+0x72>
		__ticks = 1;
    1926:	81 e0       	ldi	r24, 0x01	; 1
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	98 ab       	std	Y+48, r25	; 0x30
    192c:	8f a7       	std	Y+47, r24	; 0x2f
    192e:	3f c0       	rjmp	.+126    	; 0x19ae <LCD_sendCommand+0xf0>
	else if (__tmp > 65535)
    1930:	69 a9       	ldd	r22, Y+49	; 0x31
    1932:	7a a9       	ldd	r23, Y+50	; 0x32
    1934:	8b a9       	ldd	r24, Y+51	; 0x33
    1936:	9c a9       	ldd	r25, Y+52	; 0x34
    1938:	20 e0       	ldi	r18, 0x00	; 0
    193a:	3f ef       	ldi	r19, 0xFF	; 255
    193c:	4f e7       	ldi	r20, 0x7F	; 127
    193e:	57 e4       	ldi	r21, 0x47	; 71
    1940:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1944:	18 16       	cp	r1, r24
    1946:	4c f5       	brge	.+82     	; 0x199a <LCD_sendCommand+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1948:	6d a9       	ldd	r22, Y+53	; 0x35
    194a:	7e a9       	ldd	r23, Y+54	; 0x36
    194c:	8f a9       	ldd	r24, Y+55	; 0x37
    194e:	98 ad       	ldd	r25, Y+56	; 0x38
    1950:	20 e0       	ldi	r18, 0x00	; 0
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	40 e2       	ldi	r20, 0x20	; 32
    1956:	51 e4       	ldi	r21, 0x41	; 65
    1958:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    195c:	dc 01       	movw	r26, r24
    195e:	cb 01       	movw	r24, r22
    1960:	bc 01       	movw	r22, r24
    1962:	cd 01       	movw	r24, r26
    1964:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1968:	dc 01       	movw	r26, r24
    196a:	cb 01       	movw	r24, r22
    196c:	98 ab       	std	Y+48, r25	; 0x30
    196e:	8f a7       	std	Y+47, r24	; 0x2f
    1970:	0f c0       	rjmp	.+30     	; 0x1990 <LCD_sendCommand+0xd2>
    1972:	89 e1       	ldi	r24, 0x19	; 25
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	9e a7       	std	Y+46, r25	; 0x2e
    1978:	8d a7       	std	Y+45, r24	; 0x2d
    197a:	8d a5       	ldd	r24, Y+45	; 0x2d
    197c:	9e a5       	ldd	r25, Y+46	; 0x2e
    197e:	01 97       	sbiw	r24, 0x01	; 1
    1980:	f1 f7       	brne	.-4      	; 0x197e <LCD_sendCommand+0xc0>
    1982:	9e a7       	std	Y+46, r25	; 0x2e
    1984:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1986:	8f a5       	ldd	r24, Y+47	; 0x2f
    1988:	98 a9       	ldd	r25, Y+48	; 0x30
    198a:	01 97       	sbiw	r24, 0x01	; 1
    198c:	98 ab       	std	Y+48, r25	; 0x30
    198e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1990:	8f a5       	ldd	r24, Y+47	; 0x2f
    1992:	98 a9       	ldd	r25, Y+48	; 0x30
    1994:	00 97       	sbiw	r24, 0x00	; 0
    1996:	69 f7       	brne	.-38     	; 0x1972 <LCD_sendCommand+0xb4>
    1998:	14 c0       	rjmp	.+40     	; 0x19c2 <LCD_sendCommand+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    199a:	69 a9       	ldd	r22, Y+49	; 0x31
    199c:	7a a9       	ldd	r23, Y+50	; 0x32
    199e:	8b a9       	ldd	r24, Y+51	; 0x33
    19a0:	9c a9       	ldd	r25, Y+52	; 0x34
    19a2:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    19a6:	dc 01       	movw	r26, r24
    19a8:	cb 01       	movw	r24, r22
    19aa:	98 ab       	std	Y+48, r25	; 0x30
    19ac:	8f a7       	std	Y+47, r24	; 0x2f
    19ae:	8f a5       	ldd	r24, Y+47	; 0x2f
    19b0:	98 a9       	ldd	r25, Y+48	; 0x30
    19b2:	9c a7       	std	Y+44, r25	; 0x2c
    19b4:	8b a7       	std	Y+43, r24	; 0x2b
    19b6:	8b a5       	ldd	r24, Y+43	; 0x2b
    19b8:	9c a5       	ldd	r25, Y+44	; 0x2c
    19ba:	01 97       	sbiw	r24, 0x01	; 1
    19bc:	f1 f7       	brne	.-4      	; 0x19ba <LCD_sendCommand+0xfc>
    19be:	9c a7       	std	Y+44, r25	; 0x2c
    19c0:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_HIGH); /* Enable LCD E=1 */
    19c2:	83 e0       	ldi	r24, 0x03	; 3
    19c4:	62 e0       	ldi	r22, 0x02	; 2
    19c6:	41 e0       	ldi	r20, 0x01	; 1
    19c8:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    19cc:	80 e0       	ldi	r24, 0x00	; 0
    19ce:	90 e0       	ldi	r25, 0x00	; 0
    19d0:	a0 e8       	ldi	r26, 0x80	; 128
    19d2:	bf e3       	ldi	r27, 0x3F	; 63
    19d4:	8f a3       	std	Y+39, r24	; 0x27
    19d6:	98 a7       	std	Y+40, r25	; 0x28
    19d8:	a9 a7       	std	Y+41, r26	; 0x29
    19da:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19dc:	6f a1       	ldd	r22, Y+39	; 0x27
    19de:	78 a5       	ldd	r23, Y+40	; 0x28
    19e0:	89 a5       	ldd	r24, Y+41	; 0x29
    19e2:	9a a5       	ldd	r25, Y+42	; 0x2a
    19e4:	20 e0       	ldi	r18, 0x00	; 0
    19e6:	30 e0       	ldi	r19, 0x00	; 0
    19e8:	4a e7       	ldi	r20, 0x7A	; 122
    19ea:	53 e4       	ldi	r21, 0x43	; 67
    19ec:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    19f0:	dc 01       	movw	r26, r24
    19f2:	cb 01       	movw	r24, r22
    19f4:	8b a3       	std	Y+35, r24	; 0x23
    19f6:	9c a3       	std	Y+36, r25	; 0x24
    19f8:	ad a3       	std	Y+37, r26	; 0x25
    19fa:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    19fc:	6b a1       	ldd	r22, Y+35	; 0x23
    19fe:	7c a1       	ldd	r23, Y+36	; 0x24
    1a00:	8d a1       	ldd	r24, Y+37	; 0x25
    1a02:	9e a1       	ldd	r25, Y+38	; 0x26
    1a04:	20 e0       	ldi	r18, 0x00	; 0
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	40 e8       	ldi	r20, 0x80	; 128
    1a0a:	5f e3       	ldi	r21, 0x3F	; 63
    1a0c:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1a10:	88 23       	and	r24, r24
    1a12:	2c f4       	brge	.+10     	; 0x1a1e <LCD_sendCommand+0x160>
		__ticks = 1;
    1a14:	81 e0       	ldi	r24, 0x01	; 1
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	9a a3       	std	Y+34, r25	; 0x22
    1a1a:	89 a3       	std	Y+33, r24	; 0x21
    1a1c:	3f c0       	rjmp	.+126    	; 0x1a9c <LCD_sendCommand+0x1de>
	else if (__tmp > 65535)
    1a1e:	6b a1       	ldd	r22, Y+35	; 0x23
    1a20:	7c a1       	ldd	r23, Y+36	; 0x24
    1a22:	8d a1       	ldd	r24, Y+37	; 0x25
    1a24:	9e a1       	ldd	r25, Y+38	; 0x26
    1a26:	20 e0       	ldi	r18, 0x00	; 0
    1a28:	3f ef       	ldi	r19, 0xFF	; 255
    1a2a:	4f e7       	ldi	r20, 0x7F	; 127
    1a2c:	57 e4       	ldi	r21, 0x47	; 71
    1a2e:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1a32:	18 16       	cp	r1, r24
    1a34:	4c f5       	brge	.+82     	; 0x1a88 <LCD_sendCommand+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a36:	6f a1       	ldd	r22, Y+39	; 0x27
    1a38:	78 a5       	ldd	r23, Y+40	; 0x28
    1a3a:	89 a5       	ldd	r24, Y+41	; 0x29
    1a3c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1a3e:	20 e0       	ldi	r18, 0x00	; 0
    1a40:	30 e0       	ldi	r19, 0x00	; 0
    1a42:	40 e2       	ldi	r20, 0x20	; 32
    1a44:	51 e4       	ldi	r21, 0x41	; 65
    1a46:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1a4a:	dc 01       	movw	r26, r24
    1a4c:	cb 01       	movw	r24, r22
    1a4e:	bc 01       	movw	r22, r24
    1a50:	cd 01       	movw	r24, r26
    1a52:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1a56:	dc 01       	movw	r26, r24
    1a58:	cb 01       	movw	r24, r22
    1a5a:	9a a3       	std	Y+34, r25	; 0x22
    1a5c:	89 a3       	std	Y+33, r24	; 0x21
    1a5e:	0f c0       	rjmp	.+30     	; 0x1a7e <LCD_sendCommand+0x1c0>
    1a60:	89 e1       	ldi	r24, 0x19	; 25
    1a62:	90 e0       	ldi	r25, 0x00	; 0
    1a64:	98 a3       	std	Y+32, r25	; 0x20
    1a66:	8f 8f       	std	Y+31, r24	; 0x1f
    1a68:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a6a:	98 a1       	ldd	r25, Y+32	; 0x20
    1a6c:	01 97       	sbiw	r24, 0x01	; 1
    1a6e:	f1 f7       	brne	.-4      	; 0x1a6c <LCD_sendCommand+0x1ae>
    1a70:	98 a3       	std	Y+32, r25	; 0x20
    1a72:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a74:	89 a1       	ldd	r24, Y+33	; 0x21
    1a76:	9a a1       	ldd	r25, Y+34	; 0x22
    1a78:	01 97       	sbiw	r24, 0x01	; 1
    1a7a:	9a a3       	std	Y+34, r25	; 0x22
    1a7c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a7e:	89 a1       	ldd	r24, Y+33	; 0x21
    1a80:	9a a1       	ldd	r25, Y+34	; 0x22
    1a82:	00 97       	sbiw	r24, 0x00	; 0
    1a84:	69 f7       	brne	.-38     	; 0x1a60 <LCD_sendCommand+0x1a2>
    1a86:	14 c0       	rjmp	.+40     	; 0x1ab0 <LCD_sendCommand+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a88:	6b a1       	ldd	r22, Y+35	; 0x23
    1a8a:	7c a1       	ldd	r23, Y+36	; 0x24
    1a8c:	8d a1       	ldd	r24, Y+37	; 0x25
    1a8e:	9e a1       	ldd	r25, Y+38	; 0x26
    1a90:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1a94:	dc 01       	movw	r26, r24
    1a96:	cb 01       	movw	r24, r22
    1a98:	9a a3       	std	Y+34, r25	; 0x22
    1a9a:	89 a3       	std	Y+33, r24	; 0x21
    1a9c:	89 a1       	ldd	r24, Y+33	; 0x21
    1a9e:	9a a1       	ldd	r25, Y+34	; 0x22
    1aa0:	9e 8f       	std	Y+30, r25	; 0x1e
    1aa2:	8d 8f       	std	Y+29, r24	; 0x1d
    1aa4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1aa6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1aa8:	01 97       	sbiw	r24, 0x01	; 1
    1aaa:	f1 f7       	brne	.-4      	; 0x1aa8 <LCD_sendCommand+0x1ea>
    1aac:	9e 8f       	std	Y+30, r25	; 0x1e
    1aae:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID, command); /* out the required command to the data bus D0 --> D7 */
    1ab0:	82 e0       	ldi	r24, 0x02	; 2
    1ab2:	69 ad       	ldd	r22, Y+57	; 0x39
    1ab4:	0e 94 3a 0b 	call	0x1674	; 0x1674 <GPIO_writePort>
    1ab8:	80 e0       	ldi	r24, 0x00	; 0
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	a0 e8       	ldi	r26, 0x80	; 128
    1abe:	bf e3       	ldi	r27, 0x3F	; 63
    1ac0:	89 8f       	std	Y+25, r24	; 0x19
    1ac2:	9a 8f       	std	Y+26, r25	; 0x1a
    1ac4:	ab 8f       	std	Y+27, r26	; 0x1b
    1ac6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ac8:	69 8d       	ldd	r22, Y+25	; 0x19
    1aca:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1acc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1ace:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ad0:	20 e0       	ldi	r18, 0x00	; 0
    1ad2:	30 e0       	ldi	r19, 0x00	; 0
    1ad4:	4a e7       	ldi	r20, 0x7A	; 122
    1ad6:	53 e4       	ldi	r21, 0x43	; 67
    1ad8:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1adc:	dc 01       	movw	r26, r24
    1ade:	cb 01       	movw	r24, r22
    1ae0:	8d 8b       	std	Y+21, r24	; 0x15
    1ae2:	9e 8b       	std	Y+22, r25	; 0x16
    1ae4:	af 8b       	std	Y+23, r26	; 0x17
    1ae6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ae8:	6d 89       	ldd	r22, Y+21	; 0x15
    1aea:	7e 89       	ldd	r23, Y+22	; 0x16
    1aec:	8f 89       	ldd	r24, Y+23	; 0x17
    1aee:	98 8d       	ldd	r25, Y+24	; 0x18
    1af0:	20 e0       	ldi	r18, 0x00	; 0
    1af2:	30 e0       	ldi	r19, 0x00	; 0
    1af4:	40 e8       	ldi	r20, 0x80	; 128
    1af6:	5f e3       	ldi	r21, 0x3F	; 63
    1af8:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1afc:	88 23       	and	r24, r24
    1afe:	2c f4       	brge	.+10     	; 0x1b0a <LCD_sendCommand+0x24c>
		__ticks = 1;
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	90 e0       	ldi	r25, 0x00	; 0
    1b04:	9c 8b       	std	Y+20, r25	; 0x14
    1b06:	8b 8b       	std	Y+19, r24	; 0x13
    1b08:	3f c0       	rjmp	.+126    	; 0x1b88 <LCD_sendCommand+0x2ca>
	else if (__tmp > 65535)
    1b0a:	6d 89       	ldd	r22, Y+21	; 0x15
    1b0c:	7e 89       	ldd	r23, Y+22	; 0x16
    1b0e:	8f 89       	ldd	r24, Y+23	; 0x17
    1b10:	98 8d       	ldd	r25, Y+24	; 0x18
    1b12:	20 e0       	ldi	r18, 0x00	; 0
    1b14:	3f ef       	ldi	r19, 0xFF	; 255
    1b16:	4f e7       	ldi	r20, 0x7F	; 127
    1b18:	57 e4       	ldi	r21, 0x47	; 71
    1b1a:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1b1e:	18 16       	cp	r1, r24
    1b20:	4c f5       	brge	.+82     	; 0x1b74 <LCD_sendCommand+0x2b6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b22:	69 8d       	ldd	r22, Y+25	; 0x19
    1b24:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b26:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b28:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b2a:	20 e0       	ldi	r18, 0x00	; 0
    1b2c:	30 e0       	ldi	r19, 0x00	; 0
    1b2e:	40 e2       	ldi	r20, 0x20	; 32
    1b30:	51 e4       	ldi	r21, 0x41	; 65
    1b32:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1b36:	dc 01       	movw	r26, r24
    1b38:	cb 01       	movw	r24, r22
    1b3a:	bc 01       	movw	r22, r24
    1b3c:	cd 01       	movw	r24, r26
    1b3e:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1b42:	dc 01       	movw	r26, r24
    1b44:	cb 01       	movw	r24, r22
    1b46:	9c 8b       	std	Y+20, r25	; 0x14
    1b48:	8b 8b       	std	Y+19, r24	; 0x13
    1b4a:	0f c0       	rjmp	.+30     	; 0x1b6a <LCD_sendCommand+0x2ac>
    1b4c:	89 e1       	ldi	r24, 0x19	; 25
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	9a 8b       	std	Y+18, r25	; 0x12
    1b52:	89 8b       	std	Y+17, r24	; 0x11
    1b54:	89 89       	ldd	r24, Y+17	; 0x11
    1b56:	9a 89       	ldd	r25, Y+18	; 0x12
    1b58:	01 97       	sbiw	r24, 0x01	; 1
    1b5a:	f1 f7       	brne	.-4      	; 0x1b58 <LCD_sendCommand+0x29a>
    1b5c:	9a 8b       	std	Y+18, r25	; 0x12
    1b5e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b60:	8b 89       	ldd	r24, Y+19	; 0x13
    1b62:	9c 89       	ldd	r25, Y+20	; 0x14
    1b64:	01 97       	sbiw	r24, 0x01	; 1
    1b66:	9c 8b       	std	Y+20, r25	; 0x14
    1b68:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b6a:	8b 89       	ldd	r24, Y+19	; 0x13
    1b6c:	9c 89       	ldd	r25, Y+20	; 0x14
    1b6e:	00 97       	sbiw	r24, 0x00	; 0
    1b70:	69 f7       	brne	.-38     	; 0x1b4c <LCD_sendCommand+0x28e>
    1b72:	14 c0       	rjmp	.+40     	; 0x1b9c <LCD_sendCommand+0x2de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b74:	6d 89       	ldd	r22, Y+21	; 0x15
    1b76:	7e 89       	ldd	r23, Y+22	; 0x16
    1b78:	8f 89       	ldd	r24, Y+23	; 0x17
    1b7a:	98 8d       	ldd	r25, Y+24	; 0x18
    1b7c:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1b80:	dc 01       	movw	r26, r24
    1b82:	cb 01       	movw	r24, r22
    1b84:	9c 8b       	std	Y+20, r25	; 0x14
    1b86:	8b 8b       	std	Y+19, r24	; 0x13
    1b88:	8b 89       	ldd	r24, Y+19	; 0x13
    1b8a:	9c 89       	ldd	r25, Y+20	; 0x14
    1b8c:	98 8b       	std	Y+16, r25	; 0x10
    1b8e:	8f 87       	std	Y+15, r24	; 0x0f
    1b90:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b92:	98 89       	ldd	r25, Y+16	; 0x10
    1b94:	01 97       	sbiw	r24, 0x01	; 1
    1b96:	f1 f7       	brne	.-4      	; 0x1b94 <LCD_sendCommand+0x2d6>
    1b98:	98 8b       	std	Y+16, r25	; 0x10
    1b9a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_LOW); /* Disable LCD E=0 */
    1b9c:	83 e0       	ldi	r24, 0x03	; 3
    1b9e:	62 e0       	ldi	r22, 0x02	; 2
    1ba0:	40 e0       	ldi	r20, 0x00	; 0
    1ba2:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    1ba6:	80 e0       	ldi	r24, 0x00	; 0
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	a0 e8       	ldi	r26, 0x80	; 128
    1bac:	bf e3       	ldi	r27, 0x3F	; 63
    1bae:	8b 87       	std	Y+11, r24	; 0x0b
    1bb0:	9c 87       	std	Y+12, r25	; 0x0c
    1bb2:	ad 87       	std	Y+13, r26	; 0x0d
    1bb4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bb6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bb8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bba:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bbc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bbe:	20 e0       	ldi	r18, 0x00	; 0
    1bc0:	30 e0       	ldi	r19, 0x00	; 0
    1bc2:	4a e7       	ldi	r20, 0x7A	; 122
    1bc4:	53 e4       	ldi	r21, 0x43	; 67
    1bc6:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1bca:	dc 01       	movw	r26, r24
    1bcc:	cb 01       	movw	r24, r22
    1bce:	8f 83       	std	Y+7, r24	; 0x07
    1bd0:	98 87       	std	Y+8, r25	; 0x08
    1bd2:	a9 87       	std	Y+9, r26	; 0x09
    1bd4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1bd6:	6f 81       	ldd	r22, Y+7	; 0x07
    1bd8:	78 85       	ldd	r23, Y+8	; 0x08
    1bda:	89 85       	ldd	r24, Y+9	; 0x09
    1bdc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bde:	20 e0       	ldi	r18, 0x00	; 0
    1be0:	30 e0       	ldi	r19, 0x00	; 0
    1be2:	40 e8       	ldi	r20, 0x80	; 128
    1be4:	5f e3       	ldi	r21, 0x3F	; 63
    1be6:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1bea:	88 23       	and	r24, r24
    1bec:	2c f4       	brge	.+10     	; 0x1bf8 <LCD_sendCommand+0x33a>
		__ticks = 1;
    1bee:	81 e0       	ldi	r24, 0x01	; 1
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	9e 83       	std	Y+6, r25	; 0x06
    1bf4:	8d 83       	std	Y+5, r24	; 0x05
    1bf6:	3f c0       	rjmp	.+126    	; 0x1c76 <LCD_sendCommand+0x3b8>
	else if (__tmp > 65535)
    1bf8:	6f 81       	ldd	r22, Y+7	; 0x07
    1bfa:	78 85       	ldd	r23, Y+8	; 0x08
    1bfc:	89 85       	ldd	r24, Y+9	; 0x09
    1bfe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c00:	20 e0       	ldi	r18, 0x00	; 0
    1c02:	3f ef       	ldi	r19, 0xFF	; 255
    1c04:	4f e7       	ldi	r20, 0x7F	; 127
    1c06:	57 e4       	ldi	r21, 0x47	; 71
    1c08:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1c0c:	18 16       	cp	r1, r24
    1c0e:	4c f5       	brge	.+82     	; 0x1c62 <LCD_sendCommand+0x3a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c10:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c12:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c14:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c16:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c18:	20 e0       	ldi	r18, 0x00	; 0
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	40 e2       	ldi	r20, 0x20	; 32
    1c1e:	51 e4       	ldi	r21, 0x41	; 65
    1c20:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1c24:	dc 01       	movw	r26, r24
    1c26:	cb 01       	movw	r24, r22
    1c28:	bc 01       	movw	r22, r24
    1c2a:	cd 01       	movw	r24, r26
    1c2c:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1c30:	dc 01       	movw	r26, r24
    1c32:	cb 01       	movw	r24, r22
    1c34:	9e 83       	std	Y+6, r25	; 0x06
    1c36:	8d 83       	std	Y+5, r24	; 0x05
    1c38:	0f c0       	rjmp	.+30     	; 0x1c58 <LCD_sendCommand+0x39a>
    1c3a:	89 e1       	ldi	r24, 0x19	; 25
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	9c 83       	std	Y+4, r25	; 0x04
    1c40:	8b 83       	std	Y+3, r24	; 0x03
    1c42:	8b 81       	ldd	r24, Y+3	; 0x03
    1c44:	9c 81       	ldd	r25, Y+4	; 0x04
    1c46:	01 97       	sbiw	r24, 0x01	; 1
    1c48:	f1 f7       	brne	.-4      	; 0x1c46 <LCD_sendCommand+0x388>
    1c4a:	9c 83       	std	Y+4, r25	; 0x04
    1c4c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c4e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c50:	9e 81       	ldd	r25, Y+6	; 0x06
    1c52:	01 97       	sbiw	r24, 0x01	; 1
    1c54:	9e 83       	std	Y+6, r25	; 0x06
    1c56:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c58:	8d 81       	ldd	r24, Y+5	; 0x05
    1c5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c5c:	00 97       	sbiw	r24, 0x00	; 0
    1c5e:	69 f7       	brne	.-38     	; 0x1c3a <LCD_sendCommand+0x37c>
    1c60:	14 c0       	rjmp	.+40     	; 0x1c8a <LCD_sendCommand+0x3cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c62:	6f 81       	ldd	r22, Y+7	; 0x07
    1c64:	78 85       	ldd	r23, Y+8	; 0x08
    1c66:	89 85       	ldd	r24, Y+9	; 0x09
    1c68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c6a:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1c6e:	dc 01       	movw	r26, r24
    1c70:	cb 01       	movw	r24, r22
    1c72:	9e 83       	std	Y+6, r25	; 0x06
    1c74:	8d 83       	std	Y+5, r24	; 0x05
    1c76:	8d 81       	ldd	r24, Y+5	; 0x05
    1c78:	9e 81       	ldd	r25, Y+6	; 0x06
    1c7a:	9a 83       	std	Y+2, r25	; 0x02
    1c7c:	89 83       	std	Y+1, r24	; 0x01
    1c7e:	89 81       	ldd	r24, Y+1	; 0x01
    1c80:	9a 81       	ldd	r25, Y+2	; 0x02
    1c82:	01 97       	sbiw	r24, 0x01	; 1
    1c84:	f1 f7       	brne	.-4      	; 0x1c82 <LCD_sendCommand+0x3c4>
    1c86:	9a 83       	std	Y+2, r25	; 0x02
    1c88:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    1c8a:	e9 96       	adiw	r28, 0x39	; 57
    1c8c:	0f b6       	in	r0, 0x3f	; 63
    1c8e:	f8 94       	cli
    1c90:	de bf       	out	0x3e, r29	; 62
    1c92:	0f be       	out	0x3f, r0	; 63
    1c94:	cd bf       	out	0x3d, r28	; 61
    1c96:	cf 91       	pop	r28
    1c98:	df 91       	pop	r29
    1c9a:	08 95       	ret

00001c9c <LCD_displayCharacter>:

/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(uint8 data) {
    1c9c:	df 93       	push	r29
    1c9e:	cf 93       	push	r28
    1ca0:	cd b7       	in	r28, 0x3d	; 61
    1ca2:	de b7       	in	r29, 0x3e	; 62
    1ca4:	e9 97       	sbiw	r28, 0x39	; 57
    1ca6:	0f b6       	in	r0, 0x3f	; 63
    1ca8:	f8 94       	cli
    1caa:	de bf       	out	0x3e, r29	; 62
    1cac:	0f be       	out	0x3f, r0	; 63
    1cae:	cd bf       	out	0x3d, r28	; 61
    1cb0:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID, LCD_RS_PIN_ID, LOGIC_HIGH); /* Data Mode RS=1 */
    1cb2:	83 e0       	ldi	r24, 0x03	; 3
    1cb4:	60 e0       	ldi	r22, 0x00	; 0
    1cb6:	41 e0       	ldi	r20, 0x01	; 1
    1cb8:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    1cbc:	80 e0       	ldi	r24, 0x00	; 0
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	a0 e8       	ldi	r26, 0x80	; 128
    1cc2:	bf e3       	ldi	r27, 0x3F	; 63
    1cc4:	8d ab       	std	Y+53, r24	; 0x35
    1cc6:	9e ab       	std	Y+54, r25	; 0x36
    1cc8:	af ab       	std	Y+55, r26	; 0x37
    1cca:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ccc:	6d a9       	ldd	r22, Y+53	; 0x35
    1cce:	7e a9       	ldd	r23, Y+54	; 0x36
    1cd0:	8f a9       	ldd	r24, Y+55	; 0x37
    1cd2:	98 ad       	ldd	r25, Y+56	; 0x38
    1cd4:	20 e0       	ldi	r18, 0x00	; 0
    1cd6:	30 e0       	ldi	r19, 0x00	; 0
    1cd8:	4a e7       	ldi	r20, 0x7A	; 122
    1cda:	53 e4       	ldi	r21, 0x43	; 67
    1cdc:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1ce0:	dc 01       	movw	r26, r24
    1ce2:	cb 01       	movw	r24, r22
    1ce4:	89 ab       	std	Y+49, r24	; 0x31
    1ce6:	9a ab       	std	Y+50, r25	; 0x32
    1ce8:	ab ab       	std	Y+51, r26	; 0x33
    1cea:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1cec:	69 a9       	ldd	r22, Y+49	; 0x31
    1cee:	7a a9       	ldd	r23, Y+50	; 0x32
    1cf0:	8b a9       	ldd	r24, Y+51	; 0x33
    1cf2:	9c a9       	ldd	r25, Y+52	; 0x34
    1cf4:	20 e0       	ldi	r18, 0x00	; 0
    1cf6:	30 e0       	ldi	r19, 0x00	; 0
    1cf8:	40 e8       	ldi	r20, 0x80	; 128
    1cfa:	5f e3       	ldi	r21, 0x3F	; 63
    1cfc:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1d00:	88 23       	and	r24, r24
    1d02:	2c f4       	brge	.+10     	; 0x1d0e <LCD_displayCharacter+0x72>
		__ticks = 1;
    1d04:	81 e0       	ldi	r24, 0x01	; 1
    1d06:	90 e0       	ldi	r25, 0x00	; 0
    1d08:	98 ab       	std	Y+48, r25	; 0x30
    1d0a:	8f a7       	std	Y+47, r24	; 0x2f
    1d0c:	3f c0       	rjmp	.+126    	; 0x1d8c <LCD_displayCharacter+0xf0>
	else if (__tmp > 65535)
    1d0e:	69 a9       	ldd	r22, Y+49	; 0x31
    1d10:	7a a9       	ldd	r23, Y+50	; 0x32
    1d12:	8b a9       	ldd	r24, Y+51	; 0x33
    1d14:	9c a9       	ldd	r25, Y+52	; 0x34
    1d16:	20 e0       	ldi	r18, 0x00	; 0
    1d18:	3f ef       	ldi	r19, 0xFF	; 255
    1d1a:	4f e7       	ldi	r20, 0x7F	; 127
    1d1c:	57 e4       	ldi	r21, 0x47	; 71
    1d1e:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1d22:	18 16       	cp	r1, r24
    1d24:	4c f5       	brge	.+82     	; 0x1d78 <LCD_displayCharacter+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d26:	6d a9       	ldd	r22, Y+53	; 0x35
    1d28:	7e a9       	ldd	r23, Y+54	; 0x36
    1d2a:	8f a9       	ldd	r24, Y+55	; 0x37
    1d2c:	98 ad       	ldd	r25, Y+56	; 0x38
    1d2e:	20 e0       	ldi	r18, 0x00	; 0
    1d30:	30 e0       	ldi	r19, 0x00	; 0
    1d32:	40 e2       	ldi	r20, 0x20	; 32
    1d34:	51 e4       	ldi	r21, 0x41	; 65
    1d36:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1d3a:	dc 01       	movw	r26, r24
    1d3c:	cb 01       	movw	r24, r22
    1d3e:	bc 01       	movw	r22, r24
    1d40:	cd 01       	movw	r24, r26
    1d42:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1d46:	dc 01       	movw	r26, r24
    1d48:	cb 01       	movw	r24, r22
    1d4a:	98 ab       	std	Y+48, r25	; 0x30
    1d4c:	8f a7       	std	Y+47, r24	; 0x2f
    1d4e:	0f c0       	rjmp	.+30     	; 0x1d6e <LCD_displayCharacter+0xd2>
    1d50:	89 e1       	ldi	r24, 0x19	; 25
    1d52:	90 e0       	ldi	r25, 0x00	; 0
    1d54:	9e a7       	std	Y+46, r25	; 0x2e
    1d56:	8d a7       	std	Y+45, r24	; 0x2d
    1d58:	8d a5       	ldd	r24, Y+45	; 0x2d
    1d5a:	9e a5       	ldd	r25, Y+46	; 0x2e
    1d5c:	01 97       	sbiw	r24, 0x01	; 1
    1d5e:	f1 f7       	brne	.-4      	; 0x1d5c <LCD_displayCharacter+0xc0>
    1d60:	9e a7       	std	Y+46, r25	; 0x2e
    1d62:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d64:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d66:	98 a9       	ldd	r25, Y+48	; 0x30
    1d68:	01 97       	sbiw	r24, 0x01	; 1
    1d6a:	98 ab       	std	Y+48, r25	; 0x30
    1d6c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d6e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d70:	98 a9       	ldd	r25, Y+48	; 0x30
    1d72:	00 97       	sbiw	r24, 0x00	; 0
    1d74:	69 f7       	brne	.-38     	; 0x1d50 <LCD_displayCharacter+0xb4>
    1d76:	14 c0       	rjmp	.+40     	; 0x1da0 <LCD_displayCharacter+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d78:	69 a9       	ldd	r22, Y+49	; 0x31
    1d7a:	7a a9       	ldd	r23, Y+50	; 0x32
    1d7c:	8b a9       	ldd	r24, Y+51	; 0x33
    1d7e:	9c a9       	ldd	r25, Y+52	; 0x34
    1d80:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1d84:	dc 01       	movw	r26, r24
    1d86:	cb 01       	movw	r24, r22
    1d88:	98 ab       	std	Y+48, r25	; 0x30
    1d8a:	8f a7       	std	Y+47, r24	; 0x2f
    1d8c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d8e:	98 a9       	ldd	r25, Y+48	; 0x30
    1d90:	9c a7       	std	Y+44, r25	; 0x2c
    1d92:	8b a7       	std	Y+43, r24	; 0x2b
    1d94:	8b a5       	ldd	r24, Y+43	; 0x2b
    1d96:	9c a5       	ldd	r25, Y+44	; 0x2c
    1d98:	01 97       	sbiw	r24, 0x01	; 1
    1d9a:	f1 f7       	brne	.-4      	; 0x1d98 <LCD_displayCharacter+0xfc>
    1d9c:	9c a7       	std	Y+44, r25	; 0x2c
    1d9e:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_HIGH); /* Enable LCD E=1 */
    1da0:	83 e0       	ldi	r24, 0x03	; 3
    1da2:	62 e0       	ldi	r22, 0x02	; 2
    1da4:	41 e0       	ldi	r20, 0x01	; 1
    1da6:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    1daa:	80 e0       	ldi	r24, 0x00	; 0
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	a0 e8       	ldi	r26, 0x80	; 128
    1db0:	bf e3       	ldi	r27, 0x3F	; 63
    1db2:	8f a3       	std	Y+39, r24	; 0x27
    1db4:	98 a7       	std	Y+40, r25	; 0x28
    1db6:	a9 a7       	std	Y+41, r26	; 0x29
    1db8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dba:	6f a1       	ldd	r22, Y+39	; 0x27
    1dbc:	78 a5       	ldd	r23, Y+40	; 0x28
    1dbe:	89 a5       	ldd	r24, Y+41	; 0x29
    1dc0:	9a a5       	ldd	r25, Y+42	; 0x2a
    1dc2:	20 e0       	ldi	r18, 0x00	; 0
    1dc4:	30 e0       	ldi	r19, 0x00	; 0
    1dc6:	4a e7       	ldi	r20, 0x7A	; 122
    1dc8:	53 e4       	ldi	r21, 0x43	; 67
    1dca:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1dce:	dc 01       	movw	r26, r24
    1dd0:	cb 01       	movw	r24, r22
    1dd2:	8b a3       	std	Y+35, r24	; 0x23
    1dd4:	9c a3       	std	Y+36, r25	; 0x24
    1dd6:	ad a3       	std	Y+37, r26	; 0x25
    1dd8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1dda:	6b a1       	ldd	r22, Y+35	; 0x23
    1ddc:	7c a1       	ldd	r23, Y+36	; 0x24
    1dde:	8d a1       	ldd	r24, Y+37	; 0x25
    1de0:	9e a1       	ldd	r25, Y+38	; 0x26
    1de2:	20 e0       	ldi	r18, 0x00	; 0
    1de4:	30 e0       	ldi	r19, 0x00	; 0
    1de6:	40 e8       	ldi	r20, 0x80	; 128
    1de8:	5f e3       	ldi	r21, 0x3F	; 63
    1dea:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1dee:	88 23       	and	r24, r24
    1df0:	2c f4       	brge	.+10     	; 0x1dfc <LCD_displayCharacter+0x160>
		__ticks = 1;
    1df2:	81 e0       	ldi	r24, 0x01	; 1
    1df4:	90 e0       	ldi	r25, 0x00	; 0
    1df6:	9a a3       	std	Y+34, r25	; 0x22
    1df8:	89 a3       	std	Y+33, r24	; 0x21
    1dfa:	3f c0       	rjmp	.+126    	; 0x1e7a <LCD_displayCharacter+0x1de>
	else if (__tmp > 65535)
    1dfc:	6b a1       	ldd	r22, Y+35	; 0x23
    1dfe:	7c a1       	ldd	r23, Y+36	; 0x24
    1e00:	8d a1       	ldd	r24, Y+37	; 0x25
    1e02:	9e a1       	ldd	r25, Y+38	; 0x26
    1e04:	20 e0       	ldi	r18, 0x00	; 0
    1e06:	3f ef       	ldi	r19, 0xFF	; 255
    1e08:	4f e7       	ldi	r20, 0x7F	; 127
    1e0a:	57 e4       	ldi	r21, 0x47	; 71
    1e0c:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1e10:	18 16       	cp	r1, r24
    1e12:	4c f5       	brge	.+82     	; 0x1e66 <LCD_displayCharacter+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e14:	6f a1       	ldd	r22, Y+39	; 0x27
    1e16:	78 a5       	ldd	r23, Y+40	; 0x28
    1e18:	89 a5       	ldd	r24, Y+41	; 0x29
    1e1a:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e1c:	20 e0       	ldi	r18, 0x00	; 0
    1e1e:	30 e0       	ldi	r19, 0x00	; 0
    1e20:	40 e2       	ldi	r20, 0x20	; 32
    1e22:	51 e4       	ldi	r21, 0x41	; 65
    1e24:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1e28:	dc 01       	movw	r26, r24
    1e2a:	cb 01       	movw	r24, r22
    1e2c:	bc 01       	movw	r22, r24
    1e2e:	cd 01       	movw	r24, r26
    1e30:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1e34:	dc 01       	movw	r26, r24
    1e36:	cb 01       	movw	r24, r22
    1e38:	9a a3       	std	Y+34, r25	; 0x22
    1e3a:	89 a3       	std	Y+33, r24	; 0x21
    1e3c:	0f c0       	rjmp	.+30     	; 0x1e5c <LCD_displayCharacter+0x1c0>
    1e3e:	89 e1       	ldi	r24, 0x19	; 25
    1e40:	90 e0       	ldi	r25, 0x00	; 0
    1e42:	98 a3       	std	Y+32, r25	; 0x20
    1e44:	8f 8f       	std	Y+31, r24	; 0x1f
    1e46:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1e48:	98 a1       	ldd	r25, Y+32	; 0x20
    1e4a:	01 97       	sbiw	r24, 0x01	; 1
    1e4c:	f1 f7       	brne	.-4      	; 0x1e4a <LCD_displayCharacter+0x1ae>
    1e4e:	98 a3       	std	Y+32, r25	; 0x20
    1e50:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e52:	89 a1       	ldd	r24, Y+33	; 0x21
    1e54:	9a a1       	ldd	r25, Y+34	; 0x22
    1e56:	01 97       	sbiw	r24, 0x01	; 1
    1e58:	9a a3       	std	Y+34, r25	; 0x22
    1e5a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e5c:	89 a1       	ldd	r24, Y+33	; 0x21
    1e5e:	9a a1       	ldd	r25, Y+34	; 0x22
    1e60:	00 97       	sbiw	r24, 0x00	; 0
    1e62:	69 f7       	brne	.-38     	; 0x1e3e <LCD_displayCharacter+0x1a2>
    1e64:	14 c0       	rjmp	.+40     	; 0x1e8e <LCD_displayCharacter+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e66:	6b a1       	ldd	r22, Y+35	; 0x23
    1e68:	7c a1       	ldd	r23, Y+36	; 0x24
    1e6a:	8d a1       	ldd	r24, Y+37	; 0x25
    1e6c:	9e a1       	ldd	r25, Y+38	; 0x26
    1e6e:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1e72:	dc 01       	movw	r26, r24
    1e74:	cb 01       	movw	r24, r22
    1e76:	9a a3       	std	Y+34, r25	; 0x22
    1e78:	89 a3       	std	Y+33, r24	; 0x21
    1e7a:	89 a1       	ldd	r24, Y+33	; 0x21
    1e7c:	9a a1       	ldd	r25, Y+34	; 0x22
    1e7e:	9e 8f       	std	Y+30, r25	; 0x1e
    1e80:	8d 8f       	std	Y+29, r24	; 0x1d
    1e82:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e84:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1e86:	01 97       	sbiw	r24, 0x01	; 1
    1e88:	f1 f7       	brne	.-4      	; 0x1e86 <LCD_displayCharacter+0x1ea>
    1e8a:	9e 8f       	std	Y+30, r25	; 0x1e
    1e8c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID, data); /* out the required command to the data bus D0 --> D7 */
    1e8e:	82 e0       	ldi	r24, 0x02	; 2
    1e90:	69 ad       	ldd	r22, Y+57	; 0x39
    1e92:	0e 94 3a 0b 	call	0x1674	; 0x1674 <GPIO_writePort>
    1e96:	80 e0       	ldi	r24, 0x00	; 0
    1e98:	90 e0       	ldi	r25, 0x00	; 0
    1e9a:	a0 e8       	ldi	r26, 0x80	; 128
    1e9c:	bf e3       	ldi	r27, 0x3F	; 63
    1e9e:	89 8f       	std	Y+25, r24	; 0x19
    1ea0:	9a 8f       	std	Y+26, r25	; 0x1a
    1ea2:	ab 8f       	std	Y+27, r26	; 0x1b
    1ea4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ea6:	69 8d       	ldd	r22, Y+25	; 0x19
    1ea8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1eaa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1eac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1eae:	20 e0       	ldi	r18, 0x00	; 0
    1eb0:	30 e0       	ldi	r19, 0x00	; 0
    1eb2:	4a e7       	ldi	r20, 0x7A	; 122
    1eb4:	53 e4       	ldi	r21, 0x43	; 67
    1eb6:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1eba:	dc 01       	movw	r26, r24
    1ebc:	cb 01       	movw	r24, r22
    1ebe:	8d 8b       	std	Y+21, r24	; 0x15
    1ec0:	9e 8b       	std	Y+22, r25	; 0x16
    1ec2:	af 8b       	std	Y+23, r26	; 0x17
    1ec4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ec6:	6d 89       	ldd	r22, Y+21	; 0x15
    1ec8:	7e 89       	ldd	r23, Y+22	; 0x16
    1eca:	8f 89       	ldd	r24, Y+23	; 0x17
    1ecc:	98 8d       	ldd	r25, Y+24	; 0x18
    1ece:	20 e0       	ldi	r18, 0x00	; 0
    1ed0:	30 e0       	ldi	r19, 0x00	; 0
    1ed2:	40 e8       	ldi	r20, 0x80	; 128
    1ed4:	5f e3       	ldi	r21, 0x3F	; 63
    1ed6:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1eda:	88 23       	and	r24, r24
    1edc:	2c f4       	brge	.+10     	; 0x1ee8 <LCD_displayCharacter+0x24c>
		__ticks = 1;
    1ede:	81 e0       	ldi	r24, 0x01	; 1
    1ee0:	90 e0       	ldi	r25, 0x00	; 0
    1ee2:	9c 8b       	std	Y+20, r25	; 0x14
    1ee4:	8b 8b       	std	Y+19, r24	; 0x13
    1ee6:	3f c0       	rjmp	.+126    	; 0x1f66 <LCD_displayCharacter+0x2ca>
	else if (__tmp > 65535)
    1ee8:	6d 89       	ldd	r22, Y+21	; 0x15
    1eea:	7e 89       	ldd	r23, Y+22	; 0x16
    1eec:	8f 89       	ldd	r24, Y+23	; 0x17
    1eee:	98 8d       	ldd	r25, Y+24	; 0x18
    1ef0:	20 e0       	ldi	r18, 0x00	; 0
    1ef2:	3f ef       	ldi	r19, 0xFF	; 255
    1ef4:	4f e7       	ldi	r20, 0x7F	; 127
    1ef6:	57 e4       	ldi	r21, 0x47	; 71
    1ef8:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1efc:	18 16       	cp	r1, r24
    1efe:	4c f5       	brge	.+82     	; 0x1f52 <LCD_displayCharacter+0x2b6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f00:	69 8d       	ldd	r22, Y+25	; 0x19
    1f02:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f04:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f06:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f08:	20 e0       	ldi	r18, 0x00	; 0
    1f0a:	30 e0       	ldi	r19, 0x00	; 0
    1f0c:	40 e2       	ldi	r20, 0x20	; 32
    1f0e:	51 e4       	ldi	r21, 0x41	; 65
    1f10:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1f14:	dc 01       	movw	r26, r24
    1f16:	cb 01       	movw	r24, r22
    1f18:	bc 01       	movw	r22, r24
    1f1a:	cd 01       	movw	r24, r26
    1f1c:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1f20:	dc 01       	movw	r26, r24
    1f22:	cb 01       	movw	r24, r22
    1f24:	9c 8b       	std	Y+20, r25	; 0x14
    1f26:	8b 8b       	std	Y+19, r24	; 0x13
    1f28:	0f c0       	rjmp	.+30     	; 0x1f48 <LCD_displayCharacter+0x2ac>
    1f2a:	89 e1       	ldi	r24, 0x19	; 25
    1f2c:	90 e0       	ldi	r25, 0x00	; 0
    1f2e:	9a 8b       	std	Y+18, r25	; 0x12
    1f30:	89 8b       	std	Y+17, r24	; 0x11
    1f32:	89 89       	ldd	r24, Y+17	; 0x11
    1f34:	9a 89       	ldd	r25, Y+18	; 0x12
    1f36:	01 97       	sbiw	r24, 0x01	; 1
    1f38:	f1 f7       	brne	.-4      	; 0x1f36 <LCD_displayCharacter+0x29a>
    1f3a:	9a 8b       	std	Y+18, r25	; 0x12
    1f3c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f3e:	8b 89       	ldd	r24, Y+19	; 0x13
    1f40:	9c 89       	ldd	r25, Y+20	; 0x14
    1f42:	01 97       	sbiw	r24, 0x01	; 1
    1f44:	9c 8b       	std	Y+20, r25	; 0x14
    1f46:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f48:	8b 89       	ldd	r24, Y+19	; 0x13
    1f4a:	9c 89       	ldd	r25, Y+20	; 0x14
    1f4c:	00 97       	sbiw	r24, 0x00	; 0
    1f4e:	69 f7       	brne	.-38     	; 0x1f2a <LCD_displayCharacter+0x28e>
    1f50:	14 c0       	rjmp	.+40     	; 0x1f7a <LCD_displayCharacter+0x2de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f52:	6d 89       	ldd	r22, Y+21	; 0x15
    1f54:	7e 89       	ldd	r23, Y+22	; 0x16
    1f56:	8f 89       	ldd	r24, Y+23	; 0x17
    1f58:	98 8d       	ldd	r25, Y+24	; 0x18
    1f5a:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    1f5e:	dc 01       	movw	r26, r24
    1f60:	cb 01       	movw	r24, r22
    1f62:	9c 8b       	std	Y+20, r25	; 0x14
    1f64:	8b 8b       	std	Y+19, r24	; 0x13
    1f66:	8b 89       	ldd	r24, Y+19	; 0x13
    1f68:	9c 89       	ldd	r25, Y+20	; 0x14
    1f6a:	98 8b       	std	Y+16, r25	; 0x10
    1f6c:	8f 87       	std	Y+15, r24	; 0x0f
    1f6e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f70:	98 89       	ldd	r25, Y+16	; 0x10
    1f72:	01 97       	sbiw	r24, 0x01	; 1
    1f74:	f1 f7       	brne	.-4      	; 0x1f72 <LCD_displayCharacter+0x2d6>
    1f76:	98 8b       	std	Y+16, r25	; 0x10
    1f78:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_LOW); /* Disable LCD E=0 */
    1f7a:	83 e0       	ldi	r24, 0x03	; 3
    1f7c:	62 e0       	ldi	r22, 0x02	; 2
    1f7e:	40 e0       	ldi	r20, 0x00	; 0
    1f80:	0e 94 70 09 	call	0x12e0	; 0x12e0 <GPIO_writePin>
    1f84:	80 e0       	ldi	r24, 0x00	; 0
    1f86:	90 e0       	ldi	r25, 0x00	; 0
    1f88:	a0 e8       	ldi	r26, 0x80	; 128
    1f8a:	bf e3       	ldi	r27, 0x3F	; 63
    1f8c:	8b 87       	std	Y+11, r24	; 0x0b
    1f8e:	9c 87       	std	Y+12, r25	; 0x0c
    1f90:	ad 87       	std	Y+13, r26	; 0x0d
    1f92:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f94:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f96:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f98:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f9c:	20 e0       	ldi	r18, 0x00	; 0
    1f9e:	30 e0       	ldi	r19, 0x00	; 0
    1fa0:	4a e7       	ldi	r20, 0x7A	; 122
    1fa2:	53 e4       	ldi	r21, 0x43	; 67
    1fa4:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    1fa8:	dc 01       	movw	r26, r24
    1faa:	cb 01       	movw	r24, r22
    1fac:	8f 83       	std	Y+7, r24	; 0x07
    1fae:	98 87       	std	Y+8, r25	; 0x08
    1fb0:	a9 87       	std	Y+9, r26	; 0x09
    1fb2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fb4:	6f 81       	ldd	r22, Y+7	; 0x07
    1fb6:	78 85       	ldd	r23, Y+8	; 0x08
    1fb8:	89 85       	ldd	r24, Y+9	; 0x09
    1fba:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fbc:	20 e0       	ldi	r18, 0x00	; 0
    1fbe:	30 e0       	ldi	r19, 0x00	; 0
    1fc0:	40 e8       	ldi	r20, 0x80	; 128
    1fc2:	5f e3       	ldi	r21, 0x3F	; 63
    1fc4:	0e 94 9a 04 	call	0x934	; 0x934 <__ltsf2>
    1fc8:	88 23       	and	r24, r24
    1fca:	2c f4       	brge	.+10     	; 0x1fd6 <LCD_displayCharacter+0x33a>
		__ticks = 1;
    1fcc:	81 e0       	ldi	r24, 0x01	; 1
    1fce:	90 e0       	ldi	r25, 0x00	; 0
    1fd0:	9e 83       	std	Y+6, r25	; 0x06
    1fd2:	8d 83       	std	Y+5, r24	; 0x05
    1fd4:	3f c0       	rjmp	.+126    	; 0x2054 <LCD_displayCharacter+0x3b8>
	else if (__tmp > 65535)
    1fd6:	6f 81       	ldd	r22, Y+7	; 0x07
    1fd8:	78 85       	ldd	r23, Y+8	; 0x08
    1fda:	89 85       	ldd	r24, Y+9	; 0x09
    1fdc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fde:	20 e0       	ldi	r18, 0x00	; 0
    1fe0:	3f ef       	ldi	r19, 0xFF	; 255
    1fe2:	4f e7       	ldi	r20, 0x7F	; 127
    1fe4:	57 e4       	ldi	r21, 0x47	; 71
    1fe6:	0e 94 3a 04 	call	0x874	; 0x874 <__gtsf2>
    1fea:	18 16       	cp	r1, r24
    1fec:	4c f5       	brge	.+82     	; 0x2040 <LCD_displayCharacter+0x3a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fee:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ff0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ff2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ff4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ff6:	20 e0       	ldi	r18, 0x00	; 0
    1ff8:	30 e0       	ldi	r19, 0x00	; 0
    1ffa:	40 e2       	ldi	r20, 0x20	; 32
    1ffc:	51 e4       	ldi	r21, 0x41	; 65
    1ffe:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    2002:	dc 01       	movw	r26, r24
    2004:	cb 01       	movw	r24, r22
    2006:	bc 01       	movw	r22, r24
    2008:	cd 01       	movw	r24, r26
    200a:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    200e:	dc 01       	movw	r26, r24
    2010:	cb 01       	movw	r24, r22
    2012:	9e 83       	std	Y+6, r25	; 0x06
    2014:	8d 83       	std	Y+5, r24	; 0x05
    2016:	0f c0       	rjmp	.+30     	; 0x2036 <LCD_displayCharacter+0x39a>
    2018:	89 e1       	ldi	r24, 0x19	; 25
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	9c 83       	std	Y+4, r25	; 0x04
    201e:	8b 83       	std	Y+3, r24	; 0x03
    2020:	8b 81       	ldd	r24, Y+3	; 0x03
    2022:	9c 81       	ldd	r25, Y+4	; 0x04
    2024:	01 97       	sbiw	r24, 0x01	; 1
    2026:	f1 f7       	brne	.-4      	; 0x2024 <LCD_displayCharacter+0x388>
    2028:	9c 83       	std	Y+4, r25	; 0x04
    202a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    202c:	8d 81       	ldd	r24, Y+5	; 0x05
    202e:	9e 81       	ldd	r25, Y+6	; 0x06
    2030:	01 97       	sbiw	r24, 0x01	; 1
    2032:	9e 83       	std	Y+6, r25	; 0x06
    2034:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2036:	8d 81       	ldd	r24, Y+5	; 0x05
    2038:	9e 81       	ldd	r25, Y+6	; 0x06
    203a:	00 97       	sbiw	r24, 0x00	; 0
    203c:	69 f7       	brne	.-38     	; 0x2018 <LCD_displayCharacter+0x37c>
    203e:	14 c0       	rjmp	.+40     	; 0x2068 <LCD_displayCharacter+0x3cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2040:	6f 81       	ldd	r22, Y+7	; 0x07
    2042:	78 85       	ldd	r23, Y+8	; 0x08
    2044:	89 85       	ldd	r24, Y+9	; 0x09
    2046:	9a 85       	ldd	r25, Y+10	; 0x0a
    2048:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    204c:	dc 01       	movw	r26, r24
    204e:	cb 01       	movw	r24, r22
    2050:	9e 83       	std	Y+6, r25	; 0x06
    2052:	8d 83       	std	Y+5, r24	; 0x05
    2054:	8d 81       	ldd	r24, Y+5	; 0x05
    2056:	9e 81       	ldd	r25, Y+6	; 0x06
    2058:	9a 83       	std	Y+2, r25	; 0x02
    205a:	89 83       	std	Y+1, r24	; 0x01
    205c:	89 81       	ldd	r24, Y+1	; 0x01
    205e:	9a 81       	ldd	r25, Y+2	; 0x02
    2060:	01 97       	sbiw	r24, 0x01	; 1
    2062:	f1 f7       	brne	.-4      	; 0x2060 <LCD_displayCharacter+0x3c4>
    2064:	9a 83       	std	Y+2, r25	; 0x02
    2066:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    2068:	e9 96       	adiw	r28, 0x39	; 57
    206a:	0f b6       	in	r0, 0x3f	; 63
    206c:	f8 94       	cli
    206e:	de bf       	out	0x3e, r29	; 62
    2070:	0f be       	out	0x3f, r0	; 63
    2072:	cd bf       	out	0x3d, r28	; 61
    2074:	cf 91       	pop	r28
    2076:	df 91       	pop	r29
    2078:	08 95       	ret

0000207a <LCD_displayString>:

/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str) {
    207a:	df 93       	push	r29
    207c:	cf 93       	push	r28
    207e:	00 d0       	rcall	.+0      	; 0x2080 <LCD_displayString+0x6>
    2080:	0f 92       	push	r0
    2082:	cd b7       	in	r28, 0x3d	; 61
    2084:	de b7       	in	r29, 0x3e	; 62
    2086:	9b 83       	std	Y+3, r25	; 0x03
    2088:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    208a:	19 82       	std	Y+1, r1	; 0x01
    208c:	0e c0       	rjmp	.+28     	; 0x20aa <LCD_displayString+0x30>
	while (Str[i] != '\0') {
		LCD_displayCharacter(Str[i]);
    208e:	89 81       	ldd	r24, Y+1	; 0x01
    2090:	28 2f       	mov	r18, r24
    2092:	30 e0       	ldi	r19, 0x00	; 0
    2094:	8a 81       	ldd	r24, Y+2	; 0x02
    2096:	9b 81       	ldd	r25, Y+3	; 0x03
    2098:	fc 01       	movw	r30, r24
    209a:	e2 0f       	add	r30, r18
    209c:	f3 1f       	adc	r31, r19
    209e:	80 81       	ld	r24, Z
    20a0:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <LCD_displayCharacter>
		i++;
    20a4:	89 81       	ldd	r24, Y+1	; 0x01
    20a6:	8f 5f       	subi	r24, 0xFF	; 255
    20a8:	89 83       	std	Y+1, r24	; 0x01
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str) {
	uint8 i = 0;
	while (Str[i] != '\0') {
    20aa:	89 81       	ldd	r24, Y+1	; 0x01
    20ac:	28 2f       	mov	r18, r24
    20ae:	30 e0       	ldi	r19, 0x00	; 0
    20b0:	8a 81       	ldd	r24, Y+2	; 0x02
    20b2:	9b 81       	ldd	r25, Y+3	; 0x03
    20b4:	fc 01       	movw	r30, r24
    20b6:	e2 0f       	add	r30, r18
    20b8:	f3 1f       	adc	r31, r19
    20ba:	80 81       	ld	r24, Z
    20bc:	88 23       	and	r24, r24
    20be:	39 f7       	brne	.-50     	; 0x208e <LCD_displayString+0x14>
	 {
	 LCD_displayCharacter(*Str);
	 Str++;
	 }
	 *********************************************************/
}
    20c0:	0f 90       	pop	r0
    20c2:	0f 90       	pop	r0
    20c4:	0f 90       	pop	r0
    20c6:	cf 91       	pop	r28
    20c8:	df 91       	pop	r29
    20ca:	08 95       	ret

000020cc <LCD_moveCursor>:

/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(uint8 row, uint8 col) {
    20cc:	df 93       	push	r29
    20ce:	cf 93       	push	r28
    20d0:	00 d0       	rcall	.+0      	; 0x20d2 <LCD_moveCursor+0x6>
    20d2:	00 d0       	rcall	.+0      	; 0x20d4 <LCD_moveCursor+0x8>
    20d4:	0f 92       	push	r0
    20d6:	cd b7       	in	r28, 0x3d	; 61
    20d8:	de b7       	in	r29, 0x3e	; 62
    20da:	8a 83       	std	Y+2, r24	; 0x02
    20dc:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;

	/* Calculate the required address in the LCD DDRAM */
	switch (row) {
    20de:	8a 81       	ldd	r24, Y+2	; 0x02
    20e0:	28 2f       	mov	r18, r24
    20e2:	30 e0       	ldi	r19, 0x00	; 0
    20e4:	3d 83       	std	Y+5, r19	; 0x05
    20e6:	2c 83       	std	Y+4, r18	; 0x04
    20e8:	8c 81       	ldd	r24, Y+4	; 0x04
    20ea:	9d 81       	ldd	r25, Y+5	; 0x05
    20ec:	81 30       	cpi	r24, 0x01	; 1
    20ee:	91 05       	cpc	r25, r1
    20f0:	c1 f0       	breq	.+48     	; 0x2122 <LCD_moveCursor+0x56>
    20f2:	2c 81       	ldd	r18, Y+4	; 0x04
    20f4:	3d 81       	ldd	r19, Y+5	; 0x05
    20f6:	22 30       	cpi	r18, 0x02	; 2
    20f8:	31 05       	cpc	r19, r1
    20fa:	2c f4       	brge	.+10     	; 0x2106 <LCD_moveCursor+0x3a>
    20fc:	8c 81       	ldd	r24, Y+4	; 0x04
    20fe:	9d 81       	ldd	r25, Y+5	; 0x05
    2100:	00 97       	sbiw	r24, 0x00	; 0
    2102:	61 f0       	breq	.+24     	; 0x211c <LCD_moveCursor+0x50>
    2104:	19 c0       	rjmp	.+50     	; 0x2138 <LCD_moveCursor+0x6c>
    2106:	2c 81       	ldd	r18, Y+4	; 0x04
    2108:	3d 81       	ldd	r19, Y+5	; 0x05
    210a:	22 30       	cpi	r18, 0x02	; 2
    210c:	31 05       	cpc	r19, r1
    210e:	69 f0       	breq	.+26     	; 0x212a <LCD_moveCursor+0x5e>
    2110:	8c 81       	ldd	r24, Y+4	; 0x04
    2112:	9d 81       	ldd	r25, Y+5	; 0x05
    2114:	83 30       	cpi	r24, 0x03	; 3
    2116:	91 05       	cpc	r25, r1
    2118:	61 f0       	breq	.+24     	; 0x2132 <LCD_moveCursor+0x66>
    211a:	0e c0       	rjmp	.+28     	; 0x2138 <LCD_moveCursor+0x6c>
	case 0:
		lcd_memory_address = col;
    211c:	8b 81       	ldd	r24, Y+3	; 0x03
    211e:	89 83       	std	Y+1, r24	; 0x01
    2120:	0b c0       	rjmp	.+22     	; 0x2138 <LCD_moveCursor+0x6c>
		break;
	case 1:
		lcd_memory_address = col + 0x40;
    2122:	8b 81       	ldd	r24, Y+3	; 0x03
    2124:	80 5c       	subi	r24, 0xC0	; 192
    2126:	89 83       	std	Y+1, r24	; 0x01
    2128:	07 c0       	rjmp	.+14     	; 0x2138 <LCD_moveCursor+0x6c>
		break;
	case 2:
		lcd_memory_address = col + 0x10;
    212a:	8b 81       	ldd	r24, Y+3	; 0x03
    212c:	80 5f       	subi	r24, 0xF0	; 240
    212e:	89 83       	std	Y+1, r24	; 0x01
    2130:	03 c0       	rjmp	.+6      	; 0x2138 <LCD_moveCursor+0x6c>
		break;
	case 3:
		lcd_memory_address = col + 0x50;
    2132:	8b 81       	ldd	r24, Y+3	; 0x03
    2134:	80 5b       	subi	r24, 0xB0	; 176
    2136:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    2138:	89 81       	ldd	r24, Y+1	; 0x01
    213a:	80 68       	ori	r24, 0x80	; 128
    213c:	0e 94 5f 0c 	call	0x18be	; 0x18be <LCD_sendCommand>
}
    2140:	0f 90       	pop	r0
    2142:	0f 90       	pop	r0
    2144:	0f 90       	pop	r0
    2146:	0f 90       	pop	r0
    2148:	0f 90       	pop	r0
    214a:	cf 91       	pop	r28
    214c:	df 91       	pop	r29
    214e:	08 95       	ret

00002150 <LCD_displayStringRowColumn>:

/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row, uint8 col, const char *Str) {
    2150:	df 93       	push	r29
    2152:	cf 93       	push	r28
    2154:	00 d0       	rcall	.+0      	; 0x2156 <LCD_displayStringRowColumn+0x6>
    2156:	00 d0       	rcall	.+0      	; 0x2158 <LCD_displayStringRowColumn+0x8>
    2158:	cd b7       	in	r28, 0x3d	; 61
    215a:	de b7       	in	r29, 0x3e	; 62
    215c:	89 83       	std	Y+1, r24	; 0x01
    215e:	6a 83       	std	Y+2, r22	; 0x02
    2160:	5c 83       	std	Y+4, r21	; 0x04
    2162:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row, col); /* go to to the required LCD position */
    2164:	89 81       	ldd	r24, Y+1	; 0x01
    2166:	6a 81       	ldd	r22, Y+2	; 0x02
    2168:	0e 94 66 10 	call	0x20cc	; 0x20cc <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
    216c:	8b 81       	ldd	r24, Y+3	; 0x03
    216e:	9c 81       	ldd	r25, Y+4	; 0x04
    2170:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>
}
    2174:	0f 90       	pop	r0
    2176:	0f 90       	pop	r0
    2178:	0f 90       	pop	r0
    217a:	0f 90       	pop	r0
    217c:	cf 91       	pop	r28
    217e:	df 91       	pop	r29
    2180:	08 95       	ret

00002182 <LCD_intgerToString>:

/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data) {
    2182:	df 93       	push	r29
    2184:	cf 93       	push	r28
    2186:	cd b7       	in	r28, 0x3d	; 61
    2188:	de b7       	in	r29, 0x3e	; 62
    218a:	62 97       	sbiw	r28, 0x12	; 18
    218c:	0f b6       	in	r0, 0x3f	; 63
    218e:	f8 94       	cli
    2190:	de bf       	out	0x3e, r29	; 62
    2192:	0f be       	out	0x3f, r0	; 63
    2194:	cd bf       	out	0x3d, r28	; 61
    2196:	9a 8b       	std	Y+18, r25	; 0x12
    2198:	89 8b       	std	Y+17, r24	; 0x11
	char buff[16]; /* String to hold the ascii result */
	itoa(data, buff, 10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    219a:	89 89       	ldd	r24, Y+17	; 0x11
    219c:	9a 89       	ldd	r25, Y+18	; 0x12
    219e:	9e 01       	movw	r18, r28
    21a0:	2f 5f       	subi	r18, 0xFF	; 255
    21a2:	3f 4f       	sbci	r19, 0xFF	; 255
    21a4:	b9 01       	movw	r22, r18
    21a6:	4a e0       	ldi	r20, 0x0A	; 10
    21a8:	50 e0       	ldi	r21, 0x00	; 0
    21aa:	0e 94 ab 12 	call	0x2556	; 0x2556 <itoa>
	LCD_displayString(buff); /* Display the string */
    21ae:	ce 01       	movw	r24, r28
    21b0:	01 96       	adiw	r24, 0x01	; 1
    21b2:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>

}
    21b6:	62 96       	adiw	r28, 0x12	; 18
    21b8:	0f b6       	in	r0, 0x3f	; 63
    21ba:	f8 94       	cli
    21bc:	de bf       	out	0x3e, r29	; 62
    21be:	0f be       	out	0x3f, r0	; 63
    21c0:	cd bf       	out	0x3d, r28	; 61
    21c2:	cf 91       	pop	r28
    21c4:	df 91       	pop	r29
    21c6:	08 95       	ret

000021c8 <LCD_floatToString>:

/*
 * Description :
 * Display the required Float decimal value on the screen
 */
void LCD_floatToString(float32 data) {
    21c8:	0f 93       	push	r16
    21ca:	1f 93       	push	r17
    21cc:	df 93       	push	r29
    21ce:	cf 93       	push	r28
    21d0:	cd b7       	in	r28, 0x3d	; 61
    21d2:	de b7       	in	r29, 0x3e	; 62
    21d4:	64 97       	sbiw	r28, 0x14	; 20
    21d6:	0f b6       	in	r0, 0x3f	; 63
    21d8:	f8 94       	cli
    21da:	de bf       	out	0x3e, r29	; 62
    21dc:	0f be       	out	0x3f, r0	; 63
    21de:	cd bf       	out	0x3d, r28	; 61
    21e0:	69 8b       	std	Y+17, r22	; 0x11
    21e2:	7a 8b       	std	Y+18, r23	; 0x12
    21e4:	8b 8b       	std	Y+19, r24	; 0x13
    21e6:	9c 8b       	std	Y+20, r25	; 0x14
	char buff[16]; /* String to hold the ascii result */
	dtostrf(data, 6, 3, buff); /* Use dtostrf C function to convert the data to its corresponding ASCII value, 10 for float decimal */
    21e8:	89 89       	ldd	r24, Y+17	; 0x11
    21ea:	9a 89       	ldd	r25, Y+18	; 0x12
    21ec:	ab 89       	ldd	r26, Y+19	; 0x13
    21ee:	bc 89       	ldd	r27, Y+20	; 0x14
    21f0:	bc 01       	movw	r22, r24
    21f2:	cd 01       	movw	r24, r26
    21f4:	46 e0       	ldi	r20, 0x06	; 6
    21f6:	50 e0       	ldi	r21, 0x00	; 0
    21f8:	23 e0       	ldi	r18, 0x03	; 3
    21fa:	30 e0       	ldi	r19, 0x00	; 0
    21fc:	fe 01       	movw	r30, r28
    21fe:	31 96       	adiw	r30, 0x01	; 1
    2200:	8f 01       	movw	r16, r30
    2202:	0e 94 8a 12 	call	0x2514	; 0x2514 <dtostrf>
	LCD_displayString(buff); /* Display the string */
    2206:	ce 01       	movw	r24, r28
    2208:	01 96       	adiw	r24, 0x01	; 1
    220a:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>
}
    220e:	64 96       	adiw	r28, 0x14	; 20
    2210:	0f b6       	in	r0, 0x3f	; 63
    2212:	f8 94       	cli
    2214:	de bf       	out	0x3e, r29	; 62
    2216:	0f be       	out	0x3f, r0	; 63
    2218:	cd bf       	out	0x3d, r28	; 61
    221a:	cf 91       	pop	r28
    221c:	df 91       	pop	r29
    221e:	1f 91       	pop	r17
    2220:	0f 91       	pop	r16
    2222:	08 95       	ret

00002224 <LCD_clearScreen>:

/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void) {
    2224:	df 93       	push	r29
    2226:	cf 93       	push	r28
    2228:	cd b7       	in	r28, 0x3d	; 61
    222a:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    222c:	81 e0       	ldi	r24, 0x01	; 1
    222e:	0e 94 5f 0c 	call	0x18be	; 0x18be <LCD_sendCommand>
}
    2232:	cf 91       	pop	r28
    2234:	df 91       	pop	r29
    2236:	08 95       	ret

00002238 <LM35_getTemperature>:

/*
 * Description :
 * Function responsible for calculate the temperature from the ADC digital value.
 */
uint8 LM35_getTemperature(void) {
    2238:	df 93       	push	r29
    223a:	cf 93       	push	r28
    223c:	00 d0       	rcall	.+0      	; 0x223e <LM35_getTemperature+0x6>
    223e:	0f 92       	push	r0
    2240:	cd b7       	in	r28, 0x3d	; 61
    2242:	de b7       	in	r29, 0x3e	; 62
	uint8 temp_value = 0;
    2244:	1b 82       	std	Y+3, r1	; 0x03

	uint16 adc_value = 0;
    2246:	1a 82       	std	Y+2, r1	; 0x02
    2248:	19 82       	std	Y+1, r1	; 0x01

	/* Read ADC channel where the temperature sensor is connected */
	adc_value = ADC_readChannel(SENSOR_CHANNEL_ID);
    224a:	82 e0       	ldi	r24, 0x02	; 2
    224c:	0e 94 c1 07 	call	0xf82	; 0xf82 <ADC_readChannel>
    2250:	9a 83       	std	Y+2, r25	; 0x02
    2252:	89 83       	std	Y+1, r24	; 0x01

	/* Calculate the temperature from the ADC value*/
	temp_value =
    2254:	89 81       	ldd	r24, Y+1	; 0x01
    2256:	9a 81       	ldd	r25, Y+2	; 0x02
    2258:	cc 01       	movw	r24, r24
    225a:	a0 e0       	ldi	r26, 0x00	; 0
    225c:	b0 e0       	ldi	r27, 0x00	; 0
    225e:	26 e9       	ldi	r18, 0x96	; 150
    2260:	30 e0       	ldi	r19, 0x00	; 0
    2262:	40 e0       	ldi	r20, 0x00	; 0
    2264:	50 e0       	ldi	r21, 0x00	; 0
    2266:	bc 01       	movw	r22, r24
    2268:	cd 01       	movw	r24, r26
    226a:	0e 94 34 12 	call	0x2468	; 0x2468 <__mulsi3>
    226e:	dc 01       	movw	r26, r24
    2270:	cb 01       	movw	r24, r22
    2272:	bc 01       	movw	r22, r24
    2274:	cd 01       	movw	r24, r26
    2276:	0e 94 1e 05 	call	0xa3c	; 0xa3c <__floatunsisf>
    227a:	dc 01       	movw	r26, r24
    227c:	cb 01       	movw	r24, r22
    227e:	bc 01       	movw	r22, r24
    2280:	cd 01       	movw	r24, r26
    2282:	2a e0       	ldi	r18, 0x0A	; 10
    2284:	37 ed       	ldi	r19, 0xD7	; 215
    2286:	43 e2       	ldi	r20, 0x23	; 35
    2288:	50 e4       	ldi	r21, 0x40	; 64
    228a:	0e 94 94 02 	call	0x528	; 0x528 <__mulsf3>
    228e:	dc 01       	movw	r26, r24
    2290:	cb 01       	movw	r24, r22
    2292:	bc 01       	movw	r22, r24
    2294:	cd 01       	movw	r24, r26
    2296:	20 e0       	ldi	r18, 0x00	; 0
    2298:	30 ed       	ldi	r19, 0xD0	; 208
    229a:	4f eb       	ldi	r20, 0xBF	; 191
    229c:	54 e4       	ldi	r21, 0x44	; 68
    229e:	0e 94 8e 03 	call	0x71c	; 0x71c <__divsf3>
    22a2:	dc 01       	movw	r26, r24
    22a4:	cb 01       	movw	r24, r22
    22a6:	bc 01       	movw	r22, r24
    22a8:	cd 01       	movw	r24, r26
    22aa:	0e 94 be 00 	call	0x17c	; 0x17c <__fixunssfsi>
    22ae:	dc 01       	movw	r26, r24
    22b0:	cb 01       	movw	r24, r22
    22b2:	8b 83       	std	Y+3, r24	; 0x03
			(uint8) (((uint32) adc_value * SENSOR_MAX_TEMPERATURE
					* ADC_REF_VOLT_VALUE)
					/ (ADC_MAXIMUM_VALUE * SENSOR_MAX_VOLT_VALUE));

	return temp_value;
    22b4:	8b 81       	ldd	r24, Y+3	; 0x03
}
    22b6:	0f 90       	pop	r0
    22b8:	0f 90       	pop	r0
    22ba:	0f 90       	pop	r0
    22bc:	cf 91       	pop	r28
    22be:	df 91       	pop	r29
    22c0:	08 95       	ret

000022c2 <main>:
 */
#include"lm35_sensor.h"
#include"dc_motor.h"
#include"lcd.h"
#include"adc.h"
int main(void) {
    22c2:	df 93       	push	r29
    22c4:	cf 93       	push	r28
    22c6:	00 d0       	rcall	.+0      	; 0x22c8 <main+0x6>
    22c8:	cd b7       	in	r28, 0x3d	; 61
    22ca:	de b7       	in	r29, 0x3e	; 62
	ADC_ConfigType ADC_LM_35 = { Internal_2_56V, ADC_F_CPU_Pre_8 };
    22cc:	83 e0       	ldi	r24, 0x03	; 3
    22ce:	89 83       	std	Y+1, r24	; 0x01
    22d0:	83 e0       	ldi	r24, 0x03	; 3
    22d2:	8a 83       	std	Y+2, r24	; 0x02
	ADC_init(&ADC_LM_35);
    22d4:	ce 01       	movw	r24, r28
    22d6:	01 96       	adiw	r24, 0x01	; 1
    22d8:	0e 94 8c 07 	call	0xf18	; 0xf18 <ADC_init>
	DcMotor_Init();
    22dc:	0e 94 f8 07 	call	0xff0	; 0xff0 <DcMotor_Init>
	LCD_init();
    22e0:	0e 94 c3 0b 	call	0x1786	; 0x1786 <LCD_init>
	for (;;) {
		if (LM35_getTemperature() >= 120) {
    22e4:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    22e8:	88 37       	cpi	r24, 0x78	; 120
    22ea:	e8 f0       	brcs	.+58     	; 0x2326 <main+0x64>
			DcMotor_Rotate(CW, 100);
    22ec:	81 e0       	ldi	r24, 0x01	; 1
    22ee:	64 e6       	ldi	r22, 0x64	; 100
    22f0:	0e 94 13 08 	call	0x1026	; 0x1026 <DcMotor_Rotate>
			LCD_displayStringRowColumn(0, 3, "FAN is ON ");
    22f4:	20 e6       	ldi	r18, 0x60	; 96
    22f6:	30 e0       	ldi	r19, 0x00	; 0
    22f8:	80 e0       	ldi	r24, 0x00	; 0
    22fa:	63 e0       	ldi	r22, 0x03	; 3
    22fc:	a9 01       	movw	r20, r18
    22fe:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1, 3, "Temp = ");
    2302:	2b e6       	ldi	r18, 0x6B	; 107
    2304:	30 e0       	ldi	r19, 0x00	; 0
    2306:	81 e0       	ldi	r24, 0x01	; 1
    2308:	63 e0       	ldi	r22, 0x03	; 3
    230a:	a9 01       	movw	r20, r18
    230c:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_intgerToString(LM35_getTemperature());
    2310:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    2314:	88 2f       	mov	r24, r24
    2316:	90 e0       	ldi	r25, 0x00	; 0
    2318:	0e 94 c1 10 	call	0x2182	; 0x2182 <LCD_intgerToString>
			LCD_displayString("C");
    231c:	83 e7       	ldi	r24, 0x73	; 115
    231e:	90 e0       	ldi	r25, 0x00	; 0
    2320:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>
    2324:	df cf       	rjmp	.-66     	; 0x22e4 <main+0x22>
		} else if (LM35_getTemperature() >= 90) {
    2326:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    232a:	8a 35       	cpi	r24, 0x5A	; 90
    232c:	e8 f0       	brcs	.+58     	; 0x2368 <main+0xa6>
			DcMotor_Rotate(CW, 75);
    232e:	81 e0       	ldi	r24, 0x01	; 1
    2330:	6b e4       	ldi	r22, 0x4B	; 75
    2332:	0e 94 13 08 	call	0x1026	; 0x1026 <DcMotor_Rotate>
			LCD_displayStringRowColumn(0, 3, "FAN is ON ");
    2336:	20 e6       	ldi	r18, 0x60	; 96
    2338:	30 e0       	ldi	r19, 0x00	; 0
    233a:	80 e0       	ldi	r24, 0x00	; 0
    233c:	63 e0       	ldi	r22, 0x03	; 3
    233e:	a9 01       	movw	r20, r18
    2340:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1, 3, "Temp = ");
    2344:	2b e6       	ldi	r18, 0x6B	; 107
    2346:	30 e0       	ldi	r19, 0x00	; 0
    2348:	81 e0       	ldi	r24, 0x01	; 1
    234a:	63 e0       	ldi	r22, 0x03	; 3
    234c:	a9 01       	movw	r20, r18
    234e:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_intgerToString(LM35_getTemperature());
    2352:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    2356:	88 2f       	mov	r24, r24
    2358:	90 e0       	ldi	r25, 0x00	; 0
    235a:	0e 94 c1 10 	call	0x2182	; 0x2182 <LCD_intgerToString>
			LCD_displayString("C");
    235e:	83 e7       	ldi	r24, 0x73	; 115
    2360:	90 e0       	ldi	r25, 0x00	; 0
    2362:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>
    2366:	be cf       	rjmp	.-132    	; 0x22e4 <main+0x22>
		} else if (LM35_getTemperature() >= 60) {
    2368:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    236c:	8c 33       	cpi	r24, 0x3C	; 60
    236e:	e8 f0       	brcs	.+58     	; 0x23aa <main+0xe8>
			DcMotor_Rotate(CW, 50);
    2370:	81 e0       	ldi	r24, 0x01	; 1
    2372:	62 e3       	ldi	r22, 0x32	; 50
    2374:	0e 94 13 08 	call	0x1026	; 0x1026 <DcMotor_Rotate>
			LCD_displayStringRowColumn(0, 3, "FAN is ON ");
    2378:	20 e6       	ldi	r18, 0x60	; 96
    237a:	30 e0       	ldi	r19, 0x00	; 0
    237c:	80 e0       	ldi	r24, 0x00	; 0
    237e:	63 e0       	ldi	r22, 0x03	; 3
    2380:	a9 01       	movw	r20, r18
    2382:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1, 3, "Temp = ");
    2386:	2b e6       	ldi	r18, 0x6B	; 107
    2388:	30 e0       	ldi	r19, 0x00	; 0
    238a:	81 e0       	ldi	r24, 0x01	; 1
    238c:	63 e0       	ldi	r22, 0x03	; 3
    238e:	a9 01       	movw	r20, r18
    2390:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_intgerToString(LM35_getTemperature());
    2394:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    2398:	88 2f       	mov	r24, r24
    239a:	90 e0       	ldi	r25, 0x00	; 0
    239c:	0e 94 c1 10 	call	0x2182	; 0x2182 <LCD_intgerToString>
			LCD_displayString("C");
    23a0:	83 e7       	ldi	r24, 0x73	; 115
    23a2:	90 e0       	ldi	r25, 0x00	; 0
    23a4:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>
    23a8:	9d cf       	rjmp	.-198    	; 0x22e4 <main+0x22>
		} else if (LM35_getTemperature() >= 30) {
    23aa:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    23ae:	8e 31       	cpi	r24, 0x1E	; 30
    23b0:	e8 f0       	brcs	.+58     	; 0x23ec <main+0x12a>
			DcMotor_Rotate(CW, 25);
    23b2:	81 e0       	ldi	r24, 0x01	; 1
    23b4:	69 e1       	ldi	r22, 0x19	; 25
    23b6:	0e 94 13 08 	call	0x1026	; 0x1026 <DcMotor_Rotate>
			LCD_displayStringRowColumn(0, 3, "FAN is ON ");
    23ba:	20 e6       	ldi	r18, 0x60	; 96
    23bc:	30 e0       	ldi	r19, 0x00	; 0
    23be:	80 e0       	ldi	r24, 0x00	; 0
    23c0:	63 e0       	ldi	r22, 0x03	; 3
    23c2:	a9 01       	movw	r20, r18
    23c4:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1, 3, "Temp = ");
    23c8:	2b e6       	ldi	r18, 0x6B	; 107
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	81 e0       	ldi	r24, 0x01	; 1
    23ce:	63 e0       	ldi	r22, 0x03	; 3
    23d0:	a9 01       	movw	r20, r18
    23d2:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_intgerToString(LM35_getTemperature());
    23d6:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    23da:	88 2f       	mov	r24, r24
    23dc:	90 e0       	ldi	r25, 0x00	; 0
    23de:	0e 94 c1 10 	call	0x2182	; 0x2182 <LCD_intgerToString>
			LCD_displayString("C");
    23e2:	83 e7       	ldi	r24, 0x73	; 115
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>
    23ea:	7c cf       	rjmp	.-264    	; 0x22e4 <main+0x22>
		} else if (LM35_getTemperature() < 30) {
    23ec:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    23f0:	8e 31       	cpi	r24, 0x1E	; 30
    23f2:	08 f0       	brcs	.+2      	; 0x23f6 <main+0x134>
    23f4:	77 cf       	rjmp	.-274    	; 0x22e4 <main+0x22>
			DcMotor_Rotate(off, 0);
    23f6:	80 e0       	ldi	r24, 0x00	; 0
    23f8:	60 e0       	ldi	r22, 0x00	; 0
    23fa:	0e 94 13 08 	call	0x1026	; 0x1026 <DcMotor_Rotate>
			LCD_displayStringRowColumn(0, 3, "FAN is OFF");
    23fe:	25 e7       	ldi	r18, 0x75	; 117
    2400:	30 e0       	ldi	r19, 0x00	; 0
    2402:	80 e0       	ldi	r24, 0x00	; 0
    2404:	63 e0       	ldi	r22, 0x03	; 3
    2406:	a9 01       	movw	r20, r18
    2408:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1, 3, "Temp = ");
    240c:	2b e6       	ldi	r18, 0x6B	; 107
    240e:	30 e0       	ldi	r19, 0x00	; 0
    2410:	81 e0       	ldi	r24, 0x01	; 1
    2412:	63 e0       	ldi	r22, 0x03	; 3
    2414:	a9 01       	movw	r20, r18
    2416:	0e 94 a8 10 	call	0x2150	; 0x2150 <LCD_displayStringRowColumn>
			LCD_intgerToString(LM35_getTemperature());
    241a:	0e 94 1c 11 	call	0x2238	; 0x2238 <LM35_getTemperature>
    241e:	88 2f       	mov	r24, r24
    2420:	90 e0       	ldi	r25, 0x00	; 0
    2422:	0e 94 c1 10 	call	0x2182	; 0x2182 <LCD_intgerToString>
			LCD_displayString("C");
    2426:	83 e7       	ldi	r24, 0x73	; 115
    2428:	90 e0       	ldi	r25, 0x00	; 0
    242a:	0e 94 3d 10 	call	0x207a	; 0x207a <LCD_displayString>
    242e:	5a cf       	rjmp	.-332    	; 0x22e4 <main+0x22>

00002430 <PWM_Timer0_Start>:
  Setup the prescaler with F_CPU/8.
  Setup the compare value based on the required input duty cycle
  Setup the direction for OC0 as output pin through the GPIO driver.
  The generated PWM signal frequency will be 500Hz to control the DC
 Motor speed*/
void PWM_Timer0_Start(uint8 duty_cycle) {
    2430:	df 93       	push	r29
    2432:	cf 93       	push	r28
    2434:	0f 92       	push	r0
    2436:	cd b7       	in	r28, 0x3d	; 61
    2438:	de b7       	in	r29, 0x3e	; 62
    243a:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = 0; // Set Timer Initial Value to 0
    243c:	e2 e5       	ldi	r30, 0x52	; 82
    243e:	f0 e0       	ldi	r31, 0x00	; 0
    2440:	10 82       	st	Z, r1

	OCR0 = duty_cycle; // Set Compare Value
    2442:	ec e5       	ldi	r30, 0x5C	; 92
    2444:	f0 e0       	ldi	r31, 0x00	; 0
    2446:	89 81       	ldd	r24, Y+1	; 0x01
    2448:	80 83       	st	Z, r24

	DDRB = DDRB | (1 << PB3); // Configure PB3/OC0 as output pin
    244a:	a7 e3       	ldi	r26, 0x37	; 55
    244c:	b0 e0       	ldi	r27, 0x00	; 0
    244e:	e7 e3       	ldi	r30, 0x37	; 55
    2450:	f0 e0       	ldi	r31, 0x00	; 0
    2452:	80 81       	ld	r24, Z
    2454:	88 60       	ori	r24, 0x08	; 8
    2456:	8c 93       	st	X, r24
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1 << WGM00) | (1 << WGM01) | (1 << COM01) | (1 << CS01);
    2458:	e3 e5       	ldi	r30, 0x53	; 83
    245a:	f0 e0       	ldi	r31, 0x00	; 0
    245c:	8a e6       	ldi	r24, 0x6A	; 106
    245e:	80 83       	st	Z, r24
}
    2460:	0f 90       	pop	r0
    2462:	cf 91       	pop	r28
    2464:	df 91       	pop	r29
    2466:	08 95       	ret

00002468 <__mulsi3>:
    2468:	62 9f       	mul	r22, r18
    246a:	d0 01       	movw	r26, r0
    246c:	73 9f       	mul	r23, r19
    246e:	f0 01       	movw	r30, r0
    2470:	82 9f       	mul	r24, r18
    2472:	e0 0d       	add	r30, r0
    2474:	f1 1d       	adc	r31, r1
    2476:	64 9f       	mul	r22, r20
    2478:	e0 0d       	add	r30, r0
    247a:	f1 1d       	adc	r31, r1
    247c:	92 9f       	mul	r25, r18
    247e:	f0 0d       	add	r31, r0
    2480:	83 9f       	mul	r24, r19
    2482:	f0 0d       	add	r31, r0
    2484:	74 9f       	mul	r23, r20
    2486:	f0 0d       	add	r31, r0
    2488:	65 9f       	mul	r22, r21
    248a:	f0 0d       	add	r31, r0
    248c:	99 27       	eor	r25, r25
    248e:	72 9f       	mul	r23, r18
    2490:	b0 0d       	add	r27, r0
    2492:	e1 1d       	adc	r30, r1
    2494:	f9 1f       	adc	r31, r25
    2496:	63 9f       	mul	r22, r19
    2498:	b0 0d       	add	r27, r0
    249a:	e1 1d       	adc	r30, r1
    249c:	f9 1f       	adc	r31, r25
    249e:	bd 01       	movw	r22, r26
    24a0:	cf 01       	movw	r24, r30
    24a2:	11 24       	eor	r1, r1
    24a4:	08 95       	ret

000024a6 <__prologue_saves__>:
    24a6:	2f 92       	push	r2
    24a8:	3f 92       	push	r3
    24aa:	4f 92       	push	r4
    24ac:	5f 92       	push	r5
    24ae:	6f 92       	push	r6
    24b0:	7f 92       	push	r7
    24b2:	8f 92       	push	r8
    24b4:	9f 92       	push	r9
    24b6:	af 92       	push	r10
    24b8:	bf 92       	push	r11
    24ba:	cf 92       	push	r12
    24bc:	df 92       	push	r13
    24be:	ef 92       	push	r14
    24c0:	ff 92       	push	r15
    24c2:	0f 93       	push	r16
    24c4:	1f 93       	push	r17
    24c6:	cf 93       	push	r28
    24c8:	df 93       	push	r29
    24ca:	cd b7       	in	r28, 0x3d	; 61
    24cc:	de b7       	in	r29, 0x3e	; 62
    24ce:	ca 1b       	sub	r28, r26
    24d0:	db 0b       	sbc	r29, r27
    24d2:	0f b6       	in	r0, 0x3f	; 63
    24d4:	f8 94       	cli
    24d6:	de bf       	out	0x3e, r29	; 62
    24d8:	0f be       	out	0x3f, r0	; 63
    24da:	cd bf       	out	0x3d, r28	; 61
    24dc:	09 94       	ijmp

000024de <__epilogue_restores__>:
    24de:	2a 88       	ldd	r2, Y+18	; 0x12
    24e0:	39 88       	ldd	r3, Y+17	; 0x11
    24e2:	48 88       	ldd	r4, Y+16	; 0x10
    24e4:	5f 84       	ldd	r5, Y+15	; 0x0f
    24e6:	6e 84       	ldd	r6, Y+14	; 0x0e
    24e8:	7d 84       	ldd	r7, Y+13	; 0x0d
    24ea:	8c 84       	ldd	r8, Y+12	; 0x0c
    24ec:	9b 84       	ldd	r9, Y+11	; 0x0b
    24ee:	aa 84       	ldd	r10, Y+10	; 0x0a
    24f0:	b9 84       	ldd	r11, Y+9	; 0x09
    24f2:	c8 84       	ldd	r12, Y+8	; 0x08
    24f4:	df 80       	ldd	r13, Y+7	; 0x07
    24f6:	ee 80       	ldd	r14, Y+6	; 0x06
    24f8:	fd 80       	ldd	r15, Y+5	; 0x05
    24fa:	0c 81       	ldd	r16, Y+4	; 0x04
    24fc:	1b 81       	ldd	r17, Y+3	; 0x03
    24fe:	aa 81       	ldd	r26, Y+2	; 0x02
    2500:	b9 81       	ldd	r27, Y+1	; 0x01
    2502:	ce 0f       	add	r28, r30
    2504:	d1 1d       	adc	r29, r1
    2506:	0f b6       	in	r0, 0x3f	; 63
    2508:	f8 94       	cli
    250a:	de bf       	out	0x3e, r29	; 62
    250c:	0f be       	out	0x3f, r0	; 63
    250e:	cd bf       	out	0x3d, r28	; 61
    2510:	ed 01       	movw	r28, r26
    2512:	08 95       	ret

00002514 <dtostrf>:
    2514:	ef 92       	push	r14
    2516:	ff 92       	push	r15
    2518:	0f 93       	push	r16
    251a:	1f 93       	push	r17
    251c:	f2 2f       	mov	r31, r18
    251e:	f0 2e       	mov	r15, r16
    2520:	47 fd       	sbrc	r20, 7
    2522:	02 c0       	rjmp	.+4      	; 0x2528 <dtostrf+0x14>
    2524:	e4 e0       	ldi	r30, 0x04	; 4
    2526:	01 c0       	rjmp	.+2      	; 0x252a <dtostrf+0x16>
    2528:	e4 e1       	ldi	r30, 0x14	; 20
    252a:	24 2f       	mov	r18, r20
    252c:	33 27       	eor	r19, r19
    252e:	27 fd       	sbrc	r18, 7
    2530:	30 95       	com	r19
    2532:	37 ff       	sbrs	r19, 7
    2534:	03 c0       	rjmp	.+6      	; 0x253c <dtostrf+0x28>
    2536:	30 95       	com	r19
    2538:	21 95       	neg	r18
    253a:	3f 4f       	sbci	r19, 0xFF	; 255
    253c:	4f 2d       	mov	r20, r15
    253e:	51 2f       	mov	r21, r17
    2540:	0f 2f       	mov	r16, r31
    2542:	ee 2e       	mov	r14, r30
    2544:	0e 94 cc 12 	call	0x2598	; 0x2598 <dtoa_prf>
    2548:	8f 2d       	mov	r24, r15
    254a:	91 2f       	mov	r25, r17
    254c:	1f 91       	pop	r17
    254e:	0f 91       	pop	r16
    2550:	ff 90       	pop	r15
    2552:	ef 90       	pop	r14
    2554:	08 95       	ret

00002556 <itoa>:
    2556:	fb 01       	movw	r30, r22
    2558:	9f 01       	movw	r18, r30
    255a:	e8 94       	clt
    255c:	42 30       	cpi	r20, 0x02	; 2
    255e:	c4 f0       	brlt	.+48     	; 0x2590 <itoa+0x3a>
    2560:	45 32       	cpi	r20, 0x25	; 37
    2562:	b4 f4       	brge	.+44     	; 0x2590 <itoa+0x3a>
    2564:	4a 30       	cpi	r20, 0x0A	; 10
    2566:	29 f4       	brne	.+10     	; 0x2572 <itoa+0x1c>
    2568:	97 fb       	bst	r25, 7
    256a:	1e f4       	brtc	.+6      	; 0x2572 <itoa+0x1c>
    256c:	90 95       	com	r25
    256e:	81 95       	neg	r24
    2570:	9f 4f       	sbci	r25, 0xFF	; 255
    2572:	64 2f       	mov	r22, r20
    2574:	77 27       	eor	r23, r23
    2576:	0e 94 16 15 	call	0x2a2c	; 0x2a2c <__udivmodhi4>
    257a:	80 5d       	subi	r24, 0xD0	; 208
    257c:	8a 33       	cpi	r24, 0x3A	; 58
    257e:	0c f0       	brlt	.+2      	; 0x2582 <itoa+0x2c>
    2580:	89 5d       	subi	r24, 0xD9	; 217
    2582:	81 93       	st	Z+, r24
    2584:	cb 01       	movw	r24, r22
    2586:	00 97       	sbiw	r24, 0x00	; 0
    2588:	a1 f7       	brne	.-24     	; 0x2572 <itoa+0x1c>
    258a:	16 f4       	brtc	.+4      	; 0x2590 <itoa+0x3a>
    258c:	5d e2       	ldi	r21, 0x2D	; 45
    258e:	51 93       	st	Z+, r21
    2590:	10 82       	st	Z, r1
    2592:	c9 01       	movw	r24, r18
    2594:	0c 94 06 15 	jmp	0x2a0c	; 0x2a0c <strrev>

00002598 <dtoa_prf>:
    2598:	a9 e0       	ldi	r26, 0x09	; 9
    259a:	b0 e0       	ldi	r27, 0x00	; 0
    259c:	e2 ed       	ldi	r30, 0xD2	; 210
    259e:	f2 e1       	ldi	r31, 0x12	; 18
    25a0:	0c 94 57 12 	jmp	0x24ae	; 0x24ae <__prologue_saves__+0x8>
    25a4:	6a 01       	movw	r12, r20
    25a6:	12 2f       	mov	r17, r18
    25a8:	a0 2e       	mov	r10, r16
    25aa:	be 2c       	mov	r11, r14
    25ac:	2b e3       	ldi	r18, 0x3B	; 59
    25ae:	20 17       	cp	r18, r16
    25b0:	18 f4       	brcc	.+6      	; 0x25b8 <dtoa_prf+0x20>
    25b2:	2c e3       	ldi	r18, 0x3C	; 60
    25b4:	92 2e       	mov	r9, r18
    25b6:	02 c0       	rjmp	.+4      	; 0x25bc <dtoa_prf+0x24>
    25b8:	90 2e       	mov	r9, r16
    25ba:	93 94       	inc	r9
    25bc:	ae 01       	movw	r20, r28
    25be:	4f 5f       	subi	r20, 0xFF	; 255
    25c0:	5f 4f       	sbci	r21, 0xFF	; 255
    25c2:	27 e0       	ldi	r18, 0x07	; 7
    25c4:	09 2d       	mov	r16, r9
    25c6:	0e 94 2e 14 	call	0x285c	; 0x285c <__ftoa_engine>
    25ca:	bc 01       	movw	r22, r24
    25cc:	89 81       	ldd	r24, Y+1	; 0x01
    25ce:	e8 2e       	mov	r14, r24
    25d0:	ff 24       	eor	r15, r15
    25d2:	c7 01       	movw	r24, r14
    25d4:	89 70       	andi	r24, 0x09	; 9
    25d6:	90 70       	andi	r25, 0x00	; 0
    25d8:	01 97       	sbiw	r24, 0x01	; 1
    25da:	11 f4       	brne	.+4      	; 0x25e0 <dtoa_prf+0x48>
    25dc:	ad e2       	ldi	r26, 0x2D	; 45
    25de:	09 c0       	rjmp	.+18     	; 0x25f2 <dtoa_prf+0x5a>
    25e0:	b1 fe       	sbrs	r11, 1
    25e2:	02 c0       	rjmp	.+4      	; 0x25e8 <dtoa_prf+0x50>
    25e4:	ab e2       	ldi	r26, 0x2B	; 43
    25e6:	05 c0       	rjmp	.+10     	; 0x25f2 <dtoa_prf+0x5a>
    25e8:	b0 fc       	sbrc	r11, 0
    25ea:	02 c0       	rjmp	.+4      	; 0x25f0 <dtoa_prf+0x58>
    25ec:	a0 e0       	ldi	r26, 0x00	; 0
    25ee:	01 c0       	rjmp	.+2      	; 0x25f2 <dtoa_prf+0x5a>
    25f0:	a0 e2       	ldi	r26, 0x20	; 32
    25f2:	e3 fe       	sbrs	r14, 3
    25f4:	3b c0       	rjmp	.+118    	; 0x266c <dtoa_prf+0xd4>
    25f6:	aa 23       	and	r26, r26
    25f8:	11 f4       	brne	.+4      	; 0x25fe <dtoa_prf+0x66>
    25fa:	23 e0       	ldi	r18, 0x03	; 3
    25fc:	01 c0       	rjmp	.+2      	; 0x2600 <dtoa_prf+0x68>
    25fe:	24 e0       	ldi	r18, 0x04	; 4
    2600:	21 17       	cp	r18, r17
    2602:	10 f0       	brcs	.+4      	; 0x2608 <dtoa_prf+0x70>
    2604:	20 e0       	ldi	r18, 0x00	; 0
    2606:	02 c0       	rjmp	.+4      	; 0x260c <dtoa_prf+0x74>
    2608:	12 1b       	sub	r17, r18
    260a:	21 2f       	mov	r18, r17
    260c:	eb 2c       	mov	r14, r11
    260e:	b4 fe       	sbrs	r11, 4
    2610:	02 c0       	rjmp	.+4      	; 0x2616 <dtoa_prf+0x7e>
    2612:	32 2f       	mov	r19, r18
    2614:	0a c0       	rjmp	.+20     	; 0x262a <dtoa_prf+0x92>
    2616:	f6 01       	movw	r30, r12
    2618:	32 2f       	mov	r19, r18
    261a:	80 e2       	ldi	r24, 0x20	; 32
    261c:	02 c0       	rjmp	.+4      	; 0x2622 <dtoa_prf+0x8a>
    261e:	81 93       	st	Z+, r24
    2620:	31 50       	subi	r19, 0x01	; 1
    2622:	33 23       	and	r19, r19
    2624:	e1 f7       	brne	.-8      	; 0x261e <dtoa_prf+0x86>
    2626:	c2 0e       	add	r12, r18
    2628:	d1 1c       	adc	r13, r1
    262a:	aa 23       	and	r26, r26
    262c:	19 f0       	breq	.+6      	; 0x2634 <dtoa_prf+0x9c>
    262e:	f6 01       	movw	r30, r12
    2630:	a1 93       	st	Z+, r26
    2632:	6f 01       	movw	r12, r30
    2634:	f6 01       	movw	r30, r12
    2636:	31 96       	adiw	r30, 0x01	; 1
    2638:	e2 fe       	sbrs	r14, 2
    263a:	05 c0       	rjmp	.+10     	; 0x2646 <dtoa_prf+0xae>
    263c:	9e e4       	ldi	r25, 0x4E	; 78
    263e:	d6 01       	movw	r26, r12
    2640:	9c 93       	st	X, r25
    2642:	81 e4       	ldi	r24, 0x41	; 65
    2644:	04 c0       	rjmp	.+8      	; 0x264e <dtoa_prf+0xb6>
    2646:	9e e6       	ldi	r25, 0x6E	; 110
    2648:	d6 01       	movw	r26, r12
    264a:	9c 93       	st	X, r25
    264c:	81 e6       	ldi	r24, 0x61	; 97
    264e:	11 96       	adiw	r26, 0x01	; 1
    2650:	8c 93       	st	X, r24
    2652:	91 83       	std	Z+1, r25	; 0x01
    2654:	32 96       	adiw	r30, 0x02	; 2
    2656:	df 01       	movw	r26, r30
    2658:	83 2f       	mov	r24, r19
    265a:	90 e2       	ldi	r25, 0x20	; 32
    265c:	02 c0       	rjmp	.+4      	; 0x2662 <dtoa_prf+0xca>
    265e:	9d 93       	st	X+, r25
    2660:	81 50       	subi	r24, 0x01	; 1
    2662:	88 23       	and	r24, r24
    2664:	e1 f7       	brne	.-8      	; 0x265e <dtoa_prf+0xc6>
    2666:	e3 0f       	add	r30, r19
    2668:	f1 1d       	adc	r31, r1
    266a:	40 c0       	rjmp	.+128    	; 0x26ec <dtoa_prf+0x154>
    266c:	e2 fe       	sbrs	r14, 2
    266e:	42 c0       	rjmp	.+132    	; 0x26f4 <dtoa_prf+0x15c>
    2670:	aa 23       	and	r26, r26
    2672:	11 f4       	brne	.+4      	; 0x2678 <dtoa_prf+0xe0>
    2674:	23 e0       	ldi	r18, 0x03	; 3
    2676:	01 c0       	rjmp	.+2      	; 0x267a <dtoa_prf+0xe2>
    2678:	24 e0       	ldi	r18, 0x04	; 4
    267a:	21 17       	cp	r18, r17
    267c:	10 f0       	brcs	.+4      	; 0x2682 <dtoa_prf+0xea>
    267e:	20 e0       	ldi	r18, 0x00	; 0
    2680:	02 c0       	rjmp	.+4      	; 0x2686 <dtoa_prf+0xee>
    2682:	12 1b       	sub	r17, r18
    2684:	21 2f       	mov	r18, r17
    2686:	eb 2c       	mov	r14, r11
    2688:	b4 fe       	sbrs	r11, 4
    268a:	02 c0       	rjmp	.+4      	; 0x2690 <dtoa_prf+0xf8>
    268c:	92 2f       	mov	r25, r18
    268e:	0a c0       	rjmp	.+20     	; 0x26a4 <dtoa_prf+0x10c>
    2690:	f6 01       	movw	r30, r12
    2692:	92 2f       	mov	r25, r18
    2694:	80 e2       	ldi	r24, 0x20	; 32
    2696:	02 c0       	rjmp	.+4      	; 0x269c <dtoa_prf+0x104>
    2698:	81 93       	st	Z+, r24
    269a:	91 50       	subi	r25, 0x01	; 1
    269c:	99 23       	and	r25, r25
    269e:	e1 f7       	brne	.-8      	; 0x2698 <dtoa_prf+0x100>
    26a0:	c2 0e       	add	r12, r18
    26a2:	d1 1c       	adc	r13, r1
    26a4:	aa 23       	and	r26, r26
    26a6:	19 f0       	breq	.+6      	; 0x26ae <dtoa_prf+0x116>
    26a8:	f6 01       	movw	r30, r12
    26aa:	a1 93       	st	Z+, r26
    26ac:	6f 01       	movw	r12, r30
    26ae:	f6 01       	movw	r30, r12
    26b0:	31 96       	adiw	r30, 0x01	; 1
    26b2:	e2 fe       	sbrs	r14, 2
    26b4:	08 c0       	rjmp	.+16     	; 0x26c6 <dtoa_prf+0x12e>
    26b6:	89 e4       	ldi	r24, 0x49	; 73
    26b8:	d6 01       	movw	r26, r12
    26ba:	8c 93       	st	X, r24
    26bc:	8e e4       	ldi	r24, 0x4E	; 78
    26be:	11 96       	adiw	r26, 0x01	; 1
    26c0:	8c 93       	st	X, r24
    26c2:	86 e4       	ldi	r24, 0x46	; 70
    26c4:	07 c0       	rjmp	.+14     	; 0x26d4 <dtoa_prf+0x13c>
    26c6:	89 e6       	ldi	r24, 0x69	; 105
    26c8:	d6 01       	movw	r26, r12
    26ca:	8c 93       	st	X, r24
    26cc:	8e e6       	ldi	r24, 0x6E	; 110
    26ce:	11 96       	adiw	r26, 0x01	; 1
    26d0:	8c 93       	st	X, r24
    26d2:	86 e6       	ldi	r24, 0x66	; 102
    26d4:	81 83       	std	Z+1, r24	; 0x01
    26d6:	32 96       	adiw	r30, 0x02	; 2
    26d8:	df 01       	movw	r26, r30
    26da:	89 2f       	mov	r24, r25
    26dc:	20 e2       	ldi	r18, 0x20	; 32
    26de:	02 c0       	rjmp	.+4      	; 0x26e4 <dtoa_prf+0x14c>
    26e0:	2d 93       	st	X+, r18
    26e2:	81 50       	subi	r24, 0x01	; 1
    26e4:	88 23       	and	r24, r24
    26e6:	e1 f7       	brne	.-8      	; 0x26e0 <dtoa_prf+0x148>
    26e8:	e9 0f       	add	r30, r25
    26ea:	f1 1d       	adc	r31, r1
    26ec:	10 82       	st	Z, r1
    26ee:	2e ef       	ldi	r18, 0xFE	; 254
    26f0:	3f ef       	ldi	r19, 0xFF	; 255
    26f2:	af c0       	rjmp	.+350    	; 0x2852 <dtoa_prf+0x2ba>
    26f4:	16 16       	cp	r1, r22
    26f6:	17 06       	cpc	r1, r23
    26f8:	1c f0       	brlt	.+6      	; 0x2700 <dtoa_prf+0x168>
    26fa:	41 e0       	ldi	r20, 0x01	; 1
    26fc:	50 e0       	ldi	r21, 0x00	; 0
    26fe:	03 c0       	rjmp	.+6      	; 0x2706 <dtoa_prf+0x16e>
    2700:	ab 01       	movw	r20, r22
    2702:	4f 5f       	subi	r20, 0xFF	; 255
    2704:	5f 4f       	sbci	r21, 0xFF	; 255
    2706:	aa 20       	and	r10, r10
    2708:	19 f4       	brne	.+6      	; 0x2710 <dtoa_prf+0x178>
    270a:	80 e0       	ldi	r24, 0x00	; 0
    270c:	90 e0       	ldi	r25, 0x00	; 0
    270e:	03 c0       	rjmp	.+6      	; 0x2716 <dtoa_prf+0x17e>
    2710:	8a 2d       	mov	r24, r10
    2712:	90 e0       	ldi	r25, 0x00	; 0
    2714:	01 96       	adiw	r24, 0x01	; 1
    2716:	20 e0       	ldi	r18, 0x00	; 0
    2718:	30 e0       	ldi	r19, 0x00	; 0
    271a:	aa 23       	and	r26, r26
    271c:	11 f0       	breq	.+4      	; 0x2722 <dtoa_prf+0x18a>
    271e:	21 e0       	ldi	r18, 0x01	; 1
    2720:	30 e0       	ldi	r19, 0x00	; 0
    2722:	24 0f       	add	r18, r20
    2724:	35 1f       	adc	r19, r21
    2726:	28 0f       	add	r18, r24
    2728:	39 1f       	adc	r19, r25
    272a:	81 2f       	mov	r24, r17
    272c:	90 e0       	ldi	r25, 0x00	; 0
    272e:	28 17       	cp	r18, r24
    2730:	39 07       	cpc	r19, r25
    2732:	14 f0       	brlt	.+4      	; 0x2738 <dtoa_prf+0x1a0>
    2734:	20 e0       	ldi	r18, 0x00	; 0
    2736:	02 c0       	rjmp	.+4      	; 0x273c <dtoa_prf+0x1a4>
    2738:	12 1b       	sub	r17, r18
    273a:	21 2f       	mov	r18, r17
    273c:	4b 2d       	mov	r20, r11
    273e:	50 e0       	ldi	r21, 0x00	; 0
    2740:	ca 01       	movw	r24, r20
    2742:	80 71       	andi	r24, 0x10	; 16
    2744:	90 70       	andi	r25, 0x00	; 0
    2746:	b4 fc       	sbrc	r11, 4
    2748:	0d c0       	rjmp	.+26     	; 0x2764 <dtoa_prf+0x1cc>
    274a:	b3 fc       	sbrc	r11, 3
    274c:	0b c0       	rjmp	.+22     	; 0x2764 <dtoa_prf+0x1cc>
    274e:	f6 01       	movw	r30, r12
    2750:	32 2f       	mov	r19, r18
    2752:	40 e2       	ldi	r20, 0x20	; 32
    2754:	02 c0       	rjmp	.+4      	; 0x275a <dtoa_prf+0x1c2>
    2756:	41 93       	st	Z+, r20
    2758:	31 50       	subi	r19, 0x01	; 1
    275a:	33 23       	and	r19, r19
    275c:	e1 f7       	brne	.-8      	; 0x2756 <dtoa_prf+0x1be>
    275e:	c2 0e       	add	r12, r18
    2760:	d1 1c       	adc	r13, r1
    2762:	01 c0       	rjmp	.+2      	; 0x2766 <dtoa_prf+0x1ce>
    2764:	32 2f       	mov	r19, r18
    2766:	aa 23       	and	r26, r26
    2768:	19 f0       	breq	.+6      	; 0x2770 <dtoa_prf+0x1d8>
    276a:	f6 01       	movw	r30, r12
    276c:	a1 93       	st	Z+, r26
    276e:	6f 01       	movw	r12, r30
    2770:	89 2b       	or	r24, r25
    2772:	11 f0       	breq	.+4      	; 0x2778 <dtoa_prf+0x1e0>
    2774:	13 2f       	mov	r17, r19
    2776:	0a c0       	rjmp	.+20     	; 0x278c <dtoa_prf+0x1f4>
    2778:	f6 01       	movw	r30, r12
    277a:	13 2f       	mov	r17, r19
    277c:	80 e3       	ldi	r24, 0x30	; 48
    277e:	02 c0       	rjmp	.+4      	; 0x2784 <dtoa_prf+0x1ec>
    2780:	81 93       	st	Z+, r24
    2782:	11 50       	subi	r17, 0x01	; 1
    2784:	11 23       	and	r17, r17
    2786:	e1 f7       	brne	.-8      	; 0x2780 <dtoa_prf+0x1e8>
    2788:	c3 0e       	add	r12, r19
    278a:	d1 1c       	adc	r13, r1
    278c:	09 2d       	mov	r16, r9
    278e:	06 0f       	add	r16, r22
    2790:	ba 80       	ldd	r11, Y+2	; 0x02
    2792:	90 e1       	ldi	r25, 0x10	; 16
    2794:	89 2e       	mov	r8, r25
    2796:	91 2c       	mov	r9, r1
    2798:	8e 20       	and	r8, r14
    279a:	9f 20       	and	r9, r15
    279c:	e4 fe       	sbrs	r14, 4
    279e:	04 c0       	rjmp	.+8      	; 0x27a8 <dtoa_prf+0x210>
    27a0:	f1 e3       	ldi	r31, 0x31	; 49
    27a2:	bf 16       	cp	r11, r31
    27a4:	09 f4       	brne	.+2      	; 0x27a8 <dtoa_prf+0x210>
    27a6:	01 50       	subi	r16, 0x01	; 1
    27a8:	10 16       	cp	r1, r16
    27aa:	14 f0       	brlt	.+4      	; 0x27b0 <dtoa_prf+0x218>
    27ac:	01 e0       	ldi	r16, 0x01	; 1
    27ae:	03 c0       	rjmp	.+6      	; 0x27b6 <dtoa_prf+0x21e>
    27b0:	09 30       	cpi	r16, 0x09	; 9
    27b2:	08 f0       	brcs	.+2      	; 0x27b6 <dtoa_prf+0x21e>
    27b4:	08 e0       	ldi	r16, 0x08	; 8
    27b6:	9b 01       	movw	r18, r22
    27b8:	77 ff       	sbrs	r23, 7
    27ba:	02 c0       	rjmp	.+4      	; 0x27c0 <dtoa_prf+0x228>
    27bc:	20 e0       	ldi	r18, 0x00	; 0
    27be:	30 e0       	ldi	r19, 0x00	; 0
    27c0:	cb 01       	movw	r24, r22
    27c2:	01 96       	adiw	r24, 0x01	; 1
    27c4:	82 1b       	sub	r24, r18
    27c6:	93 0b       	sbc	r25, r19
    27c8:	fe 01       	movw	r30, r28
    27ca:	31 96       	adiw	r30, 0x01	; 1
    27cc:	e8 0f       	add	r30, r24
    27ce:	f9 1f       	adc	r31, r25
    27d0:	8e e2       	ldi	r24, 0x2E	; 46
    27d2:	f8 2e       	mov	r15, r24
    27d4:	3b 01       	movw	r6, r22
    27d6:	60 1a       	sub	r6, r16
    27d8:	71 08       	sbc	r7, r1
    27da:	8a 2d       	mov	r24, r10
    27dc:	90 e0       	ldi	r25, 0x00	; 0
    27de:	44 27       	eor	r20, r20
    27e0:	55 27       	eor	r21, r21
    27e2:	48 1b       	sub	r20, r24
    27e4:	59 0b       	sbc	r21, r25
    27e6:	8f ef       	ldi	r24, 0xFF	; 255
    27e8:	2f 3f       	cpi	r18, 0xFF	; 255
    27ea:	38 07       	cpc	r19, r24
    27ec:	19 f4       	brne	.+6      	; 0x27f4 <dtoa_prf+0x25c>
    27ee:	d6 01       	movw	r26, r12
    27f0:	fd 92       	st	X+, r15
    27f2:	6d 01       	movw	r12, r26
    27f4:	62 17       	cp	r22, r18
    27f6:	73 07       	cpc	r23, r19
    27f8:	2c f0       	brlt	.+10     	; 0x2804 <dtoa_prf+0x26c>
    27fa:	62 16       	cp	r6, r18
    27fc:	73 06       	cpc	r7, r19
    27fe:	14 f4       	brge	.+4      	; 0x2804 <dtoa_prf+0x26c>
    2800:	80 81       	ld	r24, Z
    2802:	01 c0       	rjmp	.+2      	; 0x2806 <dtoa_prf+0x26e>
    2804:	80 e3       	ldi	r24, 0x30	; 48
    2806:	21 50       	subi	r18, 0x01	; 1
    2808:	30 40       	sbci	r19, 0x00	; 0
    280a:	31 96       	adiw	r30, 0x01	; 1
    280c:	24 17       	cp	r18, r20
    280e:	35 07       	cpc	r19, r21
    2810:	24 f0       	brlt	.+8      	; 0x281a <dtoa_prf+0x282>
    2812:	d6 01       	movw	r26, r12
    2814:	8d 93       	st	X+, r24
    2816:	6d 01       	movw	r12, r26
    2818:	e6 cf       	rjmp	.-52     	; 0x27e6 <dtoa_prf+0x24e>
    281a:	26 17       	cp	r18, r22
    281c:	37 07       	cpc	r19, r23
    281e:	49 f4       	brne	.+18     	; 0x2832 <dtoa_prf+0x29a>
    2820:	b5 e3       	ldi	r27, 0x35	; 53
    2822:	bb 15       	cp	r27, r11
    2824:	28 f0       	brcs	.+10     	; 0x2830 <dtoa_prf+0x298>
    2826:	bb 16       	cp	r11, r27
    2828:	21 f4       	brne	.+8      	; 0x2832 <dtoa_prf+0x29a>
    282a:	81 14       	cp	r8, r1
    282c:	91 04       	cpc	r9, r1
    282e:	09 f4       	brne	.+2      	; 0x2832 <dtoa_prf+0x29a>
    2830:	81 e3       	ldi	r24, 0x31	; 49
    2832:	f6 01       	movw	r30, r12
    2834:	81 93       	st	Z+, r24
    2836:	d6 01       	movw	r26, r12
    2838:	81 2f       	mov	r24, r17
    283a:	90 e2       	ldi	r25, 0x20	; 32
    283c:	02 c0       	rjmp	.+4      	; 0x2842 <dtoa_prf+0x2aa>
    283e:	9c 93       	st	X, r25
    2840:	81 50       	subi	r24, 0x01	; 1
    2842:	11 96       	adiw	r26, 0x01	; 1
    2844:	88 23       	and	r24, r24
    2846:	d9 f7       	brne	.-10     	; 0x283e <dtoa_prf+0x2a6>
    2848:	e1 0f       	add	r30, r17
    284a:	f1 1d       	adc	r31, r1
    284c:	10 82       	st	Z, r1
    284e:	20 e0       	ldi	r18, 0x00	; 0
    2850:	30 e0       	ldi	r19, 0x00	; 0
    2852:	c9 01       	movw	r24, r18
    2854:	29 96       	adiw	r28, 0x09	; 9
    2856:	ee e0       	ldi	r30, 0x0E	; 14
    2858:	0c 94 73 12 	jmp	0x24e6	; 0x24e6 <__epilogue_restores__+0x8>

0000285c <__ftoa_engine>:
    285c:	28 30       	cpi	r18, 0x08	; 8
    285e:	08 f0       	brcs	.+2      	; 0x2862 <__ftoa_engine+0x6>
    2860:	27 e0       	ldi	r18, 0x07	; 7
    2862:	33 27       	eor	r19, r19
    2864:	da 01       	movw	r26, r20
    2866:	99 0f       	add	r25, r25
    2868:	31 1d       	adc	r19, r1
    286a:	87 fd       	sbrc	r24, 7
    286c:	91 60       	ori	r25, 0x01	; 1
    286e:	00 96       	adiw	r24, 0x00	; 0
    2870:	61 05       	cpc	r22, r1
    2872:	71 05       	cpc	r23, r1
    2874:	39 f4       	brne	.+14     	; 0x2884 <__ftoa_engine+0x28>
    2876:	32 60       	ori	r19, 0x02	; 2
    2878:	2e 5f       	subi	r18, 0xFE	; 254
    287a:	3d 93       	st	X+, r19
    287c:	30 e3       	ldi	r19, 0x30	; 48
    287e:	2a 95       	dec	r18
    2880:	e1 f7       	brne	.-8      	; 0x287a <__ftoa_engine+0x1e>
    2882:	08 95       	ret
    2884:	9f 3f       	cpi	r25, 0xFF	; 255
    2886:	30 f0       	brcs	.+12     	; 0x2894 <__ftoa_engine+0x38>
    2888:	80 38       	cpi	r24, 0x80	; 128
    288a:	71 05       	cpc	r23, r1
    288c:	61 05       	cpc	r22, r1
    288e:	09 f0       	breq	.+2      	; 0x2892 <__ftoa_engine+0x36>
    2890:	3c 5f       	subi	r19, 0xFC	; 252
    2892:	3c 5f       	subi	r19, 0xFC	; 252
    2894:	3d 93       	st	X+, r19
    2896:	91 30       	cpi	r25, 0x01	; 1
    2898:	08 f0       	brcs	.+2      	; 0x289c <__ftoa_engine+0x40>
    289a:	80 68       	ori	r24, 0x80	; 128
    289c:	91 1d       	adc	r25, r1
    289e:	df 93       	push	r29
    28a0:	cf 93       	push	r28
    28a2:	1f 93       	push	r17
    28a4:	0f 93       	push	r16
    28a6:	ff 92       	push	r15
    28a8:	ef 92       	push	r14
    28aa:	19 2f       	mov	r17, r25
    28ac:	98 7f       	andi	r25, 0xF8	; 248
    28ae:	96 95       	lsr	r25
    28b0:	e9 2f       	mov	r30, r25
    28b2:	96 95       	lsr	r25
    28b4:	96 95       	lsr	r25
    28b6:	e9 0f       	add	r30, r25
    28b8:	ff 27       	eor	r31, r31
    28ba:	e2 55       	subi	r30, 0x52	; 82
    28bc:	ff 4f       	sbci	r31, 0xFF	; 255
    28be:	99 27       	eor	r25, r25
    28c0:	33 27       	eor	r19, r19
    28c2:	ee 24       	eor	r14, r14
    28c4:	ff 24       	eor	r15, r15
    28c6:	a7 01       	movw	r20, r14
    28c8:	e7 01       	movw	r28, r14
    28ca:	05 90       	lpm	r0, Z+
    28cc:	08 94       	sec
    28ce:	07 94       	ror	r0
    28d0:	28 f4       	brcc	.+10     	; 0x28dc <__ftoa_engine+0x80>
    28d2:	36 0f       	add	r19, r22
    28d4:	e7 1e       	adc	r14, r23
    28d6:	f8 1e       	adc	r15, r24
    28d8:	49 1f       	adc	r20, r25
    28da:	51 1d       	adc	r21, r1
    28dc:	66 0f       	add	r22, r22
    28de:	77 1f       	adc	r23, r23
    28e0:	88 1f       	adc	r24, r24
    28e2:	99 1f       	adc	r25, r25
    28e4:	06 94       	lsr	r0
    28e6:	a1 f7       	brne	.-24     	; 0x28d0 <__ftoa_engine+0x74>
    28e8:	05 90       	lpm	r0, Z+
    28ea:	07 94       	ror	r0
    28ec:	28 f4       	brcc	.+10     	; 0x28f8 <__ftoa_engine+0x9c>
    28ee:	e7 0e       	add	r14, r23
    28f0:	f8 1e       	adc	r15, r24
    28f2:	49 1f       	adc	r20, r25
    28f4:	56 1f       	adc	r21, r22
    28f6:	c1 1d       	adc	r28, r1
    28f8:	77 0f       	add	r23, r23
    28fa:	88 1f       	adc	r24, r24
    28fc:	99 1f       	adc	r25, r25
    28fe:	66 1f       	adc	r22, r22
    2900:	06 94       	lsr	r0
    2902:	a1 f7       	brne	.-24     	; 0x28ec <__ftoa_engine+0x90>
    2904:	05 90       	lpm	r0, Z+
    2906:	07 94       	ror	r0
    2908:	28 f4       	brcc	.+10     	; 0x2914 <__ftoa_engine+0xb8>
    290a:	f8 0e       	add	r15, r24
    290c:	49 1f       	adc	r20, r25
    290e:	56 1f       	adc	r21, r22
    2910:	c7 1f       	adc	r28, r23
    2912:	d1 1d       	adc	r29, r1
    2914:	88 0f       	add	r24, r24
    2916:	99 1f       	adc	r25, r25
    2918:	66 1f       	adc	r22, r22
    291a:	77 1f       	adc	r23, r23
    291c:	06 94       	lsr	r0
    291e:	a1 f7       	brne	.-24     	; 0x2908 <__ftoa_engine+0xac>
    2920:	05 90       	lpm	r0, Z+
    2922:	07 94       	ror	r0
    2924:	20 f4       	brcc	.+8      	; 0x292e <__ftoa_engine+0xd2>
    2926:	49 0f       	add	r20, r25
    2928:	56 1f       	adc	r21, r22
    292a:	c7 1f       	adc	r28, r23
    292c:	d8 1f       	adc	r29, r24
    292e:	99 0f       	add	r25, r25
    2930:	66 1f       	adc	r22, r22
    2932:	77 1f       	adc	r23, r23
    2934:	88 1f       	adc	r24, r24
    2936:	06 94       	lsr	r0
    2938:	a9 f7       	brne	.-22     	; 0x2924 <__ftoa_engine+0xc8>
    293a:	84 91       	lpm	r24, Z+
    293c:	10 95       	com	r17
    293e:	17 70       	andi	r17, 0x07	; 7
    2940:	41 f0       	breq	.+16     	; 0x2952 <__ftoa_engine+0xf6>
    2942:	d6 95       	lsr	r29
    2944:	c7 95       	ror	r28
    2946:	57 95       	ror	r21
    2948:	47 95       	ror	r20
    294a:	f7 94       	ror	r15
    294c:	e7 94       	ror	r14
    294e:	1a 95       	dec	r17
    2950:	c1 f7       	brne	.-16     	; 0x2942 <__ftoa_engine+0xe6>
    2952:	e4 e5       	ldi	r30, 0x54	; 84
    2954:	f0 e0       	ldi	r31, 0x00	; 0
    2956:	68 94       	set
    2958:	15 90       	lpm	r1, Z+
    295a:	15 91       	lpm	r17, Z+
    295c:	35 91       	lpm	r19, Z+
    295e:	65 91       	lpm	r22, Z+
    2960:	95 91       	lpm	r25, Z+
    2962:	05 90       	lpm	r0, Z+
    2964:	7f e2       	ldi	r23, 0x2F	; 47
    2966:	73 95       	inc	r23
    2968:	e1 18       	sub	r14, r1
    296a:	f1 0a       	sbc	r15, r17
    296c:	43 0b       	sbc	r20, r19
    296e:	56 0b       	sbc	r21, r22
    2970:	c9 0b       	sbc	r28, r25
    2972:	d0 09       	sbc	r29, r0
    2974:	c0 f7       	brcc	.-16     	; 0x2966 <__ftoa_engine+0x10a>
    2976:	e1 0c       	add	r14, r1
    2978:	f1 1e       	adc	r15, r17
    297a:	43 1f       	adc	r20, r19
    297c:	56 1f       	adc	r21, r22
    297e:	c9 1f       	adc	r28, r25
    2980:	d0 1d       	adc	r29, r0
    2982:	7e f4       	brtc	.+30     	; 0x29a2 <__ftoa_engine+0x146>
    2984:	70 33       	cpi	r23, 0x30	; 48
    2986:	11 f4       	brne	.+4      	; 0x298c <__ftoa_engine+0x130>
    2988:	8a 95       	dec	r24
    298a:	e6 cf       	rjmp	.-52     	; 0x2958 <__ftoa_engine+0xfc>
    298c:	e8 94       	clt
    298e:	01 50       	subi	r16, 0x01	; 1
    2990:	30 f0       	brcs	.+12     	; 0x299e <__ftoa_engine+0x142>
    2992:	08 0f       	add	r16, r24
    2994:	0a f4       	brpl	.+2      	; 0x2998 <__ftoa_engine+0x13c>
    2996:	00 27       	eor	r16, r16
    2998:	02 17       	cp	r16, r18
    299a:	08 f4       	brcc	.+2      	; 0x299e <__ftoa_engine+0x142>
    299c:	20 2f       	mov	r18, r16
    299e:	23 95       	inc	r18
    29a0:	02 2f       	mov	r16, r18
    29a2:	7a 33       	cpi	r23, 0x3A	; 58
    29a4:	28 f0       	brcs	.+10     	; 0x29b0 <__ftoa_engine+0x154>
    29a6:	79 e3       	ldi	r23, 0x39	; 57
    29a8:	7d 93       	st	X+, r23
    29aa:	2a 95       	dec	r18
    29ac:	e9 f7       	brne	.-6      	; 0x29a8 <__ftoa_engine+0x14c>
    29ae:	10 c0       	rjmp	.+32     	; 0x29d0 <__ftoa_engine+0x174>
    29b0:	7d 93       	st	X+, r23
    29b2:	2a 95       	dec	r18
    29b4:	89 f6       	brne	.-94     	; 0x2958 <__ftoa_engine+0xfc>
    29b6:	06 94       	lsr	r0
    29b8:	97 95       	ror	r25
    29ba:	67 95       	ror	r22
    29bc:	37 95       	ror	r19
    29be:	17 95       	ror	r17
    29c0:	17 94       	ror	r1
    29c2:	e1 18       	sub	r14, r1
    29c4:	f1 0a       	sbc	r15, r17
    29c6:	43 0b       	sbc	r20, r19
    29c8:	56 0b       	sbc	r21, r22
    29ca:	c9 0b       	sbc	r28, r25
    29cc:	d0 09       	sbc	r29, r0
    29ce:	98 f0       	brcs	.+38     	; 0x29f6 <__ftoa_engine+0x19a>
    29d0:	23 95       	inc	r18
    29d2:	7e 91       	ld	r23, -X
    29d4:	73 95       	inc	r23
    29d6:	7a 33       	cpi	r23, 0x3A	; 58
    29d8:	08 f0       	brcs	.+2      	; 0x29dc <__ftoa_engine+0x180>
    29da:	70 e3       	ldi	r23, 0x30	; 48
    29dc:	7c 93       	st	X, r23
    29de:	20 13       	cpse	r18, r16
    29e0:	b8 f7       	brcc	.-18     	; 0x29d0 <__ftoa_engine+0x174>
    29e2:	7e 91       	ld	r23, -X
    29e4:	70 61       	ori	r23, 0x10	; 16
    29e6:	7d 93       	st	X+, r23
    29e8:	30 f0       	brcs	.+12     	; 0x29f6 <__ftoa_engine+0x19a>
    29ea:	83 95       	inc	r24
    29ec:	71 e3       	ldi	r23, 0x31	; 49
    29ee:	7d 93       	st	X+, r23
    29f0:	70 e3       	ldi	r23, 0x30	; 48
    29f2:	2a 95       	dec	r18
    29f4:	e1 f7       	brne	.-8      	; 0x29ee <__ftoa_engine+0x192>
    29f6:	11 24       	eor	r1, r1
    29f8:	ef 90       	pop	r14
    29fa:	ff 90       	pop	r15
    29fc:	0f 91       	pop	r16
    29fe:	1f 91       	pop	r17
    2a00:	cf 91       	pop	r28
    2a02:	df 91       	pop	r29
    2a04:	99 27       	eor	r25, r25
    2a06:	87 fd       	sbrc	r24, 7
    2a08:	90 95       	com	r25
    2a0a:	08 95       	ret

00002a0c <strrev>:
    2a0c:	dc 01       	movw	r26, r24
    2a0e:	fc 01       	movw	r30, r24
    2a10:	67 2f       	mov	r22, r23
    2a12:	71 91       	ld	r23, Z+
    2a14:	77 23       	and	r23, r23
    2a16:	e1 f7       	brne	.-8      	; 0x2a10 <strrev+0x4>
    2a18:	32 97       	sbiw	r30, 0x02	; 2
    2a1a:	04 c0       	rjmp	.+8      	; 0x2a24 <strrev+0x18>
    2a1c:	7c 91       	ld	r23, X
    2a1e:	6d 93       	st	X+, r22
    2a20:	70 83       	st	Z, r23
    2a22:	62 91       	ld	r22, -Z
    2a24:	ae 17       	cp	r26, r30
    2a26:	bf 07       	cpc	r27, r31
    2a28:	c8 f3       	brcs	.-14     	; 0x2a1c <strrev+0x10>
    2a2a:	08 95       	ret

00002a2c <__udivmodhi4>:
    2a2c:	aa 1b       	sub	r26, r26
    2a2e:	bb 1b       	sub	r27, r27
    2a30:	51 e1       	ldi	r21, 0x11	; 17
    2a32:	07 c0       	rjmp	.+14     	; 0x2a42 <__udivmodhi4_ep>

00002a34 <__udivmodhi4_loop>:
    2a34:	aa 1f       	adc	r26, r26
    2a36:	bb 1f       	adc	r27, r27
    2a38:	a6 17       	cp	r26, r22
    2a3a:	b7 07       	cpc	r27, r23
    2a3c:	10 f0       	brcs	.+4      	; 0x2a42 <__udivmodhi4_ep>
    2a3e:	a6 1b       	sub	r26, r22
    2a40:	b7 0b       	sbc	r27, r23

00002a42 <__udivmodhi4_ep>:
    2a42:	88 1f       	adc	r24, r24
    2a44:	99 1f       	adc	r25, r25
    2a46:	5a 95       	dec	r21
    2a48:	a9 f7       	brne	.-22     	; 0x2a34 <__udivmodhi4_loop>
    2a4a:	80 95       	com	r24
    2a4c:	90 95       	com	r25
    2a4e:	bc 01       	movw	r22, r24
    2a50:	cd 01       	movw	r24, r26
    2a52:	08 95       	ret

00002a54 <_exit>:
    2a54:	f8 94       	cli

00002a56 <__stop_program>:
    2a56:	ff cf       	rjmp	.-2      	; 0x2a56 <__stop_program>
