/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [5:0] _04_;
  wire [6:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [28:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = !(celloutsig_0_5z ? celloutsig_0_26z[1] : celloutsig_0_9z[3]);
  assign celloutsig_0_33z = !(celloutsig_0_3z[2] ? celloutsig_0_5z : celloutsig_0_19z[6]);
  assign celloutsig_0_35z = !(celloutsig_0_5z ? celloutsig_0_20z[3] : celloutsig_0_33z);
  assign celloutsig_0_5z = !(celloutsig_0_1z[1] ? celloutsig_0_2z : in_data[66]);
  assign celloutsig_0_6z = !(celloutsig_0_0z[2] ? celloutsig_0_1z[12] : celloutsig_0_4z);
  assign celloutsig_1_12z = !(celloutsig_1_0z[5] ? celloutsig_1_5z : celloutsig_1_2z[6]);
  assign celloutsig_1_19z = !(celloutsig_1_1z[0] ? celloutsig_1_9z[0] : celloutsig_1_1z[3]);
  assign celloutsig_0_15z = !(celloutsig_0_5z ? celloutsig_0_10z[13] : celloutsig_0_13z[1]);
  assign celloutsig_0_2z = !(in_data[26] ? celloutsig_0_1z[5] : in_data[72]);
  assign celloutsig_0_22z = !(celloutsig_0_2z ? celloutsig_0_9z[4] : celloutsig_0_1z[0]);
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_37z[5:3];
  assign out_data[2:0] = _16_;
  reg [4:0] _17_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _17_ <= 5'h00;
    else _17_ <= in_data[52:48];
  assign { _03_[4], _00_, _03_[2:0] } = _17_;
  reg [5:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _18_ <= 6'h00;
    else _18_ <= celloutsig_0_10z[19:14];
  assign { _04_[5], _02_, _04_[3:0] } = _18_;
  reg [6:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _19_ <= 7'h00;
    else _19_ <= { _03_[4], _00_, _03_[2:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign { _01_, _05_[5:0] } = _19_;
  assign celloutsig_0_0z = in_data[85:81] & in_data[41:37];
  assign celloutsig_0_36z = { celloutsig_0_10z[15:13], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_1z, _04_[5], _02_, _04_[3:0] } & { celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[173:168] & in_data[105:100];
  assign celloutsig_1_1z = in_data[185:180] & in_data[173:168];
  assign celloutsig_1_8z = { in_data[104:99], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z } & { in_data[111:104], celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_12z } & in_data[110:96];
  assign celloutsig_0_9z = { celloutsig_0_3z[5:1], celloutsig_0_4z } & celloutsig_0_3z;
  assign celloutsig_0_10z = { celloutsig_0_3z[4:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z } & { celloutsig_0_1z[13:3], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[88:75] & in_data[88:75];
  assign celloutsig_0_13z = celloutsig_0_10z[9:1] & { _03_[1:0], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_19z = { _05_[5:0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_0z, _03_[4], _00_, _03_[2:0], celloutsig_0_12z, celloutsig_0_15z } & { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[7], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_2z } & celloutsig_0_9z;
  assign celloutsig_0_21z = { celloutsig_0_13z[6:0], _04_[5], _02_, _04_[3:0], _01_, _05_[5:0] } & celloutsig_0_10z;
  assign celloutsig_0_23z = { celloutsig_0_16z[13:12], celloutsig_0_5z } & { _02_, _04_[3:2] };
  assign celloutsig_0_4z = celloutsig_0_1z[13:3] && { celloutsig_0_1z[13:9], celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[189:178], celloutsig_1_1z, celloutsig_1_2z } && { in_data[169:150], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[184:178] && in_data[178:172];
  assign celloutsig_1_6z = { celloutsig_1_4z[4:1], celloutsig_1_4z, celloutsig_1_3z } && { in_data[133:130], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[160:159], celloutsig_1_4z } && { in_data[165:164], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z[3:2], celloutsig_0_5z, celloutsig_0_5z } && celloutsig_0_3z[5:2];
  assign celloutsig_0_12z = in_data[65:58] && celloutsig_0_1z[7:0];
  assign celloutsig_0_24z = celloutsig_0_20z[5:1] && celloutsig_0_13z[6:2];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z } ~^ { in_data[69:65], celloutsig_0_2z };
  assign celloutsig_0_37z = celloutsig_0_19z[19:6] ~^ { celloutsig_0_36z[6:3], celloutsig_0_13z, celloutsig_0_35z };
  assign celloutsig_0_48z = { celloutsig_0_3z, celloutsig_0_4z } ~^ { _01_, _05_[5:0] };
  assign celloutsig_1_2z = in_data[131:124] ~^ { celloutsig_1_0z[5:4], celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z[4:3], celloutsig_1_1z } ~^ { celloutsig_1_2z[4], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_1z[5:1] ~^ celloutsig_1_8z[7:3];
  assign celloutsig_1_17z = celloutsig_1_13z[14:8] ~^ in_data[170:164];
  assign celloutsig_1_18z = celloutsig_1_17z[5:0] ~^ celloutsig_1_1z;
  assign celloutsig_0_16z = { celloutsig_0_13z[4], celloutsig_0_3z, celloutsig_0_15z, _03_[4], _00_, _03_[2:0], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_6z } ~^ { celloutsig_0_3z[4:3], celloutsig_0_1z };
  assign celloutsig_0_17z = in_data[86:84] ~^ celloutsig_0_3z[2:0];
  assign celloutsig_0_26z = { celloutsig_0_21z[16:15], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_4z } ~^ celloutsig_0_21z[14:9];
  assign _03_[3] = _00_;
  assign _04_[4] = _02_;
  assign _05_[6] = _01_;
  assign { out_data[133:128], out_data[96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z };
endmodule
