

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Feb  5 03:13:34 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37469|    37469|  0.375 ms|  0.375 ms|  37470|  37470|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393  |top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3  |    16387|    16387|   0.164 ms|   0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410                  |top_kernel_Pipeline_VITIS_LOOP_60_4                  |     4139|     4139|  41.390 us|  41.390 us|   4097|   4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496                  |top_kernel_Pipeline_VITIS_LOOP_79_6                  |       18|       18|   0.180 us|   0.180 us|     17|     17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572  |top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9  |    16903|    16903|   0.169 ms|   0.169 ms|  16897|  16897|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    1|   16571|  15739|    0|
|Memory           |       53|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    744|    -|
|Register         |        -|    -|     151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       55|    1|   16722|  16483|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|   ~0|      11|     23|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |A_m_axi_U                                                       |A_m_axi                                              |        2|   0|    671|    637|    0|
    |C_m_axi_U                                                       |C_m_axi                                              |        0|   0|    611|    666|    0|
    |control_s_axi_U                                                 |control_s_axi                                        |        0|   0|    176|    296|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393  |top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3  |        0|   0|     85|    423|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410                  |top_kernel_Pipeline_VITIS_LOOP_60_4                  |        0|   0|  14623|  12332|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496                  |top_kernel_Pipeline_VITIS_LOOP_79_6                  |        0|   0|      9|    645|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572  |top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9  |        0|   1|    396|    740|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                           |                                                     |        2|   1|  16571|  15739|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                            Memory                            |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |denom_row_U                                                   |denom_row_RAM_1P_BRAM_1R1W                                                   |        1|  0|   0|    0|   256|   24|     1|         6144|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U          |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U          |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U          |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U            |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U          |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U        |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U        |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U        |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W         |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|    16|   17|     1|          272|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|    16|   17|     1|          272|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|    16|   17|     1|          272|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|    16|   17|     1|          272|
    +--------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                         |                                                                             |       53|  0|   0|    0| 33088|  284|    13|       793664|
    +--------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                 Name                                | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |A_0_ARADDR                                                           |   14|          3|   64|        192|
    |A_0_ARLEN                                                            |   14|          3|   32|         96|
    |A_0_ARVALID                                                          |   14|          3|    1|          3|
    |A_0_RREADY                                                           |    9|          2|    1|          2|
    |A_blk_n_AR                                                           |    9|          2|    1|          2|
    |C_0_AWADDR                                                           |   14|          3|   64|        192|
    |C_0_AWLEN                                                            |   14|          3|   32|         96|
    |C_0_AWVALID                                                          |   14|          3|    1|          3|
    |C_0_BREADY                                                           |   14|          3|    1|          3|
    |C_0_WVALID                                                           |    9|          2|    1|          2|
    |C_blk_n_AW                                                           |    9|          2|    1|          2|
    |C_blk_n_B                                                            |    9|          2|    1|          2|
    |ap_NS_fsm                                                            |  120|         24|    1|         24|
    |denom_row_address0                                                   |   14|          3|    8|         24|
    |denom_row_ce0                                                        |   14|          3|    1|          3|
    |denom_row_we0                                                        |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0          |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0               |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0               |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0          |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0               |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0               |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0          |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0               |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0               |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0            |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0                 |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0                 |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0  |   14|          3|    4|         12|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0  |   14|          3|    4|         12|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0  |   14|          3|    4|         12|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0    |   14|          3|    4|         12|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0         |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0         |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0        |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0             |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0             |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0        |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0             |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0             |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0        |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0             |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0             |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0          |   14|          3|   12|         36|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0               |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0               |    9|          2|    1|          2|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                |  744|        159|  347|       1044|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  23|   0|   23|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln3_reg_1281                                                           |  62|   0|   62|          0|
    |trunc_ln_reg_1275                                                            |  62|   0|   62|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 151|   0|  151|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

