# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_proc_sys_reset_0_0/sim/main_design_proc_sys_reset_0_0.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_axi_quad_spi_0_2/sim/main_design_axi_quad_spi_0_2.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/sim/main_design.vhd" \
"../../../../ZTurnV2.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd" \

# Do not sort compile order
nosort
