#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 30 19:05:09 2020
# Process ID: 4848
# Current directory: C:/NSCSCC/Project/ICache/ICache.runs/impl_2
# Command line: vivado.exe -log ICache.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ICache.tcl -notrace
# Log file: C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache.vdi
# Journal file: C:/NSCSCC/Project/ICache/ICache.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source ICache.tcl -notrace
Command: link_design -top ICache -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/bank_ram/bank_ram.dcp' for cell 'Bank0_way0'
INFO: [Project 1-454] Reading design checkpoint 'c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/tag_ram/tag_ram.dcp' for cell 'TagV0'
INFO: [Project 1-454] Reading design checkpoint 'c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_cpu'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 617.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ICache' is not ideal for floorplanning, since the cellview 'ICache' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_cpu/inst'
Finished Parsing XDC File [c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_cpu/inst'
Parsing XDC File [c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_cpu/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.961 ; gain = 615.258
Finished Parsing XDC File [c:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_cpu/inst'
Parsing XDC File [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: clk). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/NSCSCC/Project/ICache/ICache.srcs/constrs_1/new/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1352.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.961 ; gain = 1054.773
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1352.961 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1722941d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1370.555 ; gain = 17.594

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1722941d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1548.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 197fb39fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1548.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b7fba563

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1548.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b7fba563

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1548.719 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b7fba563

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1548.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b7fba563

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1548.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1548.719 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 6b665d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1548.719 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.835 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 6b665d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1684.023 ; gain = 0.000
Ending Power Optimization Task | Checksum: 6b665d49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1684.023 ; gain = 135.305

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6b665d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.023 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.023 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 6b665d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ICache_drc_opted.rpt -pb ICache_drc_opted.pb -rpx ICache_drc_opted.rpx
Command: report_drc -file ICache_drc_opted.rpt -pb ICache_drc_opted.pb -rpx ICache_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 67cc1c14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1684.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dcc0ffae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e6f18a7a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e6f18a7a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e6f18a7a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12e40f964

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 13 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.023 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12fed0a37

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 19a72da37

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19a72da37

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 181ee2a77

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b0ddc3d7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 127e0336f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12f8b88ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d7415388

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1827d3f9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15aa3f66d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15aa3f66d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fc402725

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fc402725

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.125. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6a6f09d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a6a6f09d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6a6f09d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a6a6f09d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 176662186

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.023 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176662186

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.023 ; gain = 0.000
Ending Placer Task | Checksum: f41465b6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ICache_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ICache_utilization_placed.rpt -pb ICache_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ICache_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1684.023 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1684.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: db93b32c ConstDB: 0 ShapeSum: 1880b28a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13edbf146

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1833.379 ; gain = 149.355
Post Restoration Checksum: NetGraph: 67829e9e NumContArr: d75952a8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13edbf146

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1833.379 ; gain = 149.355

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13edbf146

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1840.266 ; gain = 156.242

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13edbf146

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1840.266 ; gain = 156.242
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 161589d87

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1864.691 ; gain = 180.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.266  | TNS=0.000  | WHS=-0.368 | THS=-108.208|

Phase 2 Router Initialization | Checksum: 107c1b428

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1864.691 ; gain = 180.668

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1558
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1558
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11ae3e6da

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.485  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 417ec74f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668
Phase 4 Rip-up And Reroute | Checksum: 417ec74f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 417ec74f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 417ec74f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668
Phase 5 Delay and Skew Optimization | Checksum: 417ec74f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e48ab97

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.568  | TNS=0.000  | WHS=0.161  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e48ab97

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668
Phase 6 Post Hold Fix | Checksum: 1e48ab97

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.571293 %
  Global Horizontal Routing Utilization  = 0.880172 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 525e7876

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 525e7876

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 54f903cd

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.568  | TNS=0.000  | WHS=0.161  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 54f903cd

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1864.691 ; gain = 180.668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1864.691 ; gain = 180.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1864.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1866.172 ; gain = 1.480
INFO: [Common 17-1381] The checkpoint 'C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ICache_drc_routed.rpt -pb ICache_drc_routed.pb -rpx ICache_drc_routed.rpx
Command: report_drc -file ICache_drc_routed.rpt -pb ICache_drc_routed.pb -rpx ICache_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ICache_methodology_drc_routed.rpt -pb ICache_methodology_drc_routed.pb -rpx ICache_methodology_drc_routed.rpx
Command: report_methodology -file ICache_methodology_drc_routed.rpt -pb ICache_methodology_drc_routed.pb -rpx ICache_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/NSCSCC/Project/ICache/ICache.runs/impl_2/ICache_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ICache_power_routed.rpt -pb ICache_power_summary_routed.pb -rpx ICache_power_routed.rpx
Command: report_power -file ICache_power_routed.rpt -pb ICache_power_summary_routed.pb -rpx ICache_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ICache_route_status.rpt -pb ICache_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ICache_timing_summary_routed.rpt -pb ICache_timing_summary_routed.pb -rpx ICache_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ICache_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ICache_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ICache_bus_skew_routed.rpt -pb ICache_bus_skew_routed.pb -rpx ICache_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jun 30 19:06:39 2020...
