Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 21 10:43:15 2019
| Host         : axel-VirtualBox running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file Calculadora_methodology_drc_routed.rpt -pb Calculadora_methodology_drc_routed.pb -rpx Calculadora_methodology_drc_routed.rpx
| Design       : Calculadora
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 25         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch var1_reg[0] cannot be properly analyzed as its control pin var1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch var1_reg[1] cannot be properly analyzed as its control pin var1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch var1_reg[2] cannot be properly analyzed as its control pin var1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch var1_reg[3] cannot be properly analyzed as its control pin var1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch var1_reg[4] cannot be properly analyzed as its control pin var1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch var2_reg[0] cannot be properly analyzed as its control pin var2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch var2_reg[1] cannot be properly analyzed as its control pin var2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch var2_reg[2] cannot be properly analyzed as its control pin var2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch var2_reg[3] cannot be properly analyzed as its control pin var2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch var2_reg[4] cannot be properly analyzed as its control pin var2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch var3_reg[0] cannot be properly analyzed as its control pin var3_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch var3_reg[1] cannot be properly analyzed as its control pin var3_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch var3_reg[2] cannot be properly analyzed as its control pin var3_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch var3_reg[3] cannot be properly analyzed as its control pin var3_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch var3_reg[4] cannot be properly analyzed as its control pin var3_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch var4_reg[0] cannot be properly analyzed as its control pin var4_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch var4_reg[1] cannot be properly analyzed as its control pin var4_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch var4_reg[2] cannot be properly analyzed as its control pin var4_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch var4_reg[3] cannot be properly analyzed as its control pin var4_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch var4_reg[4] cannot be properly analyzed as its control pin var4_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch var5_reg[0] cannot be properly analyzed as its control pin var5_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch var5_reg[1] cannot be properly analyzed as its control pin var5_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch var5_reg[2] cannot be properly analyzed as its control pin var5_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch var5_reg[3] cannot be properly analyzed as its control pin var5_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch var5_reg[4] cannot be properly analyzed as its control pin var5_reg[4]/G is not reached by a timing clock
Related violations: <none>


