<profile>

<section name = "Vitis HLS Report for 'DW_conv_Pipeline_In_Channel'" level="0">
<item name = "Date">Thu Oct 19 11:50:55 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_kernel_attention</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- In_Channel">?, ?, 36, 36, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 615, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 2283, 2082, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 268, -</column>
<column name="Register">-, -, 666, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_1_full_dsp_1_U32">fadd_32ns_32ns_32_1_full_dsp_1, 0, 2, 0, 226, 0</column>
<column name="fmul_32ns_32ns_32_1_max_dsp_1_U33">fmul_32ns_32ns_32_1_max_dsp_1, 0, 3, 0, 77, 0</column>
<column name="mul_62s_7ns_62_1_1_U34">mul_62s_7ns_62_1_1, 0, 3, 0, 41, 0</column>
<column name="srem_32ns_8ns_8_36_1_U35">srem_32ns_8ns_8_36_1, 0, 0, 2283, 1738, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln337_fu_318_p2">+, 0, 0, 62, 62, 62</column>
<column name="add_ln339_1_fu_384_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln339_2_fu_371_p2">+, 0, 0, 62, 62, 62</column>
<column name="add_ln339_3_fu_323_p2">+, 0, 0, 62, 62, 62</column>
<column name="add_ln339_4_fu_366_p2">+, 0, 0, 62, 62, 62</column>
<column name="add_ln339_fu_341_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln340_fu_282_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln341_fu_433_p2">+, 0, 0, 71, 64, 1</column>
<column name="grp_fu_419_p0">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln335_fu_276_p2">icmp, 0, 0, 29, 64, 7</column>
<column name="icmp_ln341_fu_442_p2">icmp, 0, 0, 11, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add8122_fu_106">9, 2, 32, 64</column>
<column name="add8122_out">14, 3, 32, 96</column>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_214_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="in_ch_fu_110">9, 2, 64, 128</column>
<column name="kernelChannelIdx_fu_114">9, 2, 64, 128</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_210">1, 0, 1, 0</column>
<column name="add8122_fu_106">32, 0, 32, 0</column>
<column name="add8122_load_reg_564">32, 0, 32, 0</column>
<column name="add_ln340_reg_527">64, 0, 64, 0</column>
<column name="add_reg_569">32, 0, 32, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="gmem_addr_24_read_reg_549">32, 0, 32, 0</column>
<column name="gmem_addr_24_reg_532">64, 0, 64, 0</column>
<column name="gmem_addr_25_read_reg_554">32, 0, 32, 0</column>
<column name="gmem_addr_25_reg_538">64, 0, 64, 0</column>
<column name="icmp_ln335_reg_523">1, 0, 1, 0</column>
<column name="in_ch_1_reg_518">64, 0, 64, 0</column>
<column name="in_ch_fu_110">64, 0, 64, 0</column>
<column name="kernelChannelIdx_fu_114">64, 0, 64, 0</column>
<column name="mul_reg_559">32, 0, 32, 0</column>
<column name="select_ln317_8_cast_reg_508">1, 0, 62, 61</column>
<column name="select_ln317_cast_cast_reg_513">32, 0, 62, 30</column>
<column name="zext_ln339_2_cast_reg_503">15, 0, 62, 47</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DW_conv_Pipeline_In_Channel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DW_conv_Pipeline_In_Channel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DW_conv_Pipeline_In_Channel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DW_conv_Pipeline_In_Channel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DW_conv_Pipeline_In_Channel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DW_conv_Pipeline_In_Channel, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, DW_conv_Pipeline_In_Channel, return value</column>
<column name="sext_ln335">in, 32, ap_none, sext_ln335, scalar</column>
<column name="bitcast_ln339">in, 32, ap_none, bitcast_ln339, scalar</column>
<column name="select_ln317">in, 7, ap_none, select_ln317, scalar</column>
<column name="p_mid2156">in, 14, ap_none, p_mid2156, scalar</column>
<column name="select_ln317_7">in, 3, ap_none, select_ln317_7, scalar</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="select_ln317_8">in, 1, ap_none, select_ln317_8, scalar</column>
<column name="zext_ln339_2">in, 15, ap_none, zext_ln339_2, scalar</column>
<column name="kernel">in, 64, ap_none, kernel, scalar</column>
<column name="add8122_out">out, 32, ap_vld, add8122_out, pointer</column>
<column name="add8122_out_ap_vld">out, 1, ap_vld, add8122_out, pointer</column>
<column name="add_out">out, 32, ap_vld, add_out, pointer</column>
<column name="add_out_ap_vld">out, 1, ap_vld, add_out, pointer</column>
</table>
</item>
</section>
</profile>
