{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639204186419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639204186419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 14:29:46 2021 " "Processing started: Sat Dec 11 14:29:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639204186419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204186419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204186419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639204187257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639204187257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-topArch " "Found design unit 1: top_level-topArch" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198883 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204198883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-accArch " "Found design unit 1: accumulator-accArch" {  } { { "accumulator.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/accumulator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198887 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/accumulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204198887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-aluArch " "Found design unit 1: alu-aluArch" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198891 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204198891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controllerArch " "Found design unit 1: controller-controllerArch" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198895 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204198895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-irArch " "Found design unit 1: instruction_register-irArch" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198900 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204198900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ramArch " "Found design unit 1: ram-ramArch" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198904 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204198904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pcArch " "Found design unit 1: program_counter-pcArch" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198908 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204198908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204198908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639204199004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "top_level.vhd" "pc" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204199006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:ir " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:ir\"" {  } { { "top_level.vhd" "ir" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204199008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:acc " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:acc\"" {  } { { "top_level.vhd" "acc" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204199011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluu " "Elaborating entity \"alu\" for hierarchy \"alu:aluu\"" {  } { { "top_level.vhd" "aluu" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204199030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem " "Elaborating entity \"ram\" for hierarchy \"ram:mem\"" {  } { { "top_level.vhd" "mem" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204199033 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram ram.vhd(16) " "VHDL Process Statement warning at ram.vhd(16): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[63\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199039 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[62\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[61\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199040 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[60\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[59\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[58\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199041 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[57\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[56\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[55\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199042 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[54\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[53\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[52\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199043 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[51\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[50\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[49\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199044 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[48\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[47\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[46\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199045 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[45\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[44\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[43\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199046 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[42\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[41\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[40\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199047 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[39\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[38\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[37\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199048 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[36\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[35\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[34\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199049 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[33\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[32\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199050 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[31\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[30\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[29\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199051 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[28\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[27\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[26\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199052 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[25\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[24\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[23\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199053 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[22\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[21\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[20\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199054 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[19\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[18\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[17\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199055 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[16\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[15\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[14\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199056 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[13\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[12\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[11\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199057 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[10\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[9\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[8\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199058 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[7\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[6\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199059 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[5\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[4\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[3\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[2\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199060 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[1\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[0\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[0\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[1\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[1\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[2\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[2\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[3\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[3\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[4\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[4\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[5\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[5\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[6\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[6\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[7\] ram.vhd(16) " "Inferred latch for \"ram\[0\]\[7\]\" at ram.vhd(16)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199061 "|top_level|ram:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctl " "Elaborating entity \"controller\" for hierarchy \"controller:ctl\"" {  } { { "top_level.vhd" "ctl" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204199062 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] controller.vhd(129) " "Inferred latch for \"alu_op\[0\]\" at controller.vhd(129)" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199069 "|top_level|controller:ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] controller.vhd(129) " "Inferred latch for \"alu_op\[1\]\" at controller.vhd(129)" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199069 "|top_level|controller:ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] controller.vhd(129) " "Inferred latch for \"alu_op\[2\]\" at controller.vhd(129)" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199069 "|top_level|controller:ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] controller.vhd(129) " "Inferred latch for \"alu_op\[3\]\" at controller.vhd(129)" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199069 "|top_level|controller:ctl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:aluu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:aluu\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639204199726 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639204199726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:aluu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:aluu\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204199813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:aluu\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:aluu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639204199814 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639204199814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c8t " "Found entity 1: mult_c8t" {  } { { "db/mult_c8t.tdf" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/db/mult_c8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639204199897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204199897 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:aluu\|lpm_mult:Mult0\|mult_c8t:auto_generated\|le5a\[4\] " "Synthesized away node \"alu:aluu\|lpm_mult:Mult0\|mult_c8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_c8t.tdf" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/db/mult_c8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "top_level.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639204199922 "|top_level|alu:aluu|lpm_mult:Mult0|mult_c8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1639204199922 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1639204199922 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1639204200157 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1639204200157 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639204200157 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "program_counter:pc\|aBus\[0\] ram:mem\|Decoder0 " "Converted the fan-out from the tri-state buffer \"program_counter:pc\|aBus\[0\]\" to the node \"ram:mem\|Decoder0\" into an OR gate" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "program_counter:pc\|aBus\[1\] ram:mem\|Decoder0 " "Converted the fan-out from the tri-state buffer \"program_counter:pc\|aBus\[1\]\" to the node \"ram:mem\|Decoder0\" into an OR gate" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "program_counter:pc\|aBus\[2\] ram:mem\|Decoder0 " "Converted the fan-out from the tri-state buffer \"program_counter:pc\|aBus\[2\]\" to the node \"ram:mem\|Decoder0\" into an OR gate" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "program_counter:pc\|aBus\[3\] ram:mem\|Decoder0 " "Converted the fan-out from the tri-state buffer \"program_counter:pc\|aBus\[3\]\" to the node \"ram:mem\|Decoder0\" into an OR gate" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|aBus\[4\] ram:mem\|Decoder0 " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|aBus\[4\]\" to the node \"ram:mem\|Decoder0\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|aBus\[5\] ram:mem\|Decoder0 " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|aBus\[5\]\" to the node \"ram:mem\|Decoder0\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[0\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[0\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[1\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[1\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[2\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[2\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[3\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[3\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[4\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[4\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[5\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[5\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[6\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[6\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instruction_register:ir\|dBus\[7\] alu:aluu\|result " "Converted the fan-out from the tri-state buffer \"instruction_register:ir\|dBus\[7\]\" to the node \"alu:aluu\|result\" into an OR gate" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1639204200163 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1639204200163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[0\] " "Latch ram:mem\|ram\[41\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200173 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[0\] " "Latch ram:mem\|ram\[44\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200173 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[0\] " "Latch ram:mem\|ram\[40\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200173 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[0\] " "Latch ram:mem\|ram\[45\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200173 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[0\] " "Latch ram:mem\|ram\[38\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200173 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[0\] " "Latch ram:mem\|ram\[35\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200173 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[0\] " "Latch ram:mem\|ram\[34\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[0\] " "Latch ram:mem\|ram\[39\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[0\] " "Latch ram:mem\|ram\[33\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[0\] " "Latch ram:mem\|ram\[36\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[0\] " "Latch ram:mem\|ram\[32\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[0\] " "Latch ram:mem\|ram\[37\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[0\] " "Latch ram:mem\|ram\[46\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[0\] " "Latch ram:mem\|ram\[43\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200174 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[0\] " "Latch ram:mem\|ram\[42\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[0\] " "Latch ram:mem\|ram\[47\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[0\] " "Latch ram:mem\|ram\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[0\] " "Latch ram:mem\|ram\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[0\] " "Latch ram:mem\|ram\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[0\] " "Latch ram:mem\|ram\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[0\] " "Latch ram:mem\|ram\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[0\] " "Latch ram:mem\|ram\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[0\] " "Latch ram:mem\|ram\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200175 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[0\] " "Latch ram:mem\|ram\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[0\] " "Latch ram:mem\|ram\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[0\] " "Latch ram:mem\|ram\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[0\] " "Latch ram:mem\|ram\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[0\] " "Latch ram:mem\|ram\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[0\] " "Latch ram:mem\|ram\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[0\] " "Latch ram:mem\|ram\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[0\] " "Latch ram:mem\|ram\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[0\] " "Latch ram:mem\|ram\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200176 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[0\] " "Latch ram:mem\|ram\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[0\] " "Latch ram:mem\|ram\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[0\] " "Latch ram:mem\|ram\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[0\] " "Latch ram:mem\|ram\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[0\] " "Latch ram:mem\|ram\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[0\] " "Latch ram:mem\|ram\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[0\] " "Latch ram:mem\|ram\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[0\] " "Latch ram:mem\|ram\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200177 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[0\] " "Latch ram:mem\|ram\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[0\] " "Latch ram:mem\|ram\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[0\] " "Latch ram:mem\|ram\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[0\] " "Latch ram:mem\|ram\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[0\] " "Latch ram:mem\|ram\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[0\] " "Latch ram:mem\|ram\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[0\] " "Latch ram:mem\|ram\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[0\] " "Latch ram:mem\|ram\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[0\] " "Latch ram:mem\|ram\[57\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200178 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[0\] " "Latch ram:mem\|ram\[58\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[0\] " "Latch ram:mem\|ram\[56\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[0\] " "Latch ram:mem\|ram\[59\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[0\] " "Latch ram:mem\|ram\[54\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[0\] " "Latch ram:mem\|ram\[53\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[0\] " "Latch ram:mem\|ram\[52\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[0\] " "Latch ram:mem\|ram\[55\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[0\] " "Latch ram:mem\|ram\[50\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[0\] " "Latch ram:mem\|ram\[49\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200179 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[0\] " "Latch ram:mem\|ram\[48\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[0\] " "Latch ram:mem\|ram\[51\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[0\] " "Latch ram:mem\|ram\[62\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[0\] " "Latch ram:mem\|ram\[61\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[0\] " "Latch ram:mem\|ram\[60\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[0\] " "Latch ram:mem\|ram\[63\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[1\] " "Latch ram:mem\|ram\[49\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[1\] " "Latch ram:mem\|ram\[52\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200180 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[1\] " "Latch ram:mem\|ram\[48\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[1\] " "Latch ram:mem\|ram\[53\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[1\] " "Latch ram:mem\|ram\[35\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[1\] " "Latch ram:mem\|ram\[38\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[1\] " "Latch ram:mem\|ram\[34\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[1\] " "Latch ram:mem\|ram\[39\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[1\] " "Latch ram:mem\|ram\[33\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[1\] " "Latch ram:mem\|ram\[36\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[1\] " "Latch ram:mem\|ram\[32\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200181 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[1\] " "Latch ram:mem\|ram\[37\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[1\] " "Latch ram:mem\|ram\[51\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[1\] " "Latch ram:mem\|ram\[54\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[1\] " "Latch ram:mem\|ram\[50\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[1\] " "Latch ram:mem\|ram\[55\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[1\] " "Latch ram:mem\|ram\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[1\] " "Latch ram:mem\|ram\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[1\] " "Latch ram:mem\|ram\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200182 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[1\] " "Latch ram:mem\|ram\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[1\] " "Latch ram:mem\|ram\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[1\] " "Latch ram:mem\|ram\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[1\] " "Latch ram:mem\|ram\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[1\] " "Latch ram:mem\|ram\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[1\] " "Latch ram:mem\|ram\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[1\] " "Latch ram:mem\|ram\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[1\] " "Latch ram:mem\|ram\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[1\] " "Latch ram:mem\|ram\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200183 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[1\] " "Latch ram:mem\|ram\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200184 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[1\] " "Latch ram:mem\|ram\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200184 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[1\] " "Latch ram:mem\|ram\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200184 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[1\] " "Latch ram:mem\|ram\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200184 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[1\] " "Latch ram:mem\|ram\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200184 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[1\] " "Latch ram:mem\|ram\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200184 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[1\] " "Latch ram:mem\|ram\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200184 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[1\] " "Latch ram:mem\|ram\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[1\] " "Latch ram:mem\|ram\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[1\] " "Latch ram:mem\|ram\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[1\] " "Latch ram:mem\|ram\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[1\] " "Latch ram:mem\|ram\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[1\] " "Latch ram:mem\|ram\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[1\] " "Latch ram:mem\|ram\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[1\] " "Latch ram:mem\|ram\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[1\] " "Latch ram:mem\|ram\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200185 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[1\] " "Latch ram:mem\|ram\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[1\] " "Latch ram:mem\|ram\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[1\] " "Latch ram:mem\|ram\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[1\] " "Latch ram:mem\|ram\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[1\] " "Latch ram:mem\|ram\[60\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[1\] " "Latch ram:mem\|ram\[58\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[1\] " "Latch ram:mem\|ram\[56\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[1\] " "Latch ram:mem\|ram\[62\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[1\] " "Latch ram:mem\|ram\[45\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200186 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[1\] " "Latch ram:mem\|ram\[43\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[1\] " "Latch ram:mem\|ram\[41\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[1\] " "Latch ram:mem\|ram\[47\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[1\] " "Latch ram:mem\|ram\[44\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[1\] " "Latch ram:mem\|ram\[42\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[1\] " "Latch ram:mem\|ram\[40\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[1\] " "Latch ram:mem\|ram\[46\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[1\] " "Latch ram:mem\|ram\[61\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[1\] " "Latch ram:mem\|ram\[59\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200187 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[1\] " "Latch ram:mem\|ram\[57\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[1\] " "Latch ram:mem\|ram\[63\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[2\] " "Latch ram:mem\|ram\[44\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[2\] " "Latch ram:mem\|ram\[42\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[2\] " "Latch ram:mem\|ram\[40\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[2\] " "Latch ram:mem\|ram\[46\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[2\] " "Latch ram:mem\|ram\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[2\] " "Latch ram:mem\|ram\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200188 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[2\] " "Latch ram:mem\|ram\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[2\] " "Latch ram:mem\|ram\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[2\] " "Latch ram:mem\|ram\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[2\] " "Latch ram:mem\|ram\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[2\] " "Latch ram:mem\|ram\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[2\] " "Latch ram:mem\|ram\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[2\] " "Latch ram:mem\|ram\[45\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[2\] " "Latch ram:mem\|ram\[43\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[2\] " "Latch ram:mem\|ram\[41\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[2\] " "Latch ram:mem\|ram\[47\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200189 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[2\] " "Latch ram:mem\|ram\[50\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[2\] " "Latch ram:mem\|ram\[49\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[2\] " "Latch ram:mem\|ram\[48\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[2\] " "Latch ram:mem\|ram\[51\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[2\] " "Latch ram:mem\|ram\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[2\] " "Latch ram:mem\|ram\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[2\] " "Latch ram:mem\|ram\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[2\] " "Latch ram:mem\|ram\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200190 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[2\] " "Latch ram:mem\|ram\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[2\] " "Latch ram:mem\|ram\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[2\] " "Latch ram:mem\|ram\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[2\] " "Latch ram:mem\|ram\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[2\] " "Latch ram:mem\|ram\[54\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[2\] " "Latch ram:mem\|ram\[53\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[2\] " "Latch ram:mem\|ram\[52\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[2\] " "Latch ram:mem\|ram\[55\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[2\] " "Latch ram:mem\|ram\[33\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200191 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[2\] " "Latch ram:mem\|ram\[36\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[2\] " "Latch ram:mem\|ram\[32\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[2\] " "Latch ram:mem\|ram\[37\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[2\] " "Latch ram:mem\|ram\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[2\] " "Latch ram:mem\|ram\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[2\] " "Latch ram:mem\|ram\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[2\] " "Latch ram:mem\|ram\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[2\] " "Latch ram:mem\|ram\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[2\] " "Latch ram:mem\|ram\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200192 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[2\] " "Latch ram:mem\|ram\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[2\] " "Latch ram:mem\|ram\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[2\] " "Latch ram:mem\|ram\[35\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[2\] " "Latch ram:mem\|ram\[38\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[2\] " "Latch ram:mem\|ram\[34\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[2\] " "Latch ram:mem\|ram\[39\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[2\] " "Latch ram:mem\|ram\[57\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[2\] " "Latch ram:mem\|ram\[60\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[2\] " "Latch ram:mem\|ram\[56\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200193 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[2\] " "Latch ram:mem\|ram\[61\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[2\] " "Latch ram:mem\|ram\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[2\] " "Latch ram:mem\|ram\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[2\] " "Latch ram:mem\|ram\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[2\] " "Latch ram:mem\|ram\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[2\] " "Latch ram:mem\|ram\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[2\] " "Latch ram:mem\|ram\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[2\] " "Latch ram:mem\|ram\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200194 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[2\] " "Latch ram:mem\|ram\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[2\] " "Latch ram:mem\|ram\[59\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[2\] " "Latch ram:mem\|ram\[62\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[2\] " "Latch ram:mem\|ram\[58\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[2\] " "Latch ram:mem\|ram\[63\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[3\] " "Latch ram:mem\|ram\[41\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[3\] " "Latch ram:mem\|ram\[44\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[3\] " "Latch ram:mem\|ram\[40\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[3\] " "Latch ram:mem\|ram\[45\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200195 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[3\] " "Latch ram:mem\|ram\[35\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[3\] " "Latch ram:mem\|ram\[38\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[3\] " "Latch ram:mem\|ram\[34\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[3\] " "Latch ram:mem\|ram\[39\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[3\] " "Latch ram:mem\|ram\[33\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[3\] " "Latch ram:mem\|ram\[36\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[3\] " "Latch ram:mem\|ram\[32\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[3\] " "Latch ram:mem\|ram\[37\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[3\] " "Latch ram:mem\|ram\[43\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200196 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[3\] " "Latch ram:mem\|ram\[46\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[3\] " "Latch ram:mem\|ram\[42\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[3\] " "Latch ram:mem\|ram\[47\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[3\] " "Latch ram:mem\|ram\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[3\] " "Latch ram:mem\|ram\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[3\] " "Latch ram:mem\|ram\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[3\] " "Latch ram:mem\|ram\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[3\] " "Latch ram:mem\|ram\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[3\] " "Latch ram:mem\|ram\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200197 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[3\] " "Latch ram:mem\|ram\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[3\] " "Latch ram:mem\|ram\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[3\] " "Latch ram:mem\|ram\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[3\] " "Latch ram:mem\|ram\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[3\] " "Latch ram:mem\|ram\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[3\] " "Latch ram:mem\|ram\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[3\] " "Latch ram:mem\|ram\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[3\] " "Latch ram:mem\|ram\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200198 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[3\] " "Latch ram:mem\|ram\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[3\] " "Latch ram:mem\|ram\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[3\] " "Latch ram:mem\|ram\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[3\] " "Latch ram:mem\|ram\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[3\] " "Latch ram:mem\|ram\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[3\] " "Latch ram:mem\|ram\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[3\] " "Latch ram:mem\|ram\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[3\] " "Latch ram:mem\|ram\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[3\] " "Latch ram:mem\|ram\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200199 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[3\] " "Latch ram:mem\|ram\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200200 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[3\] " "Latch ram:mem\|ram\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200200 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[3\] " "Latch ram:mem\|ram\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200200 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[3\] " "Latch ram:mem\|ram\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200200 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[3\] " "Latch ram:mem\|ram\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200200 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[3\] " "Latch ram:mem\|ram\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[3\] " "Latch ram:mem\|ram\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[3\] " "Latch ram:mem\|ram\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[3\] " "Latch ram:mem\|ram\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[3\] " "Latch ram:mem\|ram\[58\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[3\] " "Latch ram:mem\|ram\[57\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[3\] " "Latch ram:mem\|ram\[56\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[3\] " "Latch ram:mem\|ram\[59\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[3\] " "Latch ram:mem\|ram\[54\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200201 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[3\] " "Latch ram:mem\|ram\[53\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[3\] " "Latch ram:mem\|ram\[52\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[3\] " "Latch ram:mem\|ram\[55\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[3\] " "Latch ram:mem\|ram\[50\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[3\] " "Latch ram:mem\|ram\[49\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[3\] " "Latch ram:mem\|ram\[48\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[3\] " "Latch ram:mem\|ram\[51\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[3\] " "Latch ram:mem\|ram\[62\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[3\] " "Latch ram:mem\|ram\[61\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200202 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[3\] " "Latch ram:mem\|ram\[60\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[3\] " "Latch ram:mem\|ram\[63\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[4\] " "Latch ram:mem\|ram\[52\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[4\] " "Latch ram:mem\|ram\[38\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[4\] " "Latch ram:mem\|ram\[36\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[4\] " "Latch ram:mem\|ram\[54\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[4\] " "Latch ram:mem\|ram\[49\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[4\] " "Latch ram:mem\|ram\[35\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[4\] " "Latch ram:mem\|ram\[33\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200203 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[4\] " "Latch ram:mem\|ram\[51\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[4\] " "Latch ram:mem\|ram\[48\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[4\] " "Latch ram:mem\|ram\[34\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[4\] " "Latch ram:mem\|ram\[32\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[4\] " "Latch ram:mem\|ram\[50\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[4\] " "Latch ram:mem\|ram\[53\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[4\] " "Latch ram:mem\|ram\[39\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[4\] " "Latch ram:mem\|ram\[37\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[4\] " "Latch ram:mem\|ram\[55\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200204 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[4\] " "Latch ram:mem\|ram\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[4\] " "Latch ram:mem\|ram\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[4\] " "Latch ram:mem\|ram\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[4\] " "Latch ram:mem\|ram\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[4\] " "Latch ram:mem\|ram\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[4\] " "Latch ram:mem\|ram\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[4\] " "Latch ram:mem\|ram\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[4\] " "Latch ram:mem\|ram\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200205 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[4\] " "Latch ram:mem\|ram\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[4\] " "Latch ram:mem\|ram\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[4\] " "Latch ram:mem\|ram\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[4\] " "Latch ram:mem\|ram\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[4\] " "Latch ram:mem\|ram\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[4\] " "Latch ram:mem\|ram\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[4\] " "Latch ram:mem\|ram\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[4\] " "Latch ram:mem\|ram\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[4\] " "Latch ram:mem\|ram\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200206 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[4\] " "Latch ram:mem\|ram\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[4\] " "Latch ram:mem\|ram\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[4\] " "Latch ram:mem\|ram\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[4\] " "Latch ram:mem\|ram\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[4\] " "Latch ram:mem\|ram\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[4\] " "Latch ram:mem\|ram\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[4\] " "Latch ram:mem\|ram\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[4\] " "Latch ram:mem\|ram\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[4\] " "Latch ram:mem\|ram\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200207 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[4\] " "Latch ram:mem\|ram\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[4\] " "Latch ram:mem\|ram\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[4\] " "Latch ram:mem\|ram\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[4\] " "Latch ram:mem\|ram\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[4\] " "Latch ram:mem\|ram\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[4\] " "Latch ram:mem\|ram\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[4\] " "Latch ram:mem\|ram\[57\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[4\] " "Latch ram:mem\|ram\[43\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[4\] " "Latch ram:mem\|ram\[41\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200208 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[4\] " "Latch ram:mem\|ram\[59\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[4\] " "Latch ram:mem\|ram\[60\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[4\] " "Latch ram:mem\|ram\[46\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[4\] " "Latch ram:mem\|ram\[44\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[4\] " "Latch ram:mem\|ram\[62\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[4\] " "Latch ram:mem\|ram\[56\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[4\] " "Latch ram:mem\|ram\[42\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[4\] " "Latch ram:mem\|ram\[40\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[4\] " "Latch ram:mem\|ram\[58\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200209 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[4\] " "Latch ram:mem\|ram\[61\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[4\] " "Latch ram:mem\|ram\[47\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[4\] " "Latch ram:mem\|ram\[45\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[4\] " "Latch ram:mem\|ram\[63\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[5\] " "Latch ram:mem\|ram\[44\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[5\] " "Latch ram:mem\|ram\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[5\] " "Latch ram:mem\|ram\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[5\] " "Latch ram:mem\|ram\[46\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[5\] " "Latch ram:mem\|ram\[41\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200210 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[5\] " "Latch ram:mem\|ram\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[5\] " "Latch ram:mem\|ram\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[5\] " "Latch ram:mem\|ram\[43\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[5\] " "Latch ram:mem\|ram\[40\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[5\] " "Latch ram:mem\|ram\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[5\] " "Latch ram:mem\|ram\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[5\] " "Latch ram:mem\|ram\[42\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[5\] " "Latch ram:mem\|ram\[45\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[5\] " "Latch ram:mem\|ram\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200211 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[5\] " "Latch ram:mem\|ram\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[5\] " "Latch ram:mem\|ram\[47\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[5\] " "Latch ram:mem\|ram\[50\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[5\] " "Latch ram:mem\|ram\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[5\] " "Latch ram:mem\|ram\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[5\] " "Latch ram:mem\|ram\[51\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[5\] " "Latch ram:mem\|ram\[52\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[5\] " "Latch ram:mem\|ram\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[5\] " "Latch ram:mem\|ram\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200212 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[5\] " "Latch ram:mem\|ram\[53\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[5\] " "Latch ram:mem\|ram\[48\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[5\] " "Latch ram:mem\|ram\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[5\] " "Latch ram:mem\|ram\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[5\] " "Latch ram:mem\|ram\[49\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[5\] " "Latch ram:mem\|ram\[54\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[5\] " "Latch ram:mem\|ram\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[5\] " "Latch ram:mem\|ram\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[5\] " "Latch ram:mem\|ram\[55\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200213 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[5\] " "Latch ram:mem\|ram\[34\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200214 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[5\] " "Latch ram:mem\|ram\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200214 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[5\] " "Latch ram:mem\|ram\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200214 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[5\] " "Latch ram:mem\|ram\[38\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200214 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[5\] " "Latch ram:mem\|ram\[33\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200214 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[5\] " "Latch ram:mem\|ram\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200214 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[5\] " "Latch ram:mem\|ram\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200215 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[5\] " "Latch ram:mem\|ram\[37\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200215 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[5\] " "Latch ram:mem\|ram\[32\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200215 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[5\] " "Latch ram:mem\|ram\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200215 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[5\] " "Latch ram:mem\|ram\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200215 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[5\] " "Latch ram:mem\|ram\[36\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200215 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[5\] " "Latch ram:mem\|ram\[35\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200216 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[5\] " "Latch ram:mem\|ram\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200216 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[5\] " "Latch ram:mem\|ram\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200216 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[5\] " "Latch ram:mem\|ram\[39\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200216 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[5\] " "Latch ram:mem\|ram\[57\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200216 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[5\] " "Latch ram:mem\|ram\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200216 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[5\] " "Latch ram:mem\|ram\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200217 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[5\] " "Latch ram:mem\|ram\[61\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200217 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[5\] " "Latch ram:mem\|ram\[58\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200217 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[5\] " "Latch ram:mem\|ram\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200217 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[5\] " "Latch ram:mem\|ram\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200217 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[5\] " "Latch ram:mem\|ram\[62\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200217 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[5\] " "Latch ram:mem\|ram\[56\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200218 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[5\] " "Latch ram:mem\|ram\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200218 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[5\] " "Latch ram:mem\|ram\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200218 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[5\] " "Latch ram:mem\|ram\[60\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200218 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[5\] " "Latch ram:mem\|ram\[59\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200218 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[5\] " "Latch ram:mem\|ram\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200218 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[5\] " "Latch ram:mem\|ram\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200219 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[5\] " "Latch ram:mem\|ram\[63\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200219 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[6\] " "Latch ram:mem\|ram\[41\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200219 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[6\] " "Latch ram:mem\|ram\[37\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200219 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[6\] " "Latch ram:mem\|ram\[33\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200219 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[6\] " "Latch ram:mem\|ram\[45\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200219 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[6\] " "Latch ram:mem\|ram\[42\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200219 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[6\] " "Latch ram:mem\|ram\[38\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200220 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[6\] " "Latch ram:mem\|ram\[34\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200220 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[6\] " "Latch ram:mem\|ram\[46\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200220 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[6\] " "Latch ram:mem\|ram\[40\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200220 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[6\] " "Latch ram:mem\|ram\[36\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200220 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[6\] " "Latch ram:mem\|ram\[32\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200220 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[6\] " "Latch ram:mem\|ram\[44\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200221 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[6\] " "Latch ram:mem\|ram\[43\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200221 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[6\] " "Latch ram:mem\|ram\[39\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200221 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[6\] " "Latch ram:mem\|ram\[35\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200221 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[6\] " "Latch ram:mem\|ram\[47\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200221 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[6\] " "Latch ram:mem\|ram\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200221 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[6\] " "Latch ram:mem\|ram\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200221 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[6\] " "Latch ram:mem\|ram\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200222 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[6\] " "Latch ram:mem\|ram\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200222 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[6\] " "Latch ram:mem\|ram\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200222 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[6\] " "Latch ram:mem\|ram\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200222 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[6\] " "Latch ram:mem\|ram\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200222 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[6\] " "Latch ram:mem\|ram\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200222 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[6\] " "Latch ram:mem\|ram\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200223 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[6\] " "Latch ram:mem\|ram\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200223 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[6\] " "Latch ram:mem\|ram\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200223 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[6\] " "Latch ram:mem\|ram\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200223 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[6\] " "Latch ram:mem\|ram\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200223 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[6\] " "Latch ram:mem\|ram\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200223 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[6\] " "Latch ram:mem\|ram\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200224 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[6\] " "Latch ram:mem\|ram\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200224 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[6\] " "Latch ram:mem\|ram\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200224 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[6\] " "Latch ram:mem\|ram\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200224 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[6\] " "Latch ram:mem\|ram\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200224 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[6\] " "Latch ram:mem\|ram\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200224 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[6\] " "Latch ram:mem\|ram\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200224 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[6\] " "Latch ram:mem\|ram\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200225 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[6\] " "Latch ram:mem\|ram\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200225 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[6\] " "Latch ram:mem\|ram\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200225 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[6\] " "Latch ram:mem\|ram\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200225 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[6\] " "Latch ram:mem\|ram\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200225 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[6\] " "Latch ram:mem\|ram\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200225 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[6\] " "Latch ram:mem\|ram\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[6\] " "Latch ram:mem\|ram\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[6\] " "Latch ram:mem\|ram\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[6\] " "Latch ram:mem\|ram\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[6\] " "Latch ram:mem\|ram\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[6\] " "Latch ram:mem\|ram\[58\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[6\] " "Latch ram:mem\|ram\[51\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[6\] " "Latch ram:mem\|ram\[50\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200226 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[6\] " "Latch ram:mem\|ram\[59\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[6\] " "Latch ram:mem\|ram\[60\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[6\] " "Latch ram:mem\|ram\[53\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[6\] " "Latch ram:mem\|ram\[52\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[6\] " "Latch ram:mem\|ram\[61\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[6\] " "Latch ram:mem\|ram\[56\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[6\] " "Latch ram:mem\|ram\[49\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[6\] " "Latch ram:mem\|ram\[48\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[6\] " "Latch ram:mem\|ram\[57\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[6\] " "Latch ram:mem\|ram\[62\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200227 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[6\] " "Latch ram:mem\|ram\[55\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[6\] " "Latch ram:mem\|ram\[54\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[6\] " "Latch ram:mem\|ram\[63\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[49\]\[7\] " "Latch ram:mem\|ram\[49\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[37\]\[7\] " "Latch ram:mem\|ram\[37\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[33\]\[7\] " "Latch ram:mem\|ram\[33\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[53\]\[7\] " "Latch ram:mem\|ram\[53\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[50\]\[7\] " "Latch ram:mem\|ram\[50\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[38\]\[7\] " "Latch ram:mem\|ram\[38\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200228 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[34\]\[7\] " "Latch ram:mem\|ram\[34\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[54\]\[7\] " "Latch ram:mem\|ram\[54\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[48\]\[7\] " "Latch ram:mem\|ram\[48\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[36\]\[7\] " "Latch ram:mem\|ram\[36\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[32\]\[7\] " "Latch ram:mem\|ram\[32\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[52\]\[7\] " "Latch ram:mem\|ram\[52\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[51\]\[7\] " "Latch ram:mem\|ram\[51\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[39\]\[7\] " "Latch ram:mem\|ram\[39\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200229 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[35\]\[7\] " "Latch ram:mem\|ram\[35\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[55\]\[7\] " "Latch ram:mem\|ram\[55\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[26\]\[7\] " "Latch ram:mem\|ram\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[11\]\[7\] " "Latch ram:mem\|ram\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[10\]\[7\] " "Latch ram:mem\|ram\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[27\]\[7\] " "Latch ram:mem\|ram\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[28\]\[7\] " "Latch ram:mem\|ram\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[13\]\[7\] " "Latch ram:mem\|ram\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200230 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[12\]\[7\] " "Latch ram:mem\|ram\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[29\]\[7\] " "Latch ram:mem\|ram\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[24\]\[7\] " "Latch ram:mem\|ram\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[9\]\[7\] " "Latch ram:mem\|ram\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[8\]\[7\] " "Latch ram:mem\|ram\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[25\]\[7\] " "Latch ram:mem\|ram\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[30\]\[7\] " "Latch ram:mem\|ram\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[15\]\[7\] " "Latch ram:mem\|ram\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200231 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[14\]\[7\] " "Latch ram:mem\|ram\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[31\]\[7\] " "Latch ram:mem\|ram\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[20\]\[7\] " "Latch ram:mem\|ram\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[6\]\[7\] " "Latch ram:mem\|ram\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[4\]\[7\] " "Latch ram:mem\|ram\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[22\]\[7\] " "Latch ram:mem\|ram\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[17\]\[7\] " "Latch ram:mem\|ram\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[3\]\[7\] " "Latch ram:mem\|ram\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200232 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[1\]\[7\] " "Latch ram:mem\|ram\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[19\]\[7\] " "Latch ram:mem\|ram\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[16\]\[7\] " "Latch ram:mem\|ram\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[2\]\[7\] " "Latch ram:mem\|ram\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[0\]\[7\] " "Latch ram:mem\|ram\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[18\]\[7\] " "Latch ram:mem\|ram\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[21\]\[7\] " "Latch ram:mem\|ram\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[7\]\[7\] " "Latch ram:mem\|ram\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[5\]\[7\] " "Latch ram:mem\|ram\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[23\]\[7\] " "Latch ram:mem\|ram\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200233 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[60\]\[7\] " "Latch ram:mem\|ram\[60\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[46\]\[7\] " "Latch ram:mem\|ram\[46\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[44\]\[7\] " "Latch ram:mem\|ram\[44\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[62\]\[7\] " "Latch ram:mem\|ram\[62\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[57\]\[7\] " "Latch ram:mem\|ram\[57\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[43\]\[7\] " "Latch ram:mem\|ram\[43\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[41\]\[7\] " "Latch ram:mem\|ram\[41\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[59\]\[7\] " "Latch ram:mem\|ram\[59\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200234 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[56\]\[7\] " "Latch ram:mem\|ram\[56\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[42\]\[7\] " "Latch ram:mem\|ram\[42\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[40\]\[7\] " "Latch ram:mem\|ram\[40\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[58\]\[7\] " "Latch ram:mem\|ram\[58\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[61\]\[7\] " "Latch ram:mem\|ram\[61\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[47\]\[7\] " "Latch ram:mem\|ram\[47\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[45\]\[7\] " "Latch ram:mem\|ram\[45\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:mem\|ram\[63\]\[7\] " "Latch ram:mem\|ram\[63\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctl\|state.branch0 " "Ports D and ENA on the latch are fed by the same signal controller:ctl\|state.branch0" {  } { { "controller.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/controller.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639204200235 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639204200235 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opX\[3\] GND " "Pin \"alu_opX\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639204200729 "|top_level|alu_opX[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639204200729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639204200884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639204202553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639204202553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1202 " "Implemented 1202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639204202635 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639204202635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1160 " "Implemented 1160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639204202635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639204202635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1046 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1046 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639204202689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 14:30:02 2021 " "Processing ended: Sat Dec 11 14:30:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639204202689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639204202689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639204202689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639204202689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639204204477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639204204478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 14:30:03 2021 " "Processing started: Sat Dec 11 14:30:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639204204478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639204204478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639204204478 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639204204753 ""}
{ "Info" "0" "" "Project  = zjh_Hardwiring_cpu" {  } {  } 0 0 "Project  = zjh_Hardwiring_cpu" 0 0 "Fitter" 0 0 1639204204754 ""}
{ "Info" "0" "" "Revision = zjh_Hardwiring_cpu" {  } {  } 0 0 "Revision = zjh_Hardwiring_cpu" 0 0 "Fitter" 0 0 1639204204754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639204204868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639204204870 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "zjh_Hardwiring_cpu 10CL006YE144C6G " "Automatically selected device 10CL006YE144C6G for design zjh_Hardwiring_cpu" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1639204205007 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1639204205051 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1639204205051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639204205210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639204205222 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C6G " "Device 10CL010YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639204205542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C6G " "Device 10CL016YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639204205542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C6G " "Device 10CL025YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639204205542 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639204205542 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639204205548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639204205548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639204205548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639204205548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639204205548 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639204205548 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639204205551 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639204205847 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "515 " "The Timing Analyzer is analyzing 515 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1639204206228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zjh_Hardwiring_cpu.sdc " "Synopsys Design Constraints File file not found: 'zjh_Hardwiring_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639204206229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639204206230 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639204206262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639204206263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639204206348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_register:ir\|irReg\[0\] " "Destination node instruction_register:ir\|irReg\[0\]" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_register:ir\|irReg\[1\] " "Destination node instruction_register:ir\|irReg\[1\]" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_register:ir\|irReg\[2\] " "Destination node instruction_register:ir\|irReg\[2\]" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_register:ir\|irReg\[3\] " "Destination node instruction_register:ir\|irReg\[3\]" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/instruction_register.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|pcReg\[0\] " "Destination node program_counter:pc\|pcReg\[0\]" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|pcReg\[1\] " "Destination node program_counter:pc\|pcReg\[1\]" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|pcReg\[2\] " "Destination node program_counter:pc\|pcReg\[2\]" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|pcReg\[3\] " "Destination node program_counter:pc\|pcReg\[3\]" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|pcReg\[4\] " "Destination node program_counter:pc\|pcReg\[4\]" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|pcReg\[5\] " "Destination node program_counter:pc\|pcReg\[5\]" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/program_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639204206485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1639204206485 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639204206485 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/top_level.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~10  " "Automatically promoted node ram:mem\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206486 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~11  " "Automatically promoted node ram:mem\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206486 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~12  " "Automatically promoted node ram:mem\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206486 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~13  " "Automatically promoted node ram:mem\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206486 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~14  " "Automatically promoted node ram:mem\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206486 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~15  " "Automatically promoted node ram:mem\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206486 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~16  " "Automatically promoted node ram:mem\|Decoder0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206487 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~8  " "Automatically promoted node ram:mem\|Decoder0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206487 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:mem\|Decoder0~9  " "Automatically promoted node ram:mem\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639204206487 ""}  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/ram.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 0 { 0 ""} 0 1365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639204206487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639204207002 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639204207003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639204207003 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639204207005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639204207006 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639204207007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639204207007 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639204207008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639204207009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639204207010 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639204207010 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 1 40 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 1 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1639204207013 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1639204207013 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639204207013 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639204207014 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1639204207014 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639204207014 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639204207087 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639204207102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639204207790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639204208241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639204208259 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639204211823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639204211823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639204212263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "8e+02 ns 3.8% " "8e+02 ns of routing delay (approximately 3.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1639204215014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639204215507 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639204215507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639204221843 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639204221843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639204221847 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.59 " "Total time spent on timing analysis during the Fitter is 4.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639204221962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639204221971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639204222169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639204222169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639204222332 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639204223127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/output_files/zjh_Hardwiring_cpu.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/20.1/zjh_Hard wiring_cpu/output_files/zjh_Hardwiring_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639204223440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6161 " "Peak virtual memory: 6161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639204223766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 14:30:23 2021 " "Processing ended: Sat Dec 11 14:30:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639204223766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639204223766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639204223766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639204223766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639204225062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639204225063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 14:30:24 2021 " "Processing started: Sat Dec 11 14:30:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639204225063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639204225063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639204225063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639204225641 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639204226059 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639204226086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639204226287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 14:30:26 2021 " "Processing ended: Sat Dec 11 14:30:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639204226287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639204226287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639204226287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639204226287 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639204226957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639204228108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639204228109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 14:30:27 2021 " "Processing started: Sat Dec 11 14:30:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639204228109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639204228109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu " "Command: quartus_sta zjh_Hardwiring_cpu -c zjh_Hardwiring_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639204228109 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639204228385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639204228738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639204228738 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639204228795 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639204228795 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "515 " "The Timing Analyzer is analyzing 515 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639204228995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zjh_Hardwiring_cpu.sdc " "Synopsys Design Constraints File file not found: 'zjh_Hardwiring_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639204229037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204229038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639204229042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639204229042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:ctl\|mem_rw controller:ctl\|mem_rw " "create_clock -period 1.000 -name controller:ctl\|mem_rw controller:ctl\|mem_rw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639204229042 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639204229042 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639204229070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639204229072 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639204229169 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639204229184 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639204229403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639204229403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.509 " "Worst-case setup slack is -11.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.509            -286.723 clk  " "  -11.509            -286.723 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.206           -3723.881 controller:ctl\|mem_rw  " "   -9.206           -3723.881 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.072           -3036.184 reset  " "   -8.072           -3036.184 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204229407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.797 " "Worst-case hold slack is -0.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797             -26.527 controller:ctl\|mem_rw  " "   -0.797             -26.527 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -2.804 clk  " "   -0.312              -2.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -0.236 reset  " "   -0.236              -0.236 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204229433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.792 " "Worst-case recovery slack is -0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -16.307 controller:ctl\|mem_rw  " "   -0.792             -16.307 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204229440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.191 " "Worst-case removal slack is -1.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191             -49.872 controller:ctl\|mem_rw  " "   -1.191             -49.872 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204229448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.000 clk  " "   -3.000             -54.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 controller:ctl\|mem_rw  " "   -3.000             -51.000 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 reset  " "   -3.000             -51.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204229455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204229455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639204229757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639204229785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639204230296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639204230413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639204230580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639204230580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.270 " "Worst-case setup slack is -10.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.270            -253.845 clk  " "  -10.270            -253.845 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.224           -3317.928 controller:ctl\|mem_rw  " "   -8.224           -3317.928 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.153           -2672.978 reset  " "   -7.153           -2672.978 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204230586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.644 " "Worst-case hold slack is -0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644             -17.437 controller:ctl\|mem_rw  " "   -0.644             -17.437 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -2.102 clk  " "   -0.262              -2.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.227 reset  " "   -0.210              -0.227 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204230616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.702 " "Worst-case recovery slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702             -15.633 controller:ctl\|mem_rw  " "   -0.702             -15.633 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204230627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.920 " "Worst-case removal slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920             -32.384 controller:ctl\|mem_rw  " "   -0.920             -32.384 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204230637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.000 clk  " "   -3.000             -54.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.180 reset  " "   -3.000             -51.180 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 controller:ctl\|mem_rw  " "   -3.000             -51.000 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204230647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204230647 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639204230976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639204231118 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639204231230 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639204231230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.158 " "Worst-case setup slack is -6.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.158            -154.935 clk  " "   -6.158            -154.935 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.046           -1967.467 controller:ctl\|mem_rw  " "   -5.046           -1967.467 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.317           -1603.366 reset  " "   -4.317           -1603.366 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204231239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.563 " "Worst-case hold slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563             -21.133 controller:ctl\|mem_rw  " "   -0.563             -21.133 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -2.808 clk  " "   -0.279              -2.808 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.218 reset  " "   -0.161              -0.218 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204231268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.618 " "Worst-case recovery slack is -0.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618             -20.198 controller:ctl\|mem_rw  " "   -0.618             -20.198 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204231281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.817 " "Worst-case removal slack is -0.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817             -39.347 controller:ctl\|mem_rw  " "   -0.817             -39.347 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204231293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.397 clk  " "   -3.000             -57.397 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.542 reset  " "   -3.000             -51.542 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 controller:ctl\|mem_rw  " "   -3.000             -51.000 controller:ctl\|mem_rw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639204231306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639204231306 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639204232179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639204232187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639204232320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 14:30:32 2021 " "Processing ended: Sat Dec 11 14:30:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639204232320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639204232320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639204232320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639204232320 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1059 s " "Quartus Prime Full Compilation was successful. 0 errors, 1059 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639204233112 ""}
