{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616666954958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616666954974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 11:09:14 2021 " "Processing started: Thu Mar 25 11:09:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616666954974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666954974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Crono -c Crono " "Command: quartus_map --read_settings_files=on --write_settings_files=off Crono -c Crono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666954986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616666955931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616666955931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-main " "Found design unit 1: bcdto7seg-main" {  } { { "bcdto7seg.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/bcdto7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965726 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcdto7seg_package " "Found design unit 2: bcdto7seg_package" {  } { { "bcdto7seg.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/bcdto7seg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965726 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "bcdto7seg.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/bcdto7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965749 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/clk_div.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965749 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crono-behavioral " "Found design unit 1: crono-behavioral" {  } { { "crono.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965751 ""} { "Info" "ISGN_ENTITY_NAME" "1 crono " "Found entity 1: crono" {  } { { "crono.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616666965751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965751 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" modxx.vhd(29) " "VHDL syntax error at modxx.vhd(29) near text \"process\";  expecting \"if\"" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965754 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" modxx.vhd(31) " "VHDL syntax error at modxx.vhd(31) near text \"when\";  expecting \";\"" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965754 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement modxx.vhd(36) " "VHDL syntax error at modxx.vhd(36) near text \"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965754 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"package\";  expecting \"end\", or \"(\", or an identifier (\"package\" is a reserved keyword), or a sequential statement modxx.vhd(38) " "VHDL syntax error at modxx.vhd(38) near text \"package\";  expecting \"end\", or \"(\", or an identifier (\"package\" is a reserved keyword), or a sequential statement" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965754 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" modxx.vhd(41) " "VHDL syntax error at modxx.vhd(41) near text \":\";  expecting \")\", or \",\"" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modxx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file modxx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666965754 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616666966204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 25 11:09:26 2021 " "Processing ended: Thu Mar 25 11:09:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616666966204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616666966204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616666966204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666966204 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616666968773 ""}
