// Seed: 1286517919
module module_0 (
    output id_0,
    output logic id_1,
    input id_2
);
  logic id_3;
  assign id_1 = id_3 > id_3;
  assign id_1 = !id_2 ? id_3 : 1;
endmodule
