set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {RTSLab1.vo RTSLab1_v.sdo}}
	{{"Fast Model"} {RTSLab1_fast.vo RTSLab1_v_fast.sdo}}
}
