
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 3.11

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: q_a[4]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ q_a[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.27    0.27 v q_a[4]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net26 (net)
                  0.02    0.00    0.27 v output26/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.01    0.06    0.33 v output26/X (sky130_fd_sc_hd__clkbuf_1)
                                         q_a[4] (net)
                  0.01    0.00    0.33 v q_a[4] (out)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_a[1] (input port clocked by core_clock)
Endpoint: ram[8][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ addr_a[1] (in)
                                         addr_a[1] (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.14    0.34 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.14    0.00    0.34 ^ _359_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.25    0.59 ^ _359_/X (sky130_fd_sc_hd__buf_4)
                                         _174_ (net)
                  0.19    0.00    0.59 ^ _360_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.07    0.14    0.73 ^ _360_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _175_ (net)
                  0.07    0.00    0.73 ^ _361_/A (sky130_fd_sc_hd__buf_4)
     7    0.07    0.18    0.22    0.95 ^ _361_/X (sky130_fd_sc_hd__buf_4)
                                         _176_ (net)
                  0.18    0.00    0.95 ^ _363_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.05    0.13    1.08 ^ _363_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _178_ (net)
                  0.05    0.00    1.08 ^ _364_/A (sky130_fd_sc_hd__buf_4)
     9    0.06    0.16    0.20    1.28 ^ _364_/X (sky130_fd_sc_hd__buf_4)
                                         _179_ (net)
                  0.16    0.00    1.28 ^ _484_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.62 v _484_/X (sky130_fd_sc_hd__mux2_1)
                                         _151_ (net)
                  0.06    0.00    1.62 v ram[8][7]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  1.62   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ ram[8][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.27    4.73   library setup time
                                  4.73   data required time
-----------------------------------------------------------------------------
                                  4.73   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  3.11   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_a[1] (input port clocked by core_clock)
Endpoint: ram[8][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ addr_a[1] (in)
                                         addr_a[1] (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.14    0.34 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.14    0.00    0.34 ^ _359_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.25    0.59 ^ _359_/X (sky130_fd_sc_hd__buf_4)
                                         _174_ (net)
                  0.19    0.00    0.59 ^ _360_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.07    0.14    0.73 ^ _360_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _175_ (net)
                  0.07    0.00    0.73 ^ _361_/A (sky130_fd_sc_hd__buf_4)
     7    0.07    0.18    0.22    0.95 ^ _361_/X (sky130_fd_sc_hd__buf_4)
                                         _176_ (net)
                  0.18    0.00    0.95 ^ _363_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.05    0.13    1.08 ^ _363_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _178_ (net)
                  0.05    0.00    1.08 ^ _364_/A (sky130_fd_sc_hd__buf_4)
     9    0.06    0.16    0.20    1.28 ^ _364_/X (sky130_fd_sc_hd__buf_4)
                                         _179_ (net)
                  0.16    0.00    1.28 ^ _484_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.62 v _484_/X (sky130_fd_sc_hd__mux2_1)
                                         _151_ (net)
                  0.06    0.00    1.62 v ram[8][7]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  1.62   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ ram[8][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.27    4.73   library setup time
                                  4.73   data required time
-----------------------------------------------------------------------------
                                  4.73   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  3.11   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.092642903327942

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7284

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.07923851907253265

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.08240699768066406

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9616

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[11][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[11][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.37    0.37 v ram[11][4]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.67    1.04 v _658_/X (sky130_fd_sc_hd__mux4_4)
   0.21    1.25 ^ _659_/Y (sky130_fd_sc_hd__a22oi_2)
   0.07    1.33 v _660_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    1.33 v q_a[4]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.33   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ q_a[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.12    4.88   library setup time
           4.88   data required time
---------------------------------------------------------
           4.88   data required time
          -1.33   data arrival time
---------------------------------------------------------
           3.55   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[4][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[4][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.31    0.31 ^ ram[4][0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.22    0.53 ^ _549_/X (sky130_fd_sc_hd__mux4_1)
   0.08    0.61 v _555_/Y (sky130_fd_sc_hd__a22oi_1)
   0.05    0.66 ^ _563_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    0.66 ^ q_b[0]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.66   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ q_b[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.66   data arrival time
---------------------------------------------------------
           0.70   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.6238

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
3.1111

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
191.593792

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.40e-03   1.94e-05   1.30e-09   1.42e-03  78.7%
Combinational          1.72e-04   2.11e-04   1.79e-09   3.83e-04  21.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.57e-03   2.31e-04   3.08e-09   1.80e-03 100.0%
                          87.2%      12.8%       0.0%
