{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683084692473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683084692481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 11:31:32 2023 " "Processing started: Wed May 03 11:31:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683084692481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084692481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084692481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683084692992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683084692992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_rx " "Found entity 1: SPI_rx" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683084701709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EDGE_DETECTOR " "Found entity 1: EDGE_DETECTOR" {  } { { "design/EDGE_DETECTOR.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/EDGE_DETECTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683084701711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "design/SPI.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683084701713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/low_pass_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/low_pass_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Low_Pass_Filter " "Found entity 1: Low_Pass_Filter" {  } { { "design/Low_Pass_Filter.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/Low_Pass_Filter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683084701715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683084701718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683084701721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683084701723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683084701763 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(15) " "Output port \"HEX0\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701764 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(16) " "Output port \"HEX1\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701764 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(17) " "Output port \"HEX2\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701764 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(18) " "Output port \"HEX3\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701764 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(19) " "Output port \"HEX4\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701764 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(20) " "Output port \"HEX5\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701764 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(31) " "Output port \"SD_CLK\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701766 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll_0002:the_pll " "Elaborating entity \"pll_0002\" for hierarchy \"pll_0002:the_pll\"" {  } { { "design/DE0_CV.sv" "the_pll" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683084701768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_0002:the_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_0002:the_pll\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683084701809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683084701812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_0002:the_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_0002:the_pll\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683084701812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_0002:the_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_0002:the_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683084701812 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683084701812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:SPI " "Elaborating entity \"SPI\" for hierarchy \"SPI:SPI\"" {  } { { "design/DE0_CV.sv" "SPI" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/DE0_CV.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683084701815 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "miso SPI.sv(6) " "Output port \"miso\" at SPI.sv(6) has no driver" {  } { { "design/SPI.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701817 "|DE0_CV|SPI:SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_rx SPI:SPI\|SPI_rx:rx_moule " "Elaborating entity \"SPI_rx\" for hierarchy \"SPI:SPI\|SPI_rx:rx_moule\"" {  } { { "design/SPI.sv" "rx_moule" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683084701817 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "SPI_rx.sv(50) " "Verilog HDL Conditional Statement error at SPI_rx.sv(50): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 50 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683084701820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_rx.sv(65) " "Verilog HDL assignment warning at SPI_rx.sv(65): truncated value with size 32 to match size of target (8)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683084701821 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data SPI_rx.sv(49) " "Verilog HDL Always Construct warning at SPI_rx.sv(49): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683084701821 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_counter SPI_rx.sv(49) " "Verilog HDL Always Construct warning at SPI_rx.sv(49): inferring latch(es) for variable \"bit_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683084701821 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "address SPI_rx.sv(3) " "Output port \"address\" at SPI_rx.sv(3) has no driver" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701823 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_en SPI_rx.sv(5) " "Output port \"read_en\" at SPI_rx.sv(5) has no driver" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701823 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_en SPI_rx.sv(6) " "Output port \"write_en\" at SPI_rx.sv(6) has no driver" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701823 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_req SPI_rx.sv(7) " "Output port \"tx_req\" at SPI_rx.sv(7) has no driver" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683084701823 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[0\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[0\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701824 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[1\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[1\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701824 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[2\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[2\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701824 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[3\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[3\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[4\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[4\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[5\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[5\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[6\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[6\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[7\] SPI_rx.sv(49) " "Inferred latch for \"bit_counter\[7\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] SPI_rx.sv(49) " "Inferred latch for \"data\[0\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] SPI_rx.sv(49) " "Inferred latch for \"data\[1\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] SPI_rx.sv(49) " "Inferred latch for \"data\[2\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] SPI_rx.sv(49) " "Inferred latch for \"data\[3\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] SPI_rx.sv(49) " "Inferred latch for \"data\[4\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] SPI_rx.sv(49) " "Inferred latch for \"data\[5\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701825 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] SPI_rx.sv(49) " "Inferred latch for \"data\[6\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] SPI_rx.sv(49) " "Inferred latch for \"data\[7\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] SPI_rx.sv(49) " "Inferred latch for \"data\[8\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] SPI_rx.sv(49) " "Inferred latch for \"data\[9\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] SPI_rx.sv(49) " "Inferred latch for \"data\[10\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] SPI_rx.sv(49) " "Inferred latch for \"data\[11\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] SPI_rx.sv(49) " "Inferred latch for \"data\[12\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] SPI_rx.sv(49) " "Inferred latch for \"data\[13\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] SPI_rx.sv(49) " "Inferred latch for \"data\[14\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] SPI_rx.sv(49) " "Inferred latch for \"data\[15\]\" at SPI_rx.sv(49)" {  } { { "design/SPI_rx.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI_rx.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701826 "|DE0_CV|SPI:SPI|SPI_rx:rx_moule"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SPI:SPI\|SPI_rx:rx_moule " "Can't elaborate user hierarchy \"SPI:SPI\|SPI_rx:rx_moule\"" {  } { { "design/SPI.sv" "rx_moule" { Text "C:/Users/choug/reconfigurable-soc/LAB8/DE0_CV_SPI/design/SPI.sv" 63 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683084701830 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683084701971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 03 11:31:41 2023 " "Processing ended: Wed May 03 11:31:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683084701971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683084701971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683084701971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683084701971 ""}
