Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May 16 18:47:38 2019
| Host         : YC-YOGA running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file CPUDebugDisplay_timing_summary_routed.rpt -pb CPUDebugDisplay_timing_summary_routed.pb -rpx CPUDebugDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : CPUDebugDisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DDU/SecondPulse/count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DDU/decStabilize/button_s_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DDU/incStabilize/button_s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.153        0.000                      0                  130        0.180        0.000                      0                  130        3.000        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
DDU/CLK100MHZ_to_5MHZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ClockWizard              {0.000 100.000}      200.000         5.000           
  clkfbout_ClockWizard              {0.000 25.000}       50.000          20.000          
sys_clk_pin                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DDU/CLK100MHZ_to_5MHZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_ClockWizard                  194.042        0.000                      0                  112        0.180        0.000                      0                  112       13.360        0.000                       0                    72  
  clkfbout_ClockWizard                                                                                                                                                               47.845        0.000                       0                     3  
sys_clk_pin                               7.153        0.000                      0                   18        0.253        0.000                      0                   18        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
  To Clock:  DDU/CLK100MHZ_to_5MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDU/CLK100MHZ_to_5MHZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClockWizard
  To Clock:  clk_out1_ClockWizard

Setup :            0  Failing Endpoints,  Worst Slack      194.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.042ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 2.394ns (42.163%)  route 3.284ns (57.837%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  DDU/SecondPulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    DDU/SecondPulse/count_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.376 r  DDU/SecondPulse/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.376    DDU/SecondPulse/count_reg[20]_i_1_n_6
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.601   197.170    DDU/SecondPulse/clk_out1
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[21]/C
                         clock pessimism              0.505   197.674    
                         clock uncertainty           -0.318   197.357    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062   197.419    DDU/SecondPulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                        197.419    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                194.042    

Slack (MET) :             194.063ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 2.373ns (41.948%)  route 3.284ns (58.052%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  DDU/SecondPulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    DDU/SecondPulse/count_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.355 r  DDU/SecondPulse/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.355    DDU/SecondPulse/count_reg[20]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.601   197.170    DDU/SecondPulse/clk_out1
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[23]/C
                         clock pessimism              0.505   197.674    
                         clock uncertainty           -0.318   197.357    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062   197.419    DDU/SecondPulse/count_reg[23]
  -------------------------------------------------------------------
                         required time                        197.419    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                194.063    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.299ns (41.179%)  route 3.284ns (58.821%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  DDU/SecondPulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    DDU/SecondPulse/count_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.281 r  DDU/SecondPulse/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.281    DDU/SecondPulse/count_reg[20]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.601   197.170    DDU/SecondPulse/clk_out1
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[22]/C
                         clock pessimism              0.505   197.674    
                         clock uncertainty           -0.318   197.357    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062   197.419    DDU/SecondPulse/count_reg[22]
  -------------------------------------------------------------------
                         required time                        197.419    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.153ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.283ns (41.010%)  route 3.284ns (58.990%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.042 r  DDU/SecondPulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    DDU/SecondPulse/count_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.265 r  DDU/SecondPulse/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.265    DDU/SecondPulse/count_reg[20]_i_1_n_7
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.601   197.170    DDU/SecondPulse/clk_out1
    SLICE_X3Y87          FDRE                                         r  DDU/SecondPulse/count_reg[20]/C
                         clock pessimism              0.505   197.674    
                         clock uncertainty           -0.318   197.357    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062   197.419    DDU/SecondPulse/count_reg[20]
  -------------------------------------------------------------------
                         required time                        197.419    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                194.153    

Slack (MET) :             194.155ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.280ns (40.978%)  route 3.284ns (59.022%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 197.169 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.262 r  DDU/SecondPulse/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.262    DDU/SecondPulse/count_reg[16]_i_1_n_6
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.600   197.169    DDU/SecondPulse/clk_out1
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[17]/C
                         clock pessimism              0.505   197.673    
                         clock uncertainty           -0.318   197.356    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.062   197.418    DDU/SecondPulse/count_reg[17]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                194.155    

Slack (MET) :             194.176ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.259ns (40.754%)  route 3.284ns (59.246%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 197.169 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.241 r  DDU/SecondPulse/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.241    DDU/SecondPulse/count_reg[16]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.600   197.169    DDU/SecondPulse/clk_out1
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[19]/C
                         clock pessimism              0.505   197.673    
                         clock uncertainty           -0.318   197.356    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.062   197.418    DDU/SecondPulse/count_reg[19]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                194.176    

Slack (MET) :             194.250ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.185ns (39.953%)  route 3.284ns (60.047%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 197.169 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.167 r  DDU/SecondPulse/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.167    DDU/SecondPulse/count_reg[16]_i_1_n_5
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.600   197.169    DDU/SecondPulse/clk_out1
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[18]/C
                         clock pessimism              0.505   197.673    
                         clock uncertainty           -0.318   197.356    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.062   197.418    DDU/SecondPulse/count_reg[18]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                194.250    

Slack (MET) :             194.266ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.169ns (39.776%)  route 3.284ns (60.224%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 197.169 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.928 r  DDU/SecondPulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    DDU/SecondPulse/count_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.151 r  DDU/SecondPulse/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.151    DDU/SecondPulse/count_reg[16]_i_1_n_7
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.600   197.169    DDU/SecondPulse/clk_out1
    SLICE_X3Y86          FDRE                                         r  DDU/SecondPulse/count_reg[16]/C
                         clock pessimism              0.505   197.673    
                         clock uncertainty           -0.318   197.356    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.062   197.418    DDU/SecondPulse/count_reg[16]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                194.266    

Slack (MET) :             194.294ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.166ns (39.743%)  route 3.284ns (60.257%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 197.169 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.148 r  DDU/SecondPulse/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.148    DDU/SecondPulse/count_reg[12]_i_1_n_6
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.600   197.169    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[13]/C
                         clock pessimism              0.530   197.699    
                         clock uncertainty           -0.318   197.381    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.062   197.443    DDU/SecondPulse/count_reg[13]
  -------------------------------------------------------------------
                         required time                        197.443    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                194.294    

Slack (MET) :             194.315ns  (required time - arrival time)
  Source:                 DDU/SecondPulse/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/SecondPulse/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_ClockWizard rise@200.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.145ns (39.510%)  route 3.284ns (60.490%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 197.169 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.720    -2.301    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  DDU/SecondPulse/count_reg[12]/Q
                         net (fo=3, routed)           0.968    -0.877    DDU/SecondPulse/count_reg[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150    -0.727 f  DDU/SecondPulse/count[0]_i_11/O
                         net (fo=1, routed)           0.765     0.037    DDU/SecondPulse/count[0]_i_11_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.348     0.385 f  DDU/SecondPulse/count[0]_i_7/O
                         net (fo=22, routed)          1.008     1.394    DDU/SecondPulse/count[0]_i_7_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.518 r  DDU/SecondPulse/count[0]_i_2/O
                         net (fo=1, routed)           0.543     2.060    DDU/SecondPulse/count[0]_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.586 r  DDU/SecondPulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.586    DDU/SecondPulse/count_reg[0]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.700 r  DDU/SecondPulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.700    DDU/SecondPulse/count_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.814 r  DDU/SecondPulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    DDU/SecondPulse/count_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.127 r  DDU/SecondPulse/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.127    DDU/SecondPulse/count_reg[12]_i_1_n_4
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          1.600   197.169    DDU/SecondPulse/clk_out1
    SLICE_X3Y85          FDRE                                         r  DDU/SecondPulse/count_reg[15]/C
                         clock pessimism              0.530   197.699    
                         clock uncertainty           -0.318   197.381    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.062   197.443    DDU/SecondPulse/count_reg[15]
  -------------------------------------------------------------------
                         required time                        197.443    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                194.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DDU/incStabilize/button_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/incStabilize/count_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.596    -0.818    DDU/incStabilize/clk_out1
    SLICE_X0Y69          FDRE                                         r  DDU/incStabilize/button_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  DDU/incStabilize/button_s_reg/Q
                         net (fo=9, routed)           0.099    -0.578    DDU/incStabilize/button_s
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.045    -0.533 r  DDU/incStabilize/count_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.533    DDU/incStabilize/count_enable_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DDU/incStabilize/count_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.867    -1.244    DDU/incStabilize/clk_out1
    SLICE_X1Y69          FDRE                                         r  DDU/incStabilize/count_enable_reg/C
                         clock pessimism              0.439    -0.805    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.092    -0.713    DDU/incStabilize/count_enable_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/decStabilize/count_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/decStabilize/count_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.596    -0.818    DDU/decStabilize/clk_out1
    SLICE_X1Y69          FDRE                                         r  DDU/decStabilize/count_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  DDU/decStabilize/count_enable_reg/Q
                         net (fo=2, routed)           0.168    -0.509    DDU/decStabilize/count_enable_reg_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.464 r  DDU/decStabilize/count_enable_i_1__0/O
                         net (fo=1, routed)           0.000    -0.464    DDU/decStabilize/count_enable_i_1__0_n_0
    SLICE_X1Y69          FDRE                                         r  DDU/decStabilize/count_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.867    -1.244    DDU/decStabilize/clk_out1
    SLICE_X1Y69          FDRE                                         r  DDU/decStabilize/count_enable_reg/C
                         clock pessimism              0.426    -0.818    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.727    DDU/decStabilize/count_enable_reg
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/decStabilize/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/decStabilize/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.597    -0.817    DDU/decStabilize/clk_out1
    SLICE_X5Y67          FDRE                                         r  DDU/decStabilize/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  DDU/decStabilize/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.557    DDU/decStabilize/count_reg[11]
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.449 r  DDU/decStabilize/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.449    DDU/decStabilize/count_reg[8]_i_1__1_n_4
    SLICE_X5Y67          FDRE                                         r  DDU/decStabilize/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.866    -1.245    DDU/decStabilize/clk_out1
    SLICE_X5Y67          FDRE                                         r  DDU/decStabilize/count_reg[11]/C
                         clock pessimism              0.428    -0.817    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.105    -0.712    DDU/decStabilize/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/decStabilize/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/decStabilize/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.595    -0.819    DDU/decStabilize/clk_out1
    SLICE_X5Y69          FDRE                                         r  DDU/decStabilize/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  DDU/decStabilize/count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.559    DDU/decStabilize/count_reg[19]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.451 r  DDU/decStabilize/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.451    DDU/decStabilize/count_reg[16]_i_1__1_n_4
    SLICE_X5Y69          FDRE                                         r  DDU/decStabilize/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.864    -1.247    DDU/decStabilize/clk_out1
    SLICE_X5Y69          FDRE                                         r  DDU/decStabilize/count_reg[19]/C
                         clock pessimism              0.428    -0.819    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.105    -0.714    DDU/decStabilize/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/decStabilize/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/decStabilize/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.599    -0.815    DDU/decStabilize/clk_out1
    SLICE_X5Y65          FDRE                                         r  DDU/decStabilize/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  DDU/decStabilize/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.555    DDU/decStabilize/count_reg[3]
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.447 r  DDU/decStabilize/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.447    DDU/decStabilize/count_reg[0]_i_2__0_n_4
    SLICE_X5Y65          FDRE                                         r  DDU/decStabilize/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.868    -1.243    DDU/decStabilize/clk_out1
    SLICE_X5Y65          FDRE                                         r  DDU/decStabilize/count_reg[3]/C
                         clock pessimism              0.428    -0.815    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.105    -0.710    DDU/decStabilize/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/decStabilize/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/decStabilize/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.598    -0.816    DDU/decStabilize/clk_out1
    SLICE_X5Y66          FDRE                                         r  DDU/decStabilize/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  DDU/decStabilize/count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.556    DDU/decStabilize/count_reg[7]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.448 r  DDU/decStabilize/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.448    DDU/decStabilize/count_reg[4]_i_1__1_n_4
    SLICE_X5Y66          FDRE                                         r  DDU/decStabilize/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.867    -1.244    DDU/decStabilize/clk_out1
    SLICE_X5Y66          FDRE                                         r  DDU/decStabilize/count_reg[7]/C
                         clock pessimism              0.428    -0.816    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.105    -0.711    DDU/decStabilize/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/incStabilize/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/incStabilize/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.600    -0.814    DDU/incStabilize/clk_out1
    SLICE_X1Y65          FDRE                                         r  DDU/incStabilize/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  DDU/incStabilize/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.554    DDU/incStabilize/count_reg[11]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.446 r  DDU/incStabilize/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.446    DDU/incStabilize/count_reg[8]_i_1__0_n_4
    SLICE_X1Y65          FDRE                                         r  DDU/incStabilize/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.871    -1.240    DDU/incStabilize/clk_out1
    SLICE_X1Y65          FDRE                                         r  DDU/incStabilize/count_reg[11]/C
                         clock pessimism              0.426    -0.814    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105    -0.709    DDU/incStabilize/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/incStabilize/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/incStabilize/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.599    -0.815    DDU/incStabilize/clk_out1
    SLICE_X1Y66          FDRE                                         r  DDU/incStabilize/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  DDU/incStabilize/count_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.555    DDU/incStabilize/count_reg[15]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.447 r  DDU/incStabilize/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.447    DDU/incStabilize/count_reg[12]_i_1__0_n_4
    SLICE_X1Y66          FDRE                                         r  DDU/incStabilize/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.870    -1.241    DDU/incStabilize/clk_out1
    SLICE_X1Y66          FDRE                                         r  DDU/incStabilize/count_reg[15]/C
                         clock pessimism              0.426    -0.815    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105    -0.710    DDU/incStabilize/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/incStabilize/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/incStabilize/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.600    -0.814    DDU/incStabilize/clk_out1
    SLICE_X1Y63          FDRE                                         r  DDU/incStabilize/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  DDU/incStabilize/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.554    DDU/incStabilize/count_reg[3]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.446 r  DDU/incStabilize/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.446    DDU/incStabilize/count_reg[0]_i_2_n_4
    SLICE_X1Y63          FDRE                                         r  DDU/incStabilize/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -1.239    DDU/incStabilize/clk_out1
    SLICE_X1Y63          FDRE                                         r  DDU/incStabilize/count_reg[3]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105    -0.709    DDU/incStabilize/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DDU/incStabilize/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DDU/incStabilize/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockWizard  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_ClockWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockWizard rise@0.000ns - clk_out1_ClockWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.600    -0.814    DDU/incStabilize/clk_out1
    SLICE_X1Y64          FDRE                                         r  DDU/incStabilize/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  DDU/incStabilize/count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.554    DDU/incStabilize/count_reg[7]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.446 r  DDU/incStabilize/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.446    DDU/incStabilize/count_reg[4]_i_1__0_n_4
    SLICE_X1Y64          FDRE                                         r  DDU/incStabilize/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockWizard rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    DDU/CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    DDU/CLK100MHZ_to_5MHZ/inst/clk_out1_ClockWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -1.239    DDU/incStabilize/clk_out1
    SLICE_X1Y64          FDRE                                         r  DDU/incStabilize/count_reg[7]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105    -0.709    DDU/incStabilize/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClockWizard
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   DDU/CLK100MHZ_to_5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y84      DDU/SecondPulse/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y84      DDU/SecondPulse/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y85      DDU/SecondPulse/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y85      DDU/SecondPulse/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y85      DDU/SecondPulse/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y85      DDU/SecondPulse/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y86      DDU/SecondPulse/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y86      DDU/SecondPulse/count_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y87      DDU/SecondPulse/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y87      DDU/SecondPulse/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y87      DDU/SecondPulse/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y87      DDU/SecondPulse/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y68      DDU/decStabilize/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y68      DDU/decStabilize/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      DDU/SecondPulse/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      DDU/SecondPulse/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      DDU/SecondPulse/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      DDU/SecondPulse/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      DDU/SecondPulse/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y69      DDU/decStabilize/button_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y69      DDU/decStabilize/count_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockWizard
  To Clock:  clkfbout_ClockWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockWizard
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   DDU/CLK100MHZ_to_5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  DDU/CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 1.732ns (63.483%)  route 0.996ns (36.517%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 12.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.214 r  DDU/SegmentChoose/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    DDU/SegmentChoose/count_reg[8]_i_1__2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.537 r  DDU/SegmentChoose/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.537    DDU/SegmentChoose/count_reg[12]_i_1__2_n_6
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.082    12.494    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[13]/C
                         clock pessimism              0.123    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.690    DDU/SegmentChoose/count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 1.724ns (63.376%)  route 0.996ns (36.624%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 12.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.214 r  DDU/SegmentChoose/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    DDU/SegmentChoose/count_reg[8]_i_1__2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.529 r  DDU/SegmentChoose/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.529    DDU/SegmentChoose/count_reg[12]_i_1__2_n_4
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.082    12.494    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[15]/C
                         clock pessimism              0.123    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.690    DDU/SegmentChoose/count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 1.648ns (62.323%)  route 0.996ns (37.677%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 12.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.214 r  DDU/SegmentChoose/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    DDU/SegmentChoose/count_reg[8]_i_1__2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.453 r  DDU/SegmentChoose/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.453    DDU/SegmentChoose/count_reg[12]_i_1__2_n_5
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.082    12.494    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[14]/C
                         clock pessimism              0.123    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.690    DDU/SegmentChoose/count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.628ns (62.036%)  route 0.996ns (37.964%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 12.494 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.214 r  DDU/SegmentChoose/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    DDU/SegmentChoose/count_reg[8]_i_1__2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.433 r  DDU/SegmentChoose/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.433    DDU/SegmentChoose/count_reg[12]_i_1__2_n_7
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.082    12.494    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[12]/C
                         clock pessimism              0.123    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.690    DDU/SegmentChoose/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 1.745ns (63.656%)  route 0.996ns (36.344%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 12.558 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.214 r  DDU/SegmentChoose/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    DDU/SegmentChoose/count_reg[8]_i_1__2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.331 r  DDU/SegmentChoose/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.331    DDU/SegmentChoose/count_reg[12]_i_1__2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.550 r  DDU/SegmentChoose/count_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.550    DDU/SegmentChoose/count_reg[16]_i_1__2_n_7
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.146    12.558    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[16]/C
                         clock pessimism              0.251    12.808    
                         clock uncertainty           -0.035    12.773    
    SLICE_X88Y116        FDRE (Setup_fdre_C_D)        0.109    12.882    DDU/SegmentChoose/count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 1.683ns (62.815%)  route 0.996ns (37.185%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 12.558 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.214 r  DDU/SegmentChoose/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    DDU/SegmentChoose/count_reg[8]_i_1__2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.331 r  DDU/SegmentChoose/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.331    DDU/SegmentChoose/count_reg[12]_i_1__2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.488 r  DDU/SegmentChoose/count_reg[16]_i_1__2/CO[1]
                         net (fo=1, routed)           0.000     5.488    DDU/SegmentChoose/count_reg[16]_i_1__2_n_2
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.146    12.558    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
                         clock pessimism              0.251    12.808    
                         clock uncertainty           -0.035    12.773    
    SLICE_X88Y116        FDRE (Setup_fdre_C_D)        0.094    12.867    DDU/SegmentChoose/count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.615ns (61.847%)  route 0.996ns (38.153%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.420 r  DDU/SegmentChoose/count_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.420    DDU/SegmentChoose/count_reg[8]_i_1__2_n_6
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.200    12.611    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[9]/C
                         clock pessimism              0.123    12.734    
                         clock uncertainty           -0.035    12.699    
    SLICE_X88Y114        FDRE (Setup_fdre_C_D)        0.109    12.808    DDU/SegmentChoose/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.607ns (61.730%)  route 0.996ns (38.270%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.412 r  DDU/SegmentChoose/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.412    DDU/SegmentChoose/count_reg[8]_i_1__2_n_4
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.200    12.611    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[11]/C
                         clock pessimism              0.123    12.734    
                         clock uncertainty           -0.035    12.699    
    SLICE_X88Y114        FDRE (Setup_fdre_C_D)        0.109    12.808    DDU/SegmentChoose/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.531ns (60.579%)  route 0.996ns (39.421%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.336 r  DDU/SegmentChoose/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.336    DDU/SegmentChoose/count_reg[8]_i_1__2_n_5
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.200    12.611    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[10]/C
                         clock pessimism              0.123    12.734    
                         clock uncertainty           -0.035    12.699    
    SLICE_X88Y114        FDRE (Setup_fdre_C_D)        0.109    12.808    DDU/SegmentChoose/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.511ns (60.265%)  route 0.996ns (39.735%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.326     2.808    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518     3.326 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.996     4.323    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y112        LUT2 (Prop_lut2_I1_O)        0.124     4.447 r  DDU/SegmentChoose/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     4.447    DDU/SegmentChoose/count[0]_i_5__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.980 r  DDU/SegmentChoose/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    DDU/SegmentChoose/count_reg[0]_i_1__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.097 r  DDU/SegmentChoose/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.097    DDU/SegmentChoose/count_reg[4]_i_1__2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.316 r  DDU/SegmentChoose/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.316    DDU/SegmentChoose/count_reg[8]_i_1__2_n_7
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.200    12.611    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[8]/C
                         clock pessimism              0.123    12.734    
                         clock uncertainty           -0.035    12.699    
    SLICE_X88Y114        FDRE (Setup_fdre_C_D)        0.109    12.808    DDU/SegmentChoose/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  7.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.273ns (62.444%)  route 0.164ns (37.556%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.573     0.823    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.987 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.164     1.151    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y115        LUT2 (Prop_lut2_I1_O)        0.045     1.196 r  DDU/SegmentChoose/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.196    DDU/SegmentChoose/count[12]_i_2__0_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.260 r  DDU/SegmentChoose/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.260    DDU/SegmentChoose/count_reg[12]_i_1__2_n_4
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.654     1.092    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[15]/C
                         clock pessimism             -0.219     0.873    
    SLICE_X88Y115        FDRE (Hold_fdre_C_D)         0.134     1.007    DDU/SegmentChoose/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.274ns (62.245%)  route 0.166ns (37.755%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.573     0.823    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.987 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.166     1.153    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y115        LUT2 (Prop_lut2_I1_O)        0.045     1.198 r  DDU/SegmentChoose/count[12]_i_3__0/O
                         net (fo=1, routed)           0.000     1.198    DDU/SegmentChoose/count[12]_i_3__0_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.263 r  DDU/SegmentChoose/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.263    DDU/SegmentChoose/count_reg[12]_i_1__2_n_5
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.654     1.092    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  DDU/SegmentChoose/count_reg[14]/C
                         clock pessimism             -0.219     0.873    
    SLICE_X88Y115        FDRE (Hold_fdre_C_D)         0.134     1.007    DDU/SegmentChoose/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.273ns (52.770%)  route 0.244ns (47.230%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.573     0.823    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.987 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.244     1.231    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.276 r  DDU/SegmentChoose/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.276    DDU/SegmentChoose/count[8]_i_2__0_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.340 r  DDU/SegmentChoose/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.340    DDU/SegmentChoose/count_reg[8]_i_1__2_n_4
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.718     1.156    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[11]/C
                         clock pessimism             -0.219     0.937    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.134     1.071    DDU/SegmentChoose/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.274ns (52.658%)  route 0.246ns (47.342%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.573     0.823    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.987 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.246     1.233    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  DDU/SegmentChoose/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.278    DDU/SegmentChoose/count[8]_i_3__0_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.343 r  DDU/SegmentChoose/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.343    DDU/SegmentChoose/count_reg[8]_i_1__2_n_5
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.718     1.156    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  DDU/SegmentChoose/count_reg[10]/C
                         clock pessimism             -0.219     0.937    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.134     1.071    DDU/SegmentChoose/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.631     0.880    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y112        FDRE                                         r  DDU/SegmentChoose/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        FDRE (Prop_fdre_C_Q)         0.164     1.044 r  DDU/SegmentChoose/count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.181    DDU/SegmentChoose/count_reg_n_0_[3]
    SLICE_X88Y112        LUT2 (Prop_lut2_I0_O)        0.045     1.226 r  DDU/SegmentChoose/count[0]_i_3__2/O
                         net (fo=1, routed)           0.000     1.226    DDU/SegmentChoose/count[0]_i_3__2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.290 r  DDU/SegmentChoose/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.290    DDU/SegmentChoose/count_reg[0]_i_1__0_n_4
    SLICE_X88Y112        FDRE                                         r  DDU/SegmentChoose/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.726     1.163    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y112        FDRE                                         r  DDU/SegmentChoose/count_reg[3]/C
                         clock pessimism             -0.283     0.880    
    SLICE_X88Y112        FDRE (Hold_fdre_C_D)         0.134     1.014    DDU/SegmentChoose/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.616     0.866    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.164     1.030 r  DDU/SegmentChoose/count_reg[7]/Q
                         net (fo=1, routed)           0.137     1.167    DDU/SegmentChoose/count_reg_n_0_[7]
    SLICE_X88Y113        LUT2 (Prop_lut2_I0_O)        0.045     1.212 r  DDU/SegmentChoose/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.212    DDU/SegmentChoose/count[4]_i_2__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.276 r  DDU/SegmentChoose/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.276    DDU/SegmentChoose/count_reg[4]_i_1__2_n_4
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.709     1.147    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[7]/C
                         clock pessimism             -0.281     0.866    
    SLICE_X88Y113        FDRE (Hold_fdre_C_D)         0.134     1.000    DDU/SegmentChoose/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.274ns (51.012%)  route 0.263ns (48.988%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.573     0.823    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.987 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.263     1.250    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.295 r  DDU/SegmentChoose/count[4]_i_3__0/O
                         net (fo=1, routed)           0.000     1.295    DDU/SegmentChoose/count[4]_i_3__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.360 r  DDU/SegmentChoose/count_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.360    DDU/SegmentChoose/count_reg[4]_i_1__2_n_5
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.709     1.147    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[6]/C
                         clock pessimism             -0.219     0.928    
    SLICE_X88Y113        FDRE (Hold_fdre_C_D)         0.134     1.062    DDU/SegmentChoose/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.275ns (51.103%)  route 0.263ns (48.897%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.573     0.823    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.987 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.263     1.250    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.295 r  DDU/SegmentChoose/count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     1.295    DDU/SegmentChoose/count[4]_i_4__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.361 r  DDU/SegmentChoose/count_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.361    DDU/SegmentChoose/count_reg[4]_i_1__2_n_6
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.709     1.147    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[5]/C
                         clock pessimism             -0.219     0.928    
    SLICE_X88Y113        FDRE (Hold_fdre_C_D)         0.134     1.062    DDU/SegmentChoose/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.279ns (51.275%)  route 0.265ns (48.725%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.573     0.823    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  DDU/SegmentChoose/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.987 f  DDU/SegmentChoose/count_reg[17]/Q
                         net (fo=18, routed)          0.265     1.252    DDU/SegmentChoose/count_reg_n_0_[17]
    SLICE_X88Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.297 r  DDU/SegmentChoose/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.297    DDU/SegmentChoose/count[4]_i_5__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.367 r  DDU/SegmentChoose/count_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.367    DDU/SegmentChoose/count_reg[4]_i_1__2_n_7
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.709     1.147    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  DDU/SegmentChoose/count_reg[4]/C
                         clock pessimism             -0.219     0.928    
    SLICE_X88Y113        FDRE (Hold_fdre_C_D)         0.134     1.062    DDU/SegmentChoose/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DDU/SegmentChoose/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDU/SegmentChoose/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.631     0.880    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y112        FDRE                                         r  DDU/SegmentChoose/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        FDRE (Prop_fdre_C_Q)         0.164     1.044 f  DDU/SegmentChoose/count_reg[0]/Q
                         net (fo=2, routed)           0.163     1.207    DDU/SegmentChoose/count_reg_n_0_[0]
    SLICE_X88Y112        LUT2 (Prop_lut2_I0_O)        0.045     1.252 r  DDU/SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     1.252    DDU/SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.322 r  DDU/SegmentChoose/count_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.322    DDU/SegmentChoose/count_reg[0]_i_1__0_n_7
    SLICE_X88Y112        FDRE                                         r  DDU/SegmentChoose/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.726     1.163    DDU/SegmentChoose/CLK100MHZ
    SLICE_X88Y112        FDRE                                         r  DDU/SegmentChoose/count_reg[0]/C
                         clock pessimism             -0.283     0.880    
    SLICE_X88Y112        FDRE (Hold_fdre_C_D)         0.134     1.014    DDU/SegmentChoose/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y114  DDU/SegmentChoose/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y114  DDU/SegmentChoose/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y115  DDU/SegmentChoose/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y115  DDU/SegmentChoose/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y115  DDU/SegmentChoose/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y115  DDU/SegmentChoose/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y116  DDU/SegmentChoose/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y116  DDU/SegmentChoose/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y112  DDU/SegmentChoose/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y112  DDU/SegmentChoose/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y116  DDU/SegmentChoose/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y116  DDU/SegmentChoose/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  DDU/SegmentChoose/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  DDU/SegmentChoose/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  DDU/SegmentChoose/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  DDU/SegmentChoose/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y116  DDU/SegmentChoose/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y116  DDU/SegmentChoose/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y112  DDU/SegmentChoose/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y112  DDU/SegmentChoose/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y112  DDU/SegmentChoose/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  DDU/SegmentChoose/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y112  DDU/SegmentChoose/count_reg[0]/C



