Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 14 22:39:04 2023
| Host         : zby running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SCCPUSOC_Top_control_sets_placed.rpt
| Design       : SCCPUSOC_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   298 |
| Unused register locations in slices containing registers |  1333 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             115 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           18 |
| Yes          | No                    | Yes                    |            1024 |          796 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+---------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_CLKDIV/rst                    |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                1 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/AR[1]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  clk_IBUF_BUFG   | U_SCCPU/U_RF/E[0]               | U_SCCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    |                                 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                1 |              3 |
|  U_7SEG/seg7_clk |                                 | U_SCCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                1 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/AR[2]              |                1 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/AR[2]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[5][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[7][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[10][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[11][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[12][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[13][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[15][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[17][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[16][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[1][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[29][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[19][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[18][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[28][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[20][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[21][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[30][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[23][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[22][31]_i_1_n_0 | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[2][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[25][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[31][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[24][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[14][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[3][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[26][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[6][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[9][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][11]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][15]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][7]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][19]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[4][31]_i_1_n_0  | U_SCCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[8][31]_i_1_n_0  | U_SCCPU/U_RF/AR[0]              |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[27][31]_i_1_n_0 | U_SCCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  clk_IBUF_BUFG   | U_SCCPU/U_RF/E[0]               | U_SCCPU/U_RF/AR[1]              |               10 |             14 |
|  Clk_CPU_BUFG    |                                 | U_SCCPU/U_RF/AR[1]              |                8 |             14 |
|  Clk_CPU_BUFG    |                                 | U_SCCPU/U_RF/AR[2]              |                7 |             15 |
|  clk_IBUF_BUFG   | U_SCCPU/U_RF/E[0]               | U_SCCPU/U_RF/AR[2]              |               13 |             15 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/rf[0][31]_i_1_n_0  |                                 |               18 |             32 |
|  clk_IBUF_BUFG   |                                 | U_CLKDIV/rst                    |                8 |             33 |
|  clk_IBUF_BUFG   |                                 | U_SCCPU/U_RF/AR[1]              |               24 |             47 |
|  Clk_CPU_BUFG    | U_SCCPU/U_RF/ram_we             |                                 |               16 |             64 |
+------------------+---------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    26 |
| 2      |                    14 |
| 3      |                    53 |
| 4      |                   197 |
| 14     |                     2 |
| 15     |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


