design schematic :

<img width="1028" height="575" alt="image" src="https://github.com/user-attachments/assets/72f63bf5-7371-4439-8f2d-2daaf205183c" />


input match (S11 @ 16Ghz) :

<img width="990" height="658" alt="image" src="https://github.com/user-attachments/assets/e78b58e3-c157-4082-94ac-798a88269e42" />

output match (S22 @ 16Ghz):

<img width="978" height="655" alt="image" src="https://github.com/user-attachments/assets/b3acd936-4c22-445e-b23f-143779df4bfb" />

Gain  @ 16Ghz :

<img width="1913" height="659" alt="image" src="https://github.com/user-attachments/assets/9670ff81-85e7-4a86-9f98-5d98f9b6b560" />

Device  Layout :

<img width="1005" height="580" alt="image" src="https://github.com/user-attachments/assets/aad5be34-9021-491a-befe-56d00ea944c1" />

input match  after PEX (S11 @ 16Ghz) :

<img width="982" height="663" alt="image" src="https://github.com/user-attachments/assets/44c2a09d-1508-4eec-ae58-e6104bf42f89" />

output match after PEX  (S22 @ 16Ghz):

<img width="1003" height="630" alt="image" src="https://github.com/user-attachments/assets/e92e089b-b634-43bc-a3db-71607e8b83ed" />



Gain  after PEX  @ 16Ghz :

<img width="987" height="812" alt="image" src="https://github.com/user-attachments/assets/59b7ad68-6370-4a03-9dff-594b17c49fae" />


## inductor and capacitor EMING :


