$date
	Tue Aug 16 00:48:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q4 $end
$var integer 32 ! b [31:0] $end
$upscope $end
$scope module q4 $end
$var reg 1 " clk $end
$var integer 32 # a [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
x"
bx !
$end
#2
1"
#5
0"
#7
b1 !
b0 #
#15
b1 #
1"
#20
0"
#30
b10 #
1"
#35
0"
#45
b11 #
1"
#50
0"
#60
b100 #
1"
#65
0"
#75
b101 #
1"
#77
