
IO_180nm_12x12_single_ring_multi_voltage_domain_2: |
Task: Generate IO ring schematic and layout design for Cadence Virtuoso.

  Design requirements:
  12 pads per side. Single ring layout. Order: counterclockwise through left side, bottom side, right side, top side.


  ======================================================================
  SIGNAL CONFIGURATION
  ======================================================================
  Signal names: RSTN SCK SDI SDO D8 D7 D6 D5 D4 D3 D2 D1 D0 SLP IOVDDH IOVSS IOVDDL VSS DVSS DVDD VCALB VCALF IBIAS3N IBIAS2N VAMP IBIAS1P VCM AVDD AVSS VINN VINP AVDDBUF IBUF1P IBUF2N IBUF3N IBVREF CBVDD CKVSS CLKINN CLKINP CKVDD RVSS REFIN IBIAS_REF RVDD RVDDH IBIAS IBIAS2



  ======================================================================
  VOLTAGE DOMAIN CONFIGURATION
  ======================================================================
  Voltage domain requirements:
  - from DVSS to VCALF use DVSS and DVDD as voltage domain, from IBIAS3N to CBVDD use AVDD and AVSS as voltage domain, from CKVSS to CKVDD use CKVSS and CKVDD as voltage domain, from RVSS to IBIAS2 use RVSS and RVDD as voltage domain, these all use PVSS3AC and PVSS3AC. Digital IO signals need to connect to digital domain voltage domain (IOVDDH/IOVSS/IOVDDL/VSS)


  ======================================================================
  DESIGN CONFIGURATION
  ======================================================================
  Configuration:
  - Technology: 180nm process node
  - Library: LLM_Layout_Design
  - Cell name: IO_RING_12x12_single_ring_multi_voltage_domain_2
  - View: schematic and layout