//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	l2norm_fwd_kernel
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};

.visible .entry l2norm_fwd_kernel(
	.param .u64 l2norm_fwd_kernel_param_0,
	.param .u64 l2norm_fwd_kernel_param_1,
	.param .u64 l2norm_fwd_kernel_param_2,
	.param .f32 l2norm_fwd_kernel_param_3
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<42>;
	.reg .f32 	%f<37>;
	.reg .b64 	%rd<16>;
	.loc	1 90 0
$L__func_begin0:
	.loc	1 90 0

	ld.param.u64 	%rd4, [l2norm_fwd_kernel_param_0];
	ld.param.u64 	%rd5, [l2norm_fwd_kernel_param_1];
$L__tmp0:
	.loc	1 101 24
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 102 54
	shl.b32 	%r14, %r1, 3;
	ld.param.u64 	%rd6, [l2norm_fwd_kernel_param_2];
	.loc	1 102 72
	cvt.s64.s32 	%rd7, %r14;
	ld.param.f32 	%f1, [l2norm_fwd_kernel_param_3];
	.loc	1 106 18
	mov.u32 	%r15, %tid.x;
	bfe.u32 	%r16, %r15, 4, 3;
	cvt.u64.u32 	%rd8, %r16;
	or.b64  	%rd9, %rd7, %rd8;
	shl.b32 	%r17, %r15, 3;
	and.b32  	%r18, %r17, 120;
	shl.b64 	%rd10, %rd9, 8;
	mul.wide.u32 	%rd11, %r18, 2;
	or.b64  	%rd12, %rd10, %rd11;
	add.s64 	%rd1, %rd4, %rd12;
	setp.lt.u64 	%p1, %rd9, 3952;
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 106 49
	mov.b32 	{%rs1, %rs2}, %r2;
	cvt.f32.f16 	%f2, %rs1;
	cvt.f32.f16 	%f3, %rs2;
	mov.b32 	{%rs3, %rs4}, %r3;
	cvt.f32.f16 	%f4, %rs4;
	cvt.f32.f16 	%f5, %rs3;
	mov.b32 	{%rs5, %rs6}, %r4;
	cvt.f32.f16 	%f6, %rs6;
	cvt.f32.f16 	%f7, %rs5;
	mov.b32 	{%rs7, %rs8}, %r5;
	cvt.f32.f16 	%f8, %rs8;
	cvt.f32.f16 	%f9, %rs7;
	.loc	1 107 38
	mul.f32 	%f10, %f3, %f3;
$L__tmp1:
	.loc	2 256 15
	fma.rn.f32 	%f11, %f2, %f2, %f10;
	fma.rn.f32 	%f12, %f5, %f5, %f11;
	fma.rn.f32 	%f13, %f4, %f4, %f12;
	fma.rn.f32 	%f14, %f7, %f7, %f13;
	fma.rn.f32 	%f15, %f6, %f6, %f14;
	fma.rn.f32 	%f16, %f9, %f9, %f15;
	fma.rn.f32 	%f17, %f8, %f8, %f16;
	.loc	2 267 36
	mov.b32 	%r23, %f17;
	shfl.sync.bfly.b32	%r24, %r23, 8, 31, -1;
	mov.b32 	%f18, %r24;
	.loc	2 256 15
	add.f32 	%f19, %f17, %f18;
	.loc	2 267 36
	mov.b32 	%r25, %f19;
	shfl.sync.bfly.b32	%r26, %r25, 4, 31, -1;
	mov.b32 	%f20, %r26;
	.loc	2 256 15
	add.f32 	%f21, %f19, %f20;
	.loc	2 267 36
	mov.b32 	%r27, %f21;
	shfl.sync.bfly.b32	%r28, %r27, 2, 31, -1;
	mov.b32 	%f22, %r28;
	.loc	2 256 15
	add.f32 	%f23, %f21, %f22;
	.loc	2 267 36
	mov.b32 	%r29, %f23;
	shfl.sync.bfly.b32	%r30, %r29, 1, 31, -1;
	mov.b32 	%f24, %r30;
	.loc	2 256 15
	add.f32 	%f25, %f23, %f24;
$L__tmp2:
	.loc	1 107 48
	add.f32 	%f26, %f25, %f1;
	.loc	1 107 25
	sqrt.approx.ftz.f32 	%f27, %f26;
	.loc	1 106 18
	and.b32  	%r31, %r15, 7;
	cvt.u64.u32 	%rd13, %r31;
	or.b64  	%rd14, %rd7, %rd13;
	.loc	1 107 17
	mov.b32 	%r8, %f27;
	mov.b32 	%r7, 1065353216;
	// begin inline asm
	div.full.f32 %r6, %r7, %r8;
	// end inline asm
	mov.b32 	%f28, %r6;
	.loc	1 108 16
	mul.f32 	%f29, %f28, %f2;
	mul.f32 	%f30, %f28, %f3;
	.loc	1 110 25
	cvt.rn.f16.f32 	%rs9, %f30;
	cvt.rn.f16.f32 	%rs10, %f29;
	mov.b32 	%r32, {%rs10, %rs9};
	.loc	1 108 16
	mul.f32 	%f31, %f28, %f5;
	mul.f32 	%f32, %f28, %f4;
	.loc	1 110 25
	cvt.rn.f16.f32 	%rs11, %f32;
	cvt.rn.f16.f32 	%rs12, %f31;
	mov.b32 	%r33, {%rs12, %rs11};
	.loc	1 108 16
	mul.f32 	%f33, %f28, %f7;
	mul.f32 	%f34, %f28, %f6;
	.loc	1 110 25
	cvt.rn.f16.f32 	%rs13, %f34;
	cvt.rn.f16.f32 	%rs14, %f33;
	mov.b32 	%r34, {%rs14, %rs13};
	.loc	1 108 16
	mul.f32 	%f35, %f28, %f9;
	mul.f32 	%f36, %f28, %f8;
	.loc	1 110 25
	cvt.rn.f16.f32 	%rs15, %f36;
	cvt.rn.f16.f32 	%rs16, %f35;
	mov.b32 	%r35, {%rs16, %rs15};
	.loc	1 110 18
	add.s64 	%rd2, %rd5, %rd12;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd2 + 0 ], { %r32, %r33, %r34, %r35 };
	// end inline asm
	.loc	1 111 21
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd3, %rd6, %rd15;
	setp.lt.u64 	%p4, %rd14, 3952;
	shl.b32 	%r36, %r16, 2;
	mov.u32 	%r37, global_smem;
	add.s32 	%r38, %r37, %r36;
	st.shared.u32 	[%r38], %r6;
	bar.sync 	0;
	shl.b32 	%r39, %r31, 2;
	add.s32 	%r40, %r37, %r39;
	ld.shared.u32 	%r13, [%r40];
	and.b32  	%r41, %r15, 120;
	setp.eq.s32 	%p5, %r41, 0;
	and.pred  	%p3, %p5, %p4;
	// begin inline asm
	@%p3 st.global.b32 [ %rd3 + 0 ], { %r13 };
	// end inline asm
	.loc	1 111 4
	ret;
$L__tmp3:
$L__func_end0:

}
	.file	1 "D:\\Users\\Louis\\PycharmProjects\\Master_thesis\\Babilong_Benchmark\\.venv\\Lib\\site-packages\\fla\\modules\\l2norm.py"
	.file	2 "D:\\Users\\Louis\\PycharmProjects\\Master_thesis\\Babilong_Benchmark\\.venv\\Lib\\site-packages\\triton\\language\\standard.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 3
.b8 8
.b8 32
.b8 11
.b8 0
.b8 0
.b8 3
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 49
.b8 19
.b8 0
.b8 0
.b8 4
.b8 29
.b8 0
.b8 49
.b8 19
.b8 17
.b8 1
.b8 18
.b8 1
.b8 88
.b8 11
.b8 89
.b8 11
.b8 87
.b8 11
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 214
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 108
.b8 50
.b8 110
.b8 111
.b8 114
.b8 109
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 68
.b8 58
.b8 92
.b8 85
.b8 115
.b8 101
.b8 114
.b8 115
.b8 92
.b8 76
.b8 111
.b8 117
.b8 105
.b8 115
.b8 92
.b8 80
.b8 121
.b8 99
.b8 104
.b8 97
.b8 114
.b8 109
.b8 80
.b8 114
.b8 111
.b8 106
.b8 101
.b8 99
.b8 116
.b8 115
.b8 92
.b8 77
.b8 97
.b8 115
.b8 116
.b8 101
.b8 114
.b8 95
.b8 116
.b8 104
.b8 101
.b8 115
.b8 105
.b8 115
.b8 92
.b8 66
.b8 97
.b8 98
.b8 105
.b8 108
.b8 111
.b8 110
.b8 103
.b8 95
.b8 66
.b8 101
.b8 110
.b8 99
.b8 104
.b8 109
.b8 97
.b8 114
.b8 107
.b8 92
.b8 46
.b8 118
.b8 101
.b8 110
.b8 118
.b8 92
.b8 76
.b8 105
.b8 98
.b8 92
.b8 115
.b8 105
.b8 116
.b8 101
.b8 45
.b8 112
.b8 97
.b8 99
.b8 107
.b8 97
.b8 103
.b8 101
.b8 115
.b8 92
.b8 102
.b8 108
.b8 97
.b8 92
.b8 109
.b8 111
.b8 100
.b8 117
.b8 108
.b8 101
.b8 115
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b8 108
.b8 50
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 102
.b8 119
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1
.b8 3
.b64 $L__func_begin0
.b64 $L__func_end0
.b32 151
.b8 4
.b32 151
.b64 $L__tmp1
.b64 $L__tmp2
.b8 1
.b8 107
.b8 43
.b8 0
.b8 0
	}
	.section	.debug_loc	{	}
