// Seed: 3694089429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  always @(posedge 1 or posedge id_3)
    if (~1) begin : LABEL_0
      {-1} <= 1'b0;
    end
  wire [1 : (  -1  )] id_6 = id_2[1==?-1+:1];
endmodule
module module_1 #(
    parameter id_10 = 32'd63,
    parameter id_16 = 32'd71,
    parameter id_20 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire _id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_21,
      id_22,
      id_26
  );
  input wire _id_16;
  inout logic [7:0] id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire _id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_17 = -1 ? 1 - id_6[id_10] : id_12;
  logic id_29;
  assign id_8[id_20] = -1;
  wor id_30;
  wire id_31;
  wire [id_16 : -1 'b0] id_32;
  assign id_30 = -1'b0 > -1;
  id_33 :
  assert property (@(posedge id_15[1]) id_29)
  else $clog2(50);
  ;
endmodule
