@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"c:\microsemi_prj\hw7_practical\counter\hdl\counter.vhd":44:6:44:7|Found counter in view:work.Counter(counter_arch) instance count[15:0] 
@N: FP130 |Promoting Net CLK_c on CLKBUF  CLK_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
