
---------- Begin Simulation Statistics ----------
final_tick                               569895530000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702424                       # Number of bytes of host memory used
host_op_rate                                    77669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7912.73                       # Real time elapsed on the host
host_tick_rate                               72022627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612534138                       # Number of instructions simulated
sim_ops                                     614571699                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.569896                       # Number of seconds simulated
sim_ticks                                569895530000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.329548                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78144648                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91579822                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7224866                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122573523                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11222733                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11389394                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          166661                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157337507                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062335                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018168                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5029756                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143199303                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15976134                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44341451                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580272243                       # Number of instructions committed
system.cpu0.commit.committedOps             581291717                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1022344024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568587                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.310471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    730856546     71.49%     71.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    179309562     17.54%     89.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42673234      4.17%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36577607      3.58%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10358804      1.01%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3057927      0.30%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2370527      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1163683      0.11%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15976134      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1022344024                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887211                       # Number of function calls committed.
system.cpu0.commit.int_insts                561274584                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949979                       # Number of loads committed
system.cpu0.commit.membars                    2037570                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037576      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322219434     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137065      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968139     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70911678     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581291717                       # Class of committed instruction
system.cpu0.commit.refs                     251879845                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580272243                       # Number of Instructions Simulated
system.cpu0.committedOps                    581291717                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.947960                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.947960                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            168751475                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2203901                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77401250                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             641754778                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               410298590                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                444059545                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5035395                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7225637                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3117452                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157337507                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98824113                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    615446994                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1986014                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     654056416                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14461046                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139194                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408584642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89367381                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578633                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1031262457                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635218                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907000                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               567737565     55.05%     55.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               344410762     33.40%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68693039      6.66%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37884912      3.67%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8192357      0.79%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2268589      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35272      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018971      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020990      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1031262457                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       99084413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5133923                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149227920                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548045                       # Inst execution rate
system.cpu0.iew.exec_refs                   275430273                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76751265                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              142480388                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199152783                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021681                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3522958                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77383734                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625616742                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198679008                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3740364                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            619480686                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                756635                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2514357                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5035395                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4588762                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        53503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10806145                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8384                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5863                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2887807                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19202804                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5453860                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5863                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       870288                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4263635                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269537609                       # num instructions consuming a value
system.cpu0.iew.wb_count                    612919606                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837093                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225627989                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.542240                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     612971934                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               755441398                       # number of integer regfile reads
system.cpu0.int_regfile_writes              391545664                       # number of integer regfile writes
system.cpu0.ipc                              0.513358                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.513358                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038442      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338851409     54.37%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212875      0.68%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018310      0.16%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201167120     32.28%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75932843     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623221051                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1500402                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002407                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 469073     31.26%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                901579     60.09%     91.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               129748      8.65%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             622682957                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2279274572                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    612919556                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669946686                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622557289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623221051                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059453                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44324971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69718                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1039                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12748302                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1031262457                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843632                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          584486039     56.68%     56.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317319204     30.77%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95365183      9.25%     96.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25945354      2.52%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5397744      0.52%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1299221      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             960476      0.09%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             428406      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              60830      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1031262457                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.551354                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10460145                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          762638                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199152783                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77383734                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    869                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1130346870                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9444369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              154321279                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370565205                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6790052                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               416511567                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3621427                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11986                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            776562790                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             635849527                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          408410564                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                440212783                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4150577                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5035395                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15038720                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                37845316                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       776562746                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        142713                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2806                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14719361                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2806                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1631990255                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1260193665                       # The number of ROB writes
system.cpu0.timesIdled                       15006790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  836                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.347041                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4429006                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6207694                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           775802                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7651468                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            214727                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         369727                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          155000                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8582965                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3208                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017922                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           462783                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095293                       # Number of branches committed
system.cpu1.commit.bw_lim_events               689790                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3282140                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261895                       # Number of instructions committed
system.cpu1.commit.committedOps              33279982                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    180148335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184737                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.835693                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    165980361     92.14%     92.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7215802      4.01%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2401117      1.33%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2080951      1.16%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       521585      0.29%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       199449      0.11%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       997772      0.55%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        61508      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       689790      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    180148335                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320754                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046695                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248428                       # Number of loads committed
system.cpu1.commit.membars                    2035961                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035961      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081844     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266350     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895689      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279982                       # Class of committed instruction
system.cpu1.commit.refs                      12162051                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261895                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279982                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.612269                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.612269                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            160522046                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               315168                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4257004                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39057997                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5008346                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12831201                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                462976                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               513703                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2084386                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8582965                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5034436                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174490792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76224                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39789846                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1551990                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047403                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5642167                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4643733                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219758                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         180908955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.225574                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.665027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               156416122     86.46%     86.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14253873      7.88%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5764437      3.19%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3076940      1.70%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1196799      0.66%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197655      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2863      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     260      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           180908955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         153472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              487545                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7597996                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.196293                       # Inst execution rate
system.cpu1.iew.exec_refs                    12805383                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2939714                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139127608                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9980670                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018687                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           704058                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2963146                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36554930                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9865669                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           374393                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35541374                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                960298                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1775111                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                462976                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3828161                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          114973                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3664                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          181                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       732242                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        49523                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           175                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89677                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        397868                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20460482                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35350794                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.878410                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17972689                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195241                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35357249                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43803063                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23988970                       # number of integer regfile writes
system.cpu1.ipc                              0.178181                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178181                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036051      5.67%      5.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             20980918     58.42%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10971523     30.55%     94.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1927132      5.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              35915767                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1071918                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029845                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171479     16.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                812373     75.79%     91.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                88064      8.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              34951620                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         253862198                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35350782                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39829977                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33500054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 35915767                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054876                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3274947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            49817                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           482                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1195694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    180908955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198530                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651007                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          158453687     87.59%     87.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15105921      8.35%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4083063      2.26%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1358386      0.75%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1406808      0.78%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             194023      0.11%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             202936      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              79449      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24682      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      180908955                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198361                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6151311                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          523859                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9980670                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2963146                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     90                       # number of misc regfile reads
system.cpu1.numCycles                       181062427                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   958711425                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150176241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412090                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6667152                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6189521                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1336335                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6954                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47036223                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38180788                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26277415                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13329864                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2675161                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                462976                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10728770                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3865325                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47036211                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21583                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               586                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12505653                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           586                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216020524                       # The number of ROB reads
system.cpu1.rob.rob_writes                   73885743                       # The number of ROB writes
system.cpu1.timesIdled                           1853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2920644                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               509952                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3596626                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                107                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                158396                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4025822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8014442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        66348                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        45715                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32826885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2078512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65629442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2124227                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2785266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1636807                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2351688                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1239948                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1239948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2785266                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           139                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12039652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12039652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    362369344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               362369344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              512                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4025943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4025943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4025943                       # Request fanout histogram
system.membus.respLayer1.occupancy        20977917542                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15673352524                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   569895530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   569895530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    674598285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   920826396.127452                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2183000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2527265500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   565173342000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4722188000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     80952957                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        80952957                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     80952957                       # number of overall hits
system.cpu0.icache.overall_hits::total       80952957                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17871156                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17871156                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17871156                       # number of overall misses
system.cpu0.icache.overall_misses::total     17871156                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 236338118498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 236338118498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 236338118498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 236338118498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98824113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98824113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98824113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98824113                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180838                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180838                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180838                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180838                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13224.556850                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13224.556850                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13224.556850                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13224.556850                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3472                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.606061                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16852182                       # number of writebacks
system.cpu0.icache.writebacks::total         16852182                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1018941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1018941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1018941                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1018941                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16852215                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16852215                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16852215                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16852215                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209999496000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209999496000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209999496000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209999496000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170527                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170527                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170527                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170527                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12461.240021                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12461.240021                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12461.240021                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12461.240021                       # average overall mshr miss latency
system.cpu0.icache.replacements              16852182                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     80952957                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       80952957                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17871156                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17871156                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 236338118498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 236338118498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98824113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98824113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13224.556850                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13224.556850                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1018941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1018941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16852215                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16852215                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209999496000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209999496000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170527                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170527                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12461.240021                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12461.240021                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999917                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97804950                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16852182                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.803697                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999917                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214500440                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214500440                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    235162830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       235162830                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    235162830                       # number of overall hits
system.cpu0.dcache.overall_hits::total      235162830                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20509473                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20509473                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20509473                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20509473                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 461122556604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 461122556604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 461122556604                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 461122556604                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255672303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255672303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255672303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255672303                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080218                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080218                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080218                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080218                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22483.393728                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22483.393728                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22483.393728                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22483.393728                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2632282                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       104668                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            61589                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1140                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.739483                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.814035                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14913418                       # number of writebacks
system.cpu0.dcache.writebacks::total         14913418                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5989162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5989162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5989162                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5989162                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14520311                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14520311                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14520311                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14520311                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 240722229604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 240722229604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 240722229604                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 240722229604                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056793                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056793                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056793                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056793                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16578.310864                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16578.310864                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16578.310864                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16578.310864                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14913418                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168042703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168042703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16719736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16719736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 325393384000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 325393384000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184762439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184762439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19461.634083                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19461.634083                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3559426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3559426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13160310                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13160310                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 190024525500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 190024525500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14439.213476                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14439.213476                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67120127                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67120127                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3789737                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3789737                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 135729172604                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 135729172604                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053444                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053444                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35814.931908                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35814.931908                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2429736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2429736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1360001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1360001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50697704104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50697704104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019179                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019179                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37277.696196                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37277.696196                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1096                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1096                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36256000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36256000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.415155                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.415155                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46601.542416                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46601.542416                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009072                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009072                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58323.529412                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58323.529412                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       824000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       824000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.088332                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.088332                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5086.419753                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5086.419753                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       662000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       662000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4086.419753                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4086.419753                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612318                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612318                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405850                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405850                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31228795500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31228795500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398608                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398608                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76946.644080                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76946.644080                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30822945500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30822945500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398608                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398608                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75946.644080                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75946.644080                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964499                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250704301                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14925921                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.796572                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964499                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998891                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998891                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528314311                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528314311                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16809203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13910590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              286935                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31007741                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16809203                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13910590                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1013                       # number of overall hits
system.l2.overall_hits::.cpu1.data             286935                       # number of overall hits
system.l2.overall_hits::total                31007741                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1001231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            746828                       # number of demand (read+write) misses
system.l2.demand_misses::total                1792396                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43012                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1001231                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1325                       # number of overall misses
system.l2.overall_misses::.cpu1.data           746828                       # number of overall misses
system.l2.overall_misses::total               1792396                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3787754000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95709805877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    120164000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74875704966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174493428843                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3787754000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95709805877                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    120164000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74875704966                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174493428843                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16852215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14911821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1033763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32800137                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16852215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14911821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1033763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32800137                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.566724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.722436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054646                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.566724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.722436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054646                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88062.726681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95592.131963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90689.811321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100258.299054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97352.052137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88062.726681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95592.131963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90689.811321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100258.299054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97352.052137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              37976                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       776                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.938144                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1683810                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1636807                       # number of writebacks
system.l2.writebacks::total                   1636807                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          85784                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              119536                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         85784                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33675                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             119536                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        42963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       915447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       713153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1672860                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        42963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       915447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       713153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2398131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4070991                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3355069001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80467348887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    106217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  64902512478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148831147366                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3355069001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80467348887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    106217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  64902512478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 199542652647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 348373800013                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.554748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.689861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.554748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.689861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124115                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78092.055978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87899.516725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81894.371627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91007.837698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88968.083023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78092.055978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87899.516725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81894.371627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91007.837698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83207.569831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85574.691767                       # average overall mshr miss latency
system.l2.replacements                        6059129                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2689491                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2689491                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2689491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2689491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30047711                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30047711                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30047711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30047711                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2398131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2398131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 199542652647                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 199542652647                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83207.569831                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83207.569831                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       448000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       448000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.949153                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.722222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.896104                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6492.753623                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1120000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       247500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1367500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.949153                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.722222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.896104                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19038.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19818.840580                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12642.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1060011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1188350                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         691940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         607134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1299074                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  66524316955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  59864118482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  126388435437                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1751951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2487424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.394954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.825501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.522257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96141.741994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98601.162976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97291.174665                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        42658                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60577                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       649282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1238497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  56629761459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52350594494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 108980355953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.370605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.801137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87219.053445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88848.034239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87994.041126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16809203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16810216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            44337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3787754000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    120164000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3907918000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16852215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16854553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.566724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88062.726681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90689.811321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88141.236439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        42963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3355069001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    106217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3461286001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.554748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78092.055978                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81894.371627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78203.479462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12850579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13009175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       309291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       139694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          448985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  29185488922                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15011586484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44197075406                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13159870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13458160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.468316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94362.554753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107460.495683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98437.754949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15756                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        58882                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       266165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       123938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       390103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  23837587428                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12551917984                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36389505412                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.415495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89559.436545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101275.782924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93281.788174                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          332                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               351                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          176                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             192                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3430995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1313500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4744495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          508                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           543                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.346457                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.457143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.353591                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19494.289773                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 82093.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24710.911458                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2618998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       127999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2746997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.259843                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.171429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.254144                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19840.893939                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21333.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19905.775362                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999872                       # Cycle average of tags in use
system.l2.tags.total_refs                    67770424                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6059533                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.184100                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.088884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.297431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.114613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.493972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.423264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.312500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530363341                       # Number of tag accesses
system.l2.tags.data_accesses                530363341                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2749568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58668288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         83008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45675584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    150437248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          257613696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2749568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        83008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2832576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104755648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104755648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          42962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         916692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         713681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2350582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4025214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1636807                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1636807                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4824688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102945689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           145655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80147293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    263973378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             452036702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4824688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       145655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4970343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183815528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183815528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183815528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4824688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102945689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          145655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80147293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    263973378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            635852231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1618968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     42962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    884832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    698846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2338817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003254320752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98887                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98887                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8112475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1524828                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4025214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1636807                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4025214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1636807                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58460                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17839                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            187822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            186456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            176606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            271496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            248341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            290220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            250511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            305511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           322127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           281146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           283737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           222522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            158141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            125581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            147080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           151313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           127668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           106131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81205                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 131046645145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19833770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            205423282645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33036.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51786.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2936884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1029748                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4025214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1636807                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  986097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1031423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  634645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  405103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  179702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  144523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  121003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  103313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   85552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   68865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  55047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  61039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 109122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 111901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1619048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.797644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.164632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.802624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       555396     34.30%     34.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       613629     37.90%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       167458     10.34%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93644      5.78%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57218      3.53%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25242      1.56%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16319      1.01%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11749      0.73%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78393      4.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1619048                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.113867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.449989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98882     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98887                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.371586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.346527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83176     84.11%     84.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2414      2.44%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8345      8.44%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3212      3.25%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1135      1.15%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              360      0.36%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              137      0.14%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               55      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98887                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              253872256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3741440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103611968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               257613696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104755648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       445.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    452.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  569895501500                       # Total gap between requests
system.mem_ctrls.avgGap                     100652.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2749568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56629248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        83008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44726144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    149684288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103611968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4824687.780934165232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99367770.089370578527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 145654.765883143526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78481303.406608566642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 262652153.106026262045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181808704.483083039522                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        42962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       916692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       713681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2350582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1636807                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1576210760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42709337647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51817132                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35347253037                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 125738664069                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13553580228841                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36688.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46590.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39951.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49528.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53492.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8280499.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6336849960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3368089065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14960577660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4694643540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44986730880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     108509480700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127463478720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       310319850525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.520591                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 330249820508                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19029920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 220615789492                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5223231300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2776198095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13362045900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3756207600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44986730880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     144539106600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      97122741120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       311766261495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.058619                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 250960776029                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19029920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 299904833971                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6063933189.873418                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28444118995.088619                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       108000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220024821500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90844808000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479050722000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5031111                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5031111                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5031111                       # number of overall hits
system.cpu1.icache.overall_hits::total        5031111                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3325                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3325                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3325                       # number of overall misses
system.cpu1.icache.overall_misses::total         3325                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    189670000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    189670000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    189670000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    189670000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5034436                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5034436                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5034436                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5034436                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000660                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000660                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000660                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000660                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57043.609023                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57043.609023                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57043.609023                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57043.609023                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2306                       # number of writebacks
system.cpu1.icache.writebacks::total             2306                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          987                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          987                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2338                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2338                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    134899500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    134899500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    134899500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    134899500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000464                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000464                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57698.674080                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57698.674080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57698.674080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57698.674080                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2306                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5031111                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5031111                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3325                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3325                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    189670000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    189670000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5034436                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5034436                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000660                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000660                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57043.609023                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57043.609023                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    134899500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    134899500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57698.674080                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57698.674080                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982331                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4999817                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2306                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2168.177363                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        313648000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982331                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999448                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999448                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10071210                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10071210                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9382038                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9382038                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9382038                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9382038                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2222052                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2222052                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2222052                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2222052                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 143252007789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 143252007789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 143252007789                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 143252007789                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11604090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11604090                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11604090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11604090                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191489                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191489                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191489                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191489                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64468.341780                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64468.341780                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64468.341780                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64468.341780                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       689025                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59555                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14066                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            598                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.985141                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.590301                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1033204                       # number of writebacks
system.cpu1.dcache.writebacks::total          1033204                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1601929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1601929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1601929                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1601929                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       620123                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       620123                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       620123                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       620123                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45581288371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45581288371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45581288371                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45581288371                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053440                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053440                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053440                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053440                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73503.624879                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73503.624879                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73503.624879                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73503.624879                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1033204                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8424223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8424223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1284587                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1284587                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  75833927000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  75833927000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9708810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9708810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132311                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132311                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59033.702661                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59033.702661                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       985589                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       985589                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17341308500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17341308500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57998.075238                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57998.075238                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       957815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        957815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       937465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       937465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  67418080789                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  67418080789                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.494631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.494631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71915.304346                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71915.304346                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       616340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       616340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321125                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321125                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28239979871                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28239979871                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169434                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169434                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87940.770326                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87940.770326                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3484500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3484500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.212245                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.212245                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33504.807692                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33504.807692                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2556500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2556500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.087755                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.087755                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 59453.488372                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59453.488372                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       419500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       419500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          421                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          421                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.225653                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.225653                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4415.789474                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4415.789474                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       324500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       324500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.225653                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.225653                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3415.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3415.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591120                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591120                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426802                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426802                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  34832904500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  34832904500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419288                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419288                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 81613.733066                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 81613.733066                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426802                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426802                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34406102500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34406102500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419288                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419288                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 80613.733066                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 80613.733066                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.783744                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11010880                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1046827                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.518338                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        313659500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.783744                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899492                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899492                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26292699                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26292699                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 569895530000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30313912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4326298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30111613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4422322                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3553311                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2512903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2512903                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16854553                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13459360                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          543                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50556611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44752151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3114083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98429827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2157081344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1908815232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       297216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132285760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4198479552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9639634                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106463296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42440596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229492                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40224523     94.78%     94.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2169853      5.11%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46004      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    216      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42440596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65616011129                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22391094036                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25279424788                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1571156386                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3513487                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               905674385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136653                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724972                       # Number of bytes of host memory used
host_op_rate                                   137870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6355.72                       # Real time elapsed on the host
host_tick_rate                               52830954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868528171                       # Number of instructions simulated
sim_ops                                     876262426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.335779                       # Number of seconds simulated
sim_ticks                                335778855000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.659065                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35092244                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            35569204                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5551123                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         57860252                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             60374                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         100927                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           40553                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59085273                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12773                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        735766                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3634897                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25864074                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7223304                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6427501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69767335                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           128061530                       # Number of instructions committed
system.cpu0.commit.committedOps             130904561                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    644182398                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.203210                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.971312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    592521867     91.98%     91.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28018038      4.35%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9733172      1.51%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3215510      0.50%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2025222      0.31%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       973556      0.15%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       283554      0.04%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       188175      0.03%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7223304      1.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    644182398                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10830816                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               87065                       # Number of function calls committed.
system.cpu0.commit.int_insts                122436754                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33216356                       # Number of loads committed
system.cpu0.commit.membars                    4629889                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4630084      3.54%      3.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81879707     62.55%     66.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2868      0.00%     66.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1050930      0.80%     66.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607251      0.46%     67.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1768954      1.35%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       717615      0.55%     69.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1324784      1.01%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       31079319     23.74%     94.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2481287      1.90%     95.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2872803      2.19%     98.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2488255      1.90%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130904561                       # Class of committed instruction
system.cpu0.commit.refs                      38921664                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  128061530                       # Number of Instructions Simulated
system.cpu0.committedOps                    130904561                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.174840                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.174840                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            524607830                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1919557                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26960235                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             217433486                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33911697                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86959842                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3650392                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4571386                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6338875                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59085273                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27757015                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    617022513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               776873                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          516                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     269557381                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11133238                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089159                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32878815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35152618                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.406758                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         655468636                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.425807                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.952951                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               482975633     73.68%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120927825     18.45%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24303345      3.71%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                14074533      2.15%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7485651      1.14%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  324985      0.05%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2902646      0.44%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1430213      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1043805      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           655468636                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11479208                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8832754                       # number of floating regfile writes
system.cpu0.idleCycles                        7229333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4017281                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                33069081                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.279438                       # Inst execution rate
system.cpu0.iew.exec_refs                    64790446                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6088584                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              102442926                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50901816                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2465593                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2379712                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7389552                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          199996561                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58701862                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2461747                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            185182919                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                819850                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             92545847                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3650392                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             93825457                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2827346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10196                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13031                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17685460                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1684252                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13031                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       952144                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3065137                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                136849458                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168803096                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827240                       # average fanout of values written-back
system.cpu0.iew.wb_producers                113207382                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.254721                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     169086644                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               234534324                       # number of integer regfile reads
system.cpu0.int_regfile_writes              118360141                       # number of integer regfile writes
system.cpu0.ipc                              0.193243                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.193243                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4632715      2.47%      2.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110806449     59.05%     61.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3218      0.00%     61.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  526      0.00%     61.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1111532      0.59%     62.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             646292      0.34%     62.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2232296      1.19%     63.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         717820      0.38%     64.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1325253      0.71%     64.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            783651      0.42%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55742376     29.71%     94.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2511835      1.34%     96.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4234547      2.26%     98.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2896155      1.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             187644665                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14686249                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           28808316                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12324228                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          18849454                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4113232                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.021920                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 738436     17.95%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      9      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   53      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1087      0.03%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           120219      2.92%     20.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               399552      9.71%     30.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               52772      1.28%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2606201     63.36%     95.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29877      0.73%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           151821      3.69%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           13197      0.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             172438933                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1006901030                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    156478868                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        250252183                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 191831400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                187644665                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8165161                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69092053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           838147                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1737660                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38701291                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    655468636                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.286276                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.787115                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          542500539     82.77%     82.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           72229062     11.02%     93.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23799684      3.63%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7013745      1.07%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5600705      0.85%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2112398      0.32%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1794153      0.27%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             301528      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116822      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      655468636                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.283153                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14937222                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1139940                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50901816                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7389552                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10755153                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5469758                       # number of misc regfile writes
system.cpu0.numCycles                       662697969                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8859741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              244333337                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96550706                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6698227                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40324618                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              59350717                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2024148                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            283374994                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             207939638                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          155292389                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 85392467                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6188759                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3650392                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             71670913                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58741726                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16386678                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       266988316                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     210096909                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1725388                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34552526                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1728299                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   837605627                       # The number of ROB reads
system.cpu0.rob.rob_writes                  412635907                       # The number of ROB writes
system.cpu0.timesIdled                          95985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2601                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.181926                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34068826                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34349833                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4965542                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56704144                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             62324                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          90140                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           27816                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57926865                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6385                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        739080                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3343736                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25850414                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7294708                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6451484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       69876407                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           127932503                       # Number of instructions committed
system.cpu1.commit.committedOps             130786166                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    641206530                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.203969                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.975962                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    589907727     92.00%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27854229      4.34%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9358357      1.46%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3331974      0.52%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2103841      0.33%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       883250      0.14%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       277085      0.04%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       195359      0.03%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7294708      1.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    641206530                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10874540                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69264                       # Number of function calls committed.
system.cpu1.commit.int_insts                122277488                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33247612                       # Number of loads committed
system.cpu1.commit.membars                    4647640                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4647640      3.55%      3.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        81892152     62.62%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            620      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1058519      0.81%     66.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607120      0.46%     67.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1782883      1.36%     68.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       724332      0.55%     69.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1331436      1.02%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31106454     23.78%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2264568      1.73%     95.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2880238      2.20%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2489901      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130786166                       # Class of committed instruction
system.cpu1.commit.refs                      38741161                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  127932503                       # Number of Instructions Simulated
system.cpu1.committedOps                    130786166                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.126980                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.126980                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            526074938                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1624667                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26595008                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             216968432                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31640605                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 84738726                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3358577                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3720520                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6448015                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57926865                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27472104                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    616130971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               737313                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     266267802                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9960766                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.088316                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31149186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34131150                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.405953                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         652260861                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.420940                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.939967                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               481163511     73.77%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120241705     18.43%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24312225      3.73%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14004803      2.15%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7400852      1.13%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  290787      0.04%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2355096      0.36%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1440631      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1051251      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           652260861                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11539074                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8885707                       # number of floating regfile writes
system.cpu1.idleCycles                        3646532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3729573                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33104147                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282565                       # Inst execution rate
system.cpu1.iew.exec_refs                    64710051                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5876799                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              103656042                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             50965481                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2417055                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2045541                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7104480                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          199982638                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58833252                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2461736                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            185336707                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                826281                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             92455116                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3358577                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             93748490                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2832798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6182                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12837                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17717869                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1610931                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12837                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       953951                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2775622                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                137864750                       # num instructions consuming a value
system.cpu1.iew.wb_count                    168942084                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827618                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114099310                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.257570                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     169228119                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               234601570                       # number of integer regfile reads
system.cpu1.int_regfile_writes              118600293                       # number of integer regfile writes
system.cpu1.ipc                              0.195047                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.195047                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4649881      2.48%      2.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            110991520     59.10%     61.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 650      0.00%     61.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1119678      0.60%     62.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645246      0.34%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2246486      1.20%     63.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         724524      0.39%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1331773      0.71%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            796878      0.42%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            55843107     29.74%     94.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2288068      1.22%     96.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4255605      2.27%     98.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2904835      1.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             187798443                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               14781812                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           28989950                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12383366                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          18960572                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4116520                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021920                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 736816     17.90%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   60      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    4      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1153      0.03%     17.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           122882      2.99%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               411896     10.01%     30.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               55002      1.34%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2609718     63.40%     95.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                13199      0.32%     95.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           152806      3.71%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           12984      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172483270                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1003836629                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    156558718                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        250231240                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 191928484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                187798443                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8054154                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       69196472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           852312                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1602670                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     38675893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    652260861                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.287919                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.792171                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          540105499     82.81%     82.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71027026     10.89%     93.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23787681      3.65%     97.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7248507      1.11%     98.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5748133      0.88%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2134403      0.33%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1795734      0.28%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             299441      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             114437      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      652260861                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286319                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15407334                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1173471                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            50965481                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7104480                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10826829                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5504401                       # number of misc regfile writes
system.cpu1.numCycles                       655907393                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15573489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              245685810                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             96637460                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6487918                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37614844                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              59328291                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2034989                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283132761                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             207669191                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155321638                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 83710722                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5690958                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3358577                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             71300890                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                58684178                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         16502988                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       266629773                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     210590018                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1674985                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 35905785                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1678560                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   834556195                       # The number of ROB reads
system.cpu1.rob.rob_writes                  412385637                       # The number of ROB writes
system.cpu1.timesIdled                          50416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12420755                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               583104                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13371761                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                326                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                279301                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22347025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      44107389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1033004                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       615765                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14981649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10792393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29949982                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11408158                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20815448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3043213                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18719989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10775                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8397                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1509350                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1509252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20815453                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     66432042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               66432042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1623546432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1623546432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14762                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22344140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22344140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22344140                       # Request fanout histogram
system.membus.respLayer1.occupancy       116264825091                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61079722751                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   335778855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   335778855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1298                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          649                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6826186.440678                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   40543520.246832                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          649    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    596359000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            649                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   331348660000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4430195000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27652805                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27652805                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27652805                       # number of overall hits
system.cpu0.icache.overall_hits::total       27652805                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       104203                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        104203                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       104203                       # number of overall misses
system.cpu0.icache.overall_misses::total       104203                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6543767493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6543767493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6543767493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6543767493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27757008                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27757008                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27757008                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27757008                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003754                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003754                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003754                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003754                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62798.263898                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62798.263898                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62798.263898                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62798.263898                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9246                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              242                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.206612                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        96328                       # number of writebacks
system.cpu0.icache.writebacks::total            96328                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7870                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7870                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        96333                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        96333                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        96333                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        96333                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6015427993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6015427993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6015427993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6015427993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003471                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003471                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003471                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003471                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62444.105270                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62444.105270                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62444.105270                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62444.105270                       # average overall mshr miss latency
system.cpu0.icache.replacements                 96328                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27652805                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27652805                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       104203                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       104203                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6543767493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6543767493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27757008                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27757008                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003754                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003754                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62798.263898                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62798.263898                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7870                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7870                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        96333                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        96333                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6015427993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6015427993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62444.105270                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62444.105270                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999992                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27749358                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            96364                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           287.963949                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999992                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55610348                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55610348                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34216508                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34216508                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34216508                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34216508                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13219748                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13219748                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13219748                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13219748                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1058791619552                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1058791619552                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1058791619552                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1058791619552                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47436256                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47436256                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47436256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47436256                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.278684                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.278684                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.278684                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.278684                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80091.664346                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80091.664346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80091.664346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80091.664346                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    178722385                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11803                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3109755                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            140                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.471532                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.307143                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7399642                       # number of writebacks
system.cpu0.dcache.writebacks::total          7399642                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6358809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6358809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6358809                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6358809                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6860939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6860939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6860939                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6860939                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 612705135858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 612705135858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 612705135858                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 612705135858                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144635                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144635                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144635                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144635                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89303.393582                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89303.393582                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89303.393582                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89303.393582                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7399640                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32535808                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32535808                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10989956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10989956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 913578040500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 913578040500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43525764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43525764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.252493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.252493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83128.452971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83128.452971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4666892                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4666892                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6323064                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6323064                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 568867205000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 568867205000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.145272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.145272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89967.016782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89967.016782                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1680700                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1680700                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2229792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2229792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 145213579052                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 145213579052                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3910492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3910492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.570208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.570208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65124.271256                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65124.271256                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1691917                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1691917                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       537875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       537875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  43837930858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  43837930858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.137547                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.137547                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81502.079215                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81502.079215                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1058089                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1058089                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     79497000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     79497000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1060671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1060671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002434                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002434                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30788.923315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30788.923315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          666                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          666                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1916                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1916                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     39418500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     39418500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20573.329854                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20573.329854                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1053881                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1053881                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5033                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5033                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     50316500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     50316500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1058914                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1058914                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004753                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004753                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9997.317703                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9997.317703                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5006                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5006                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     45363500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     45363500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004727                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004727                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9061.825809                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9061.825809                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       846500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       846500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       793500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       793500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       172968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         172968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       562798                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       562798                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45830774826                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45830774826                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       735766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       735766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.764914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.764914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 81433.791211                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 81433.791211                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       562793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       562793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  45267938326                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  45267938326                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.764908                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.764908                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 80434.437397                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 80434.437397                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.920222                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43934411                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7420087                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.921010                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.920222                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108003269                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108003269                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               36920                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1423175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               22686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1420214                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2902995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              36920                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1423175                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              22686                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1420214                       # number of overall hits
system.l2.overall_hits::total                 2902995                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             59411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5973718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30437                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           5973188                       # number of demand (read+write) misses
system.l2.demand_misses::total               12036754                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            59411                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5973718                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30437                       # number of overall misses
system.l2.overall_misses::.cpu1.data          5973188                       # number of overall misses
system.l2.overall_misses::total              12036754                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5459649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 627761258330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2990121998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 628356671816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1264567701144                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5459649000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 627761258330                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2990121998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 628356671816                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1264567701144                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           96331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7396893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7393402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14939749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          96331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7396893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7393402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14939749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.616738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.807598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.572953                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.807908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.616738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.807598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.572953                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.807908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91896.265001                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105087.193324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98239.708184                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105196.198716                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105058.863971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91896.265001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105087.193324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98239.708184                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105196.198716                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105058.863971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              20423                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       479                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.636743                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9994816                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3043213                       # number of writebacks
system.l2.writebacks::total                   3043213                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            912                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         404986                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         395828                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              802375                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           912                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        404986                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        395828                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             802375                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        58499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5568732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5577360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11234379                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        58499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5568732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5577360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11390522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22624901                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4814156007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 544314473950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2649598001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 545520922939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1097299150897                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4814156007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 544314473950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2649598001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 545520922939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 944990398056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2042289548953                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.607271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.752847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.560736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.751979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.607271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.752847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.560736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.514410                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82294.671823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97744.778156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88948.502786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97809.881905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97673.324969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82294.671823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97744.778156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88948.502786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97809.881905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82962.870188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90267.336372                       # average overall mshr miss latency
system.l2.replacements                       32704403                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3463312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3463312                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3463312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3463312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10487584                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10487584                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10487584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10487584                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11390522                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11390522                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 944990398056                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 944990398056                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82962.870188                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82962.870188                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             571                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             497                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1068                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1488                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2654                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7537000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      9063500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     16600500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1737                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1985                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.671272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.749622                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.713057                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6463.979417                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6091.061828                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6254.898267                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1480                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2642                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     23175999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     29596495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     52772494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.668969                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.745592                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.709833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19944.921687                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19997.631757                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19974.448902                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           727                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           761                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1488                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          811                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          849                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1660                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     16592000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     17030000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     33622000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1610                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.527308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.527329                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.527319                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20458.692972                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 20058.892815                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 20254.216867                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          810                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          847                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1657                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16202500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     16939000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     33141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.526658                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.526087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.526366                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20003.086420                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19998.819362                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20000.905250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           228555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           222795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                451350                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         856695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         841170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1697865                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84598477872                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  83503377363                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  168101855235                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1085250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1063965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2149215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.789399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.790599                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.789993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98749.820965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99270.512932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99007.786388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       100800                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        90417                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           191217                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       755895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       750753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1506648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68336288965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68074502961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 136410791926                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.696517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.705618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.701022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90404.472797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90674.966282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90539.257959                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         36920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         22686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              59606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        59411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5459649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2990121998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8449770998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        96331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         149454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.616738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.572953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.601175                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91896.265001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98239.708184                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94045.176275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          912                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          649                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1561                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        58499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        88287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4814156007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2649598001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7463754008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.607271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.560736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.590730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82294.671823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88948.502786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84539.671843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1194620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1197419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2392039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5117023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5132018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10249041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 543162780458                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 544853294453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1088016074911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6311643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6329437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12641080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.810728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.810817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.810773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106148.199931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106167.455853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106157.841979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       304186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       305411                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       609597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4812837                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      4826607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9639444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 475978184985                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 477446419978                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 953424604963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.762533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.762565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.762549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98897.632516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98919.680011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98908.672011                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          261                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          144                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               405                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          294                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          110                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             404                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14045984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6418991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20464975                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          555                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           809                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.529730                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.433071                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.499382                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 47775.455782                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 58354.463636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 50655.878713                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          186                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          250                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          108                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          154                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2277992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       985992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3263984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.194595                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.181102                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.190358                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21092.518519                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21434.608696                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21194.701299                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                    39183518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32705111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.198085                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.716786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.182075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.970085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.080599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.931468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.118926                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.308075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.171408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.170804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.345608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 263893487                       # Number of tag accesses
system.l2.tags.data_accesses                263893487                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3744064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     357632000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1906560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     358149888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    707348416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1428780928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3744064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1906560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5650624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    194765632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       194765632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          58501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5588000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5596092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11052319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22324702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3043213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3043213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11150386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1065081957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5678023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1066624305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2106590113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4255124784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11150386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5678023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16828409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      580041385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            580041385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      580041385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11150386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1065081957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5678023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1066624305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2106590113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4835166169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2976846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     58502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5522149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5530592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11014979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000886393750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183287                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183287                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35512537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2807828                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22324705                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3043213                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22324705                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3043213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 168693                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66367                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            946388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            969547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            909825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1321797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1580860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1458136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1107750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            988714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            778653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1073922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1185194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2466950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3034483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1820177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1364436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1149180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            152340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            153113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            148582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            168388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            196554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            159941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            160063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            143997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           257972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           250758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           250830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           199488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           176059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           165760                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 814117231439                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               110780060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1229542456439                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36744.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55494.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        47                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15897061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2008095                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22324705                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3043213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2065658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2730339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2625107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2738123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2601201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2433243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2044626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1626688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1180295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  833350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 540346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 351066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 191057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 103376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  50774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  23067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 123492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 151173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 166667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 176729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 187528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 190697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 193888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 198915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 189880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 187701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 185931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 184251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 183300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    120                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7227712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.546793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.275224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.280659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1113233     15.40%     15.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4144691     57.34%     72.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       886402     12.26%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       370786      5.13%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       182820      2.53%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107582      1.49%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73838      1.02%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54894      0.76%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       293466      4.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7227712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.880952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.085432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.783346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        170163     92.84%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511        10679      5.83%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1107      0.60%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          468      0.26%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          286      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          176      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          114      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           78      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           62      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           37      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           34      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           21      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           13      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            8      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           10      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183287                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           166001     90.57%     90.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3000      1.64%     92.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7551      4.12%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3930      2.14%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1531      0.84%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              593      0.32%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              272      0.15%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              163      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               80      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               51      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               42      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               25      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183287                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1417984768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10796352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190518400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1428781120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            194765632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4222.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       567.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4255.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    580.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  335778868500                       # Total gap between requests
system.mem_ctrls.avgGap                      13236.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3744128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    353417536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1906560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    353957888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    704958656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190518400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11150577.066563647240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1052530648.482913017273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5678022.816535008140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1054139898.118361353874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2099473047.521113395691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 567392488.130320191383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        58502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5588000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5596092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11052321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3043213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2379099335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 312240165810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1403301459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 313102628995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 600417260840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8451258100925                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40666.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55876.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47106.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55950.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54324.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2777083.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27968586660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14865671535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         91913184300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8757275580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26506350000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     150313107990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2359620960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       322683797025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        961.000945                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4845048262                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11212500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 319721306738                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23637234180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12563495505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         66280734240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6781881420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26506350000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     148549034940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3845156160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       288163886445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        858.195453                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8708367306                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11212500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 315857987694                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1684                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          843                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9283012.455516                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   48450179.850556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          843    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    712954500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            843                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   327953275500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7825579500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27414109                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27414109                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27414109                       # number of overall hits
system.cpu1.icache.overall_hits::total       27414109                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        57992                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         57992                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        57992                       # number of overall misses
system.cpu1.icache.overall_misses::total        57992                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3676543499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3676543499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3676543499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3676543499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27472101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27472101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27472101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27472101                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002111                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002111                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63397.425490                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63397.425490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63397.425490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63397.425490                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3548                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.420290                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53123                       # number of writebacks
system.cpu1.icache.writebacks::total            53123                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4869                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4869                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4869                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4869                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53123                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53123                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53123                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53123                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3323995500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3323995500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3323995500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3323995500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001934                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001934                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001934                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001934                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62571.682699                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62571.682699                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62571.682699                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62571.682699                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53123                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27414109                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27414109                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        57992                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        57992                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3676543499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3676543499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27472101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27472101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63397.425490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63397.425490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4869                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4869                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53123                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53123                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3323995500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3323995500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001934                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001934                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62571.682699                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62571.682699                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27500864                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53155                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           517.371160                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         54997325                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        54997325                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34197227                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34197227                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34197227                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34197227                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13142475                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13142475                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13142475                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13142475                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1055694635268                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1055694635268                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1055694635268                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1055694635268                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47339702                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47339702                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47339702                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47339702                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.277621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.277621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.277621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.277621                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80326.927407                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80326.927407                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80326.927407                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80326.927407                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    179314549                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7239                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3112866                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            103                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.604326                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.281553                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7393877                       # number of writebacks
system.cpu1.dcache.writebacks::total          7393877                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6287577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6287577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6287577                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6287577                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6854898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6854898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6854898                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6854898                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 613183378961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 613183378961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 613183378961                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 613183378961                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144802                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144802                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144802                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144802                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89451.860401                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89451.860401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89451.860401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89451.860401                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7393877                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32594416                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32594416                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11053340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11053340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 918305571500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 918305571500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43647756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43647756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.253240                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.253240                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83079.464804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83079.464804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4713975                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4713975                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6339365                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6339365                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 570614237500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 570614237500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.145239                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.145239                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90011.260986                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90011.260986                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1602811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1602811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2089135                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2089135                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 137389063768                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 137389063768                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3691946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3691946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.565863                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.565863                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65763.612102                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65763.612102                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1573602                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1573602                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       515533                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       515533                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42569141461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42569141461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82573.067992                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82573.067992                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1061757                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1061757                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2383                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2383                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     71905500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     71905500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1064140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1064140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002239                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002239                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30174.360050                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30174.360050                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2167                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2167                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     59978500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     59978500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002036                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002036                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27678.126442                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27678.126442                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1057351                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1057351                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5001                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5001                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     51549000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     51549000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1062352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1062352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004707                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004707                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10307.738452                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10307.738452                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4976                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4976                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     46617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     46617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004684                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004684                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9368.368167                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9368.368167                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       698000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       698000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       654000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       654000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       175423                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         175423                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       563657                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       563657                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45902599971                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45902599971                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       739080                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       739080                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.762647                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.762647                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 81437.115074                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 81437.115074                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           10                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       563647                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       563647                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  45338935971                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  45338935971                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.762633                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.762633                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 80438.529738                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 80438.529738                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.878737                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43929533                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7415086                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.924346                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.878737                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996211                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996211                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        107825608                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       107825608                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 335778855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12815956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6506525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11479636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29661190                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15737426                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11649                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9885                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21534                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           97                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           97                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2167710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2167710                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        149456                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12666502                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          809                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          809                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       288991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22231116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       159369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22217015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44896491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12330112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    946977792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6799744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    946385408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1912493056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        48500518                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197583232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63448494                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.427969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50974071     80.34%     80.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11858655     18.69%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 615767      0.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63448494                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29918547031                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11149413486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         144926640                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11142152799                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80081704                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
