[b'r\n'
 b'[I][3408]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][212]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][212]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][316]\tRETRANS set to 5.\n'
 b'[V][316]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][420]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][627]\tMAC Sending data.\n'
 b'[T][630]\tMAC Preparing frame.\n'
 b'[T][633]\tMAC Fill header.\n'
 b'[T][635]\tMAC Copy payload.\n'
 b'[T][638]\tMAC Dispatching frame.\n'
 b'[T][641]\tMAC Find buffer.\n'
 b'[T][643]\tMAC Fill buffer.\n'
 b'[T][646]\tPHY FEC add MAC CRC.\n'
 b'[T][648]\tPHY Prepare header.\n'
 b'[T][651]\tPHY Calc CRC.\n'
 b'[T][654]\tPHY Dispatching frame to PHYH\n'
 b'[T][657]\tPHYH Dispatching frame.\n'
 b'[T][660]\tPHYH New data packet.\n'
 b'[T][663]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][810]\tMAC Done sending.\n'
 b'[V][813]\tMAC MAC data sent.\n'
 b'[D][813]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
10
16
645
810]\n'
 b'[V][899]\tMAC MAC data timeout.\n'
 b'[T][899]\tMAC Dispatching frame.\n'
 b'[T][905]\tMAC Find buffer.\n'
 b'[T][907]\tMAC Fill buffer.\n'
 b'[T][910]\tPHY FEC add MAC CRC.\n'
 b'[T][913]\tPHY Prepare header.\n'
 b'[T][915]\tPHY Calc CRC.\n'
 b'[T][918]\tPHY Dispatching frame to PHYH\n'
 b'[T][921]\tPHYH Dispatching frame.\n'
 b'[T][924]\tPHYH New data packet.\n'
 b'[T][1089]\tMAC Done sending.\n'
 b'[V][1092]\tMAC MAC data sent.\n'
 b'[D][1093]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
32
910
1089]\n'
 b'[V][1178]\tMAC MAC data timeout.\n'
 b'[T][1178]\tMAC Dispatching frame.\n'
 b'[T][1184]\tMAC Find buffer.\n'
 b'[T][1187]\tMAC Fill buffer.\n'
 b'[T][1189]\tPHY FEC add MAC CRC.\n'
 b'[T][1192]\tPHY Prepare header.\n'
 b'[T][1195]\tPHY Calc CRC.\n'
 b'[T][1198]\tPHY Dispatching frame to PHYH\n'
 b'[T][1201]\tPHYH Dispatching frame.\n'
 b'[T][1205]\tPHYH New data packet.\n'
 b'[T][1372]\tMAC Done sending.\n'
 b'[V][1375]\tMAC MAC data sent.\n'
 b'[D][1375]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
28
64
1189
1372]\n'
 b'[V][1461]\tMAC MAC data timeout.\n'
 b'[T][1461]\tMAC Dispatching frame.\n'
 b'[T][1467]\tMAC Find buffer.\n'
 b'[T][1470]\tMAC Fill buffer.\n'
 b'[T][1473]\tPHY FEC add MAC CRC.\n'
 b'[T][1476]\tPHY Prepare header.\n'
 b'[T][1478]\tPHY Calc CRC.\n'
 b'[T][1481]\tPHY Dispatching frame to PHYH\n'
 b'[T][1484]\tPHYH Dispatching frame.\n'
 b'[T][1488]\tPHYH New data packet.\n'
 b'[T][1721]\tMAC Done sending.\n'
 b'[V][1724]\tMAC MAC data sent.\n'
 b'[D][1725]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
94
128
1472
1721]\n'
 b'[V][1810]\tMAC MAC data timeout.\n'
 b'[T][1810]\tMAC Dispatching frame.\n'
 b'[T][1816]\tMAC Find buffer.\n'
 b'[T][1819]\tMAC Fill buffer.\n'
 b'[T][1821]\tPHY FEC add MAC CRC.\n'
 b'[T][1824]\tPHY Prepare header.\n'
 b'[T][1827]\tPHY Calc CRC.\n'
 b'[T][1830]\tPHY Dispatching frame to PHYH\n'
 b'[T][1833]\tPHYH Dispatching frame.\n'
 b'[T][1837]\tPHYH New data packet.\n'
 b'[T][2019]\tMAC Done sending.\n'
 b'[V][2022]\tMAC MAC data sent.\n'
 b'[D][2023]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
43
128
1821
2019]\n'
 b'[V][2108]\tMAC MAC data timeout.\n'
 b'[T][2108]\tMAC Dispatching frame.\n'
 b'[T][2114]\tMAC Find buffer.\n'
 b'[T][2117]\tMAC Fill buffer.\n'
 b'[T][2119]\tPHY FEC add MAC CRC.\n'
 b'[T][2122]\tPHY Prepare header.\n'
 b'[T][2125]\tPHY Calc CRC.\n'
 b'[T][2128]\tPHY Dispatching frame to PHYH\n'
 b'[T][2131]\tPHYH Dispatching frame.\n'
 b'[T][2135]\tPHYH New data packet.\n'
 b'[T][2374]\tMAC Done sending.\n'
 b'[V][2377]\tMAC MAC data sent.\n'
 b'[D][2378]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
100
128
2119
2374]\n'
 b'[V][2463]\tMAC MAC data timeout.\n'
 b'[D][2463]\tMAIN Frame done.\n'
 b'm[D]\n'][b'a[DC]\n'
 b'[I][724]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][725]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][824]\tRETRANS set to 5.\n'
 b'[V][825]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][925]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][925]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][1130]\tMAC Sending data.\n'
 b'[T][1133]\tMAC Preparing frame.\n'
 b'[T][1136]\tMAC Fill header.\n'
 b'[T][1139]\tMAC Copy payload.\n'
 b'[T][1142]\tMAC Dispatching frame.\n'
 b'[T][1145]\tMAC Find buffer.\n'
 b'[T][1147]\tMAC Fill buffer.\n'
 b'[T][1150]\tPHY FEC add MAC CRC.\n'
 b'[T][1153]\tPHY Prepare header.\n'
 b'[T][1156]\tPHY Calc CRC.\n'
 b'[T][1158]\tPHY Dispatching frame to PHYH\n'
 b'[T][1162]\tPHYH Dispatching frame.\n'
 b'[T][1165]\tPHYH New data packet.\n'
 b'[T][1168]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][1311]\tMAC Done sending.\n'
 b'[V][1314]\tMAC MAC data sent.\n'
 b'[D][1315]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
6
16
1150
1311]\n'
 b'[V][1400]\tMAC MAC data timeout.\n'
 b'[T][1400]\tMAC Dispatching frame.\n'
 b'[T][1406]\tMAC Find buffer.\n'
 b'[T][1409]\tMAC Fill buffer.\n'
 b'[T][1412]\tPHY FEC add MAC CRC.\n'
 b'[T][1415]\tPHY Prepare header.\n'
 b'[T][1417]\tPHY Calc CRC.\n'
 b'[T][1420]\tPHY Dispatching frame to PHYH\n'
 b'[T][1423]\tPHYH Dispatching frame.\n'
 b'[T][1427]\tPHYH New data packet.\n'
 b'[T][1578]\tMAC Done sending.\n'
 b'[V][1581]\tMAC MAC data sent.\n'
 b'[D][1582]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
12
32
1411
1578]\n'
 b'[V][1667]\tMAC MAC data timeout.\n'
 b'[T][1667]\tMAC Dispatching frame.\n'
 b'[T][1673]\tMAC Find buffer.\n'
 b'[T][1676]\tMAC Fill buffer.\n'
 b'[T][1679]\tPHY FEC add MAC CRC.\n'
 b'[T][1682]\tPHY Prepare header.\n'
 b'[T][1684]\tPHY Calc CRC.\n'
 b'[T][1687]\tPHY Dispatching frame to PHYH\n'
 b'[T][1690]\tPHYH Dispatching frame.\n'
 b'[T][1694]\tPHYH New data packet.\n'
 b'[T][1894]\tMAC Done sending.\n'
 b'[V][1897]\tMAC MAC data sent.\n'
 b'[D][1898]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
61
64
1678
1894]\n'
 b'[V][1983]\tMAC MAC data timeout.\n'
 b'[T][1983]\tMAC Dispatching frame.\n'
 b'[T][1989]\tMAC Find buffer.\n'
 b'[T][1992]\tMAC Fill buffer.\n'
 b'[T][1995]\tPHY FEC add MAC CRC.\n'
 b'[T][1998]\tPHY Prepare header.\n'
 b'[T][2000]\tPHY Calc CRC.\n'
 b'[T][2003]\tPHY Dispatching frame to PHYH\n'
 b'[T][2006]\tPHYH Dispatching frame.\n'
 b'[T][2010]\tPHYH New data packet.\n'
 b'[T][2232]\tMAC Done sending.\n'
 b'[V][2235]\tMAC MAC data sent.\n'
 b'[D][2236]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
83
128
1994
2232]\n'
 b'[V][2321]\tMAC MAC data timeout.\n'
 b'[T][2321]\tMAC Dispatching frame.\n'
 b'[T][2327]\tMAC Find buffer.\n'
 b'[T][2330]\tMAC Fill buffer.\n'
 b'[T][2333]\tPHY FEC add MAC CRC.\n'
 b'[T][2336]\tPHY Prepare header.\n'
 b'[T][2338]\tPHY Calc CRC.\n'
 b'[T][2341]\tPHY Dispatching frame to PHYH\n'
 b'[T][2344]\tPHYH Dispatching frame.\n'
 b'[T][2348]\tPHYH New data packet.\n'
 b'[T][2576]\tMAC Done sending.\n'
 b'[V][2579]\tMAC MAC data sent.\n'
 b'[D][2579]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
89
128
2332
2576]\n'
 b'[V][2665]\tMAC MAC data timeout.\n'
 b'[T][2665]\tMAC Dispatching frame.\n'
 b'[T][2671]\tMAC Find buffer.\n'
 b'[T][2674]\tMAC Fill buffer.\n'
 b'[T][2676]\tPHY FEC add MAC CRC.\n'
 b'[T][2679]\tPHY Prepare header.\n'
 b'[T][2682]\tPHY Calc CRC.\n'
 b'[T][2685]\tPHY Dispatching frame to PHYH\n'
 b'[T][2688]\tPHYH Dispatching frame.\n'
 b'[T][2692]\tPHYH New data packet.\n'
 b'[T][2948]\tMAC Done sending.\n'
 b'[V][2951]\tMAC MAC data sent.\n'
 b'[D][2951]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
117
128
2676
2948]\n'
 b'[V][3037]\tMAC MAC data timeout.\n'
 b'[D][3037]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3466]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][201]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][202]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][301]\tRETRANS set to 5.\n'
 b'[V][301]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][405]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][406]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][611]\tMAC Sending data.\n'
 b'[T][614]\tMAC Preparing frame.\n'
 b'[T][617]\tMAC Fill header.\n'
 b'[T][619]\tMAC Copy payload.\n'
 b'[T][622]\tMAC Dispatching frame.\n'
 b'[T][625]\tMAC Find buffer.\n'
 b'[T][627]\tMAC Fill buffer.\n'
 b'[T][630]\tPHY FEC add MAC CRC.\n'
 b'[T][632]\tPHY Prepare header.\n'
 b'[T][635]\tPHY Calc CRC.\n'
 b'[T][637]\tPHY Dispatching frame to PHYH\n'
 b'[T][641]\tPHYH Dispatching frame.\n'
 b'[T][644]\tPHYH New data packet.\n'
 b'[T][647]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][786]\tMAC Done sending.\n'
 b'[V][789]\tMAC MAC data sent.\n'
 b'[D][789]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
2
16
629
786]\n'
 b'[V][875]\tMAC MAC data timeout.\n'
 b'[T][875]\tMAC Dispatching frame.\n'
 b'[T][881]\tMAC Find buffer.\n'
 b'[T][883]\tMAC Fill buffer.\n'
 b'[T][886]\tPHY FEC add MAC CRC.\n'
 b'[T][889]\tPHY Prepare header.\n'
 b'[T][891]\tPHY Calc CRC.\n'
 b'[T][894]\tPHY Dispatching frame to PHYH\n'
 b'[T][897]\tPHYH Dispatching frame.\n'
 b'[T][900]\tPHYH New data packet.\n'
 b'[T][1045]\tMAC Done sending.\n'
 b'[V][1048]\tMAC MAC data sent.\n'
 b'[D][1049]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
5
32
886
1045]\n'
 b'[V][1134]\tMAC MAC data timeout.\n'
 b'[T][1134]\tMAC Dispatching frame.\n'
 b'[T][1140]\tMAC Find buffer.\n'
 b'[T][1143]\tMAC Fill buffer.\n'
 b'[T][1145]\tPHY FEC add MAC CRC.\n'
 b'[T][1148]\tPHY Prepare header.\n'
 b'[T][1151]\tPHY Calc CRC.\n'
 b'[T][1154]\tPHY Dispatching frame to PHYH\n'
 b'[T][1157]\tPHYH Dispatching frame.\n'
 b'[T][1161]\tPHYH New data packet.\n'
 b'[T][1311]\tMAC Done sending.\n'
 b'[V][1314]\tMAC MAC data sent.\n'
 b'[D][1315]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
11
64
1145
1311]\n'
 b'[V][1400]\tMAC MAC data timeout.\n'
 b'[T][1400]\tMAC Dispatching frame.\n'
 b'[T][1406]\tMAC Find buffer.\n'
 b'[T][1409]\tMAC Fill buffer.\n'
 b'[T][1412]\tPHY FEC add MAC CRC.\n'
 b'[T][1415]\tPHY Prepare header.\n'
 b'[T][1417]\tPHY Calc CRC.\n'
 b'[T][1420]\tPHY Dispatching frame to PHYH\n'
 b'[T][1423]\tPHYH Dispatching frame.\n'
 b'[T][1427]\tPHYH New data packet.\n'
 b'[T][1637]\tMAC Done sending.\n'
 b'[V][1640]\tMAC MAC data sent.\n'
 b'[D][1641]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
71
128
1411
1637]\n'
 b'[V][1726]\tMAC MAC data timeout.\n'
 b'[T][1726]\tMAC Dispatching frame.\n'
 b'[T][1732]\tMAC Find buffer.\n'
 b'[T][1735]\tMAC Fill buffer.\n'
 b'[T][1738]\tPHY FEC add MAC CRC.\n'
 b'[T][1741]\tPHY Prepare header.\n'
 b'[T][1743]\tPHY Calc CRC.\n'
 b'[T][1746]\tPHY Dispatching frame to PHYH\n'
 b'[T][1749]\tPHYH Dispatching frame.\n'
 b'[T][1753]\tPHYH New data packet.\n'
 b'[T][1966]\tMAC Done sending.\n'
 b'[V][1969]\tMAC MAC data sent.\n'
 b'[D][1970]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
74
128
1737
1966]\n'
 b'[V][2055]\tMAC MAC data timeout.\n'
 b'[T][2055]\tMAC Dispatching frame.\n'
 b'[T][2061]\tMAC Find buffer.\n'
 b'[T][2064]\tMAC Fill buffer.\n'
 b'[T][2067]\tPHY FEC add MAC CRC.\n'
 b'[T][2069]\tPHY Prepare header.\n'
 b'[T][2072]\tPHY Calc CRC.\n'
 b'[T][2075]\tPHY Dispatching frame to PHYH\n'
 b'[T][2078]\tPHYH Dispatching frame.\n'
 b'[T][2082]\tPHYH New data packet.\n'
 b'[T][2338]\tMAC Done sending.\n'
 b'[V][2341]\tMAC MAC data sent.\n'
 b'[D][2342]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
117
128
2066
2338]\n'
 b'[V][2427]\tMAC MAC data timeout.\n'
 b'[D][2427]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3435]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][213]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][422]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][422]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][628]\tMAC Sending data.\n'
 b'[T][630]\tMAC Preparing frame.\n'
 b'[T][633]\tMAC Fill header.\n'
 b'[T][636]\tMAC Copy payload.\n'
 b'[T][638]\tMAC Dispatching frame.\n'
 b'[T][641]\tMAC Find buffer.\n'
 b'[T][644]\tMAC Fill buffer.\n'
 b'[T][646]\tPHY FEC add MAC CRC.\n'
 b'[T][649]\tPHY Prepare header.\n'
 b'[T][652]\tPHY Calc CRC.\n'
 b'[T][654]\tPHY Dispatching frame to PHYH\n'
 b'[T][658]\tPHYH Dispatching frame.\n'
 b'[T][661]\tPHYH New data packet.\n'
 b'[T][664]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][811]\tMAC Done sending.\n'
 b'[V][814]\tMAC MAC data sent.\n'
 b'[D][814]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
10
16
646
811]\n'
 b'[V][900]\tMAC MAC data timeout.\n'
 b'[T][900]\tMAC Dispatching frame.\n'
 b'[T][906]\tMAC Find buffer.\n'
 b'[T][908]\tMAC Fill buffer.\n'
 b'[T][911]\tPHY FEC add MAC CRC.\n'
 b'[T][913]\tPHY Prepare header.\n'
 b'[T][916]\tPHY Calc CRC.\n'
 b'[T][919]\tPHY Dispatching frame to PHYH\n'
 b'[T][922]\tPHYH Dispatching frame.\n'
 b'[T][925]\tPHYH New data packet.\n'
 b'[T][1086]\tMAC Done sending.\n'
 b'[V][1089]\tMAC MAC data sent.\n'
 b'[D][1090]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
21
32
911
1086]\n'
 b'[V][1175]\tMAC MAC data timeout.\n'
 b'[T][1175]\tMAC Dispatching frame.\n'
 b'[T][1181]\tMAC Find buffer.\n'
 b'[T][1184]\tMAC Fill buffer.\n'
 b'[T][1187]\tPHY FEC add MAC CRC.\n'
 b'[T][1190]\tPHY Prepare header.\n'
 b'[T][1192]\tPHY Calc CRC.\n'
 b'[T][1195]\tPHY Dispatching frame to PHYH\n'
 b'[T][1198]\tPHYH Dispatching frame.\n'
 b'[T][1202]\tPHYH New data packet.\n'
 b'[T][1388]\tMAC Done sending.\n'
 b'[V][1391]\tMAC MAC data sent.\n'
 b'[D][1392]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
47
64
1186
1388]\n'
 b'[V][1477]\tMAC MAC data timeout.\n'
 b'[T][1477]\tMAC Dispatching frame.\n'
 b'[T][1483]\tMAC Find buffer.\n'
 b'[T][1486]\tMAC Fill buffer.\n'
 b'[T][1489]\tPHY FEC add MAC CRC.\n'
 b'[T][1492]\tPHY Prepare header.\n'
 b'[T][1494]\tPHY Calc CRC.\n'
 b'[T][1497]\tPHY Dispatching frame to PHYH\n'
 b'[T][1500]\tPHYH Dispatching frame.\n'
 b'[T][1504]\tPHYH New data packet.\n'
 b'[T][1769]\tMAC Done sending.\n'
 b'[V][1772]\tMAC MAC data sent.\n'
 b'[D][1773]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
126
128
1488
1769]\n'
 b'[V][1858]\tMAC MAC data timeout.\n'
 b'[T][1858]\tMAC Dispatching frame.\n'
 b'[T][1864]\tMAC Find buffer.\n'
 b'[T][1867]\tMAC Fill buffer.\n'
 b'[T][1869]\tPHY FEC add MAC CRC.\n'
 b'[T][1872]\tPHY Prepare header.\n'
 b'[T][1875]\tPHY Calc CRC.\n'
 b'[T][1878]\tPHY Dispatching frame to PHYH\n'
 b'[T][1881]\tPHYH Dispatching frame.\n'
 b'[T][1885]\tPHYH New data packet.\n'
 b'[T][2072]\tMAC Done sending.\n'
 b'[V][2075]\tMAC MAC data sent.\n'
 b'[D][2076]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
48
128
1869
2072]\n'
 b'[V][2161]\tMAC MAC data timeout.\n'
 b'[T][2161]\tMAC Dispatching frame.\n'
 b'[T][2167]\tMAC Find buffer.\n'
 b'[T][2170]\tMAC Fill buffer.\n'
 b'[T][2172]\tPHY FEC add MAC CRC.\n'
 b'[T][2175]\tPHY Prepare header.\n'
 b'[T][2178]\tPHY Calc CRC.\n'
 b'[T][2181]\tPHY Dispatching frame to PHYH\n'
 b'[T][2184]\tPHYH Dispatching frame.\n'
 b'[T][2188]\tPHYH New data packet.\n'
 b'[T][2345]\tMAC Done sending.\n'
 b'[V][2348]\tMAC MAC data sent.\n'
 b'[D][2349]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
18
128
2172
2345]\n'
 b'[V][2434]\tMAC MAC data timeout.\n'
 b'[D][2434]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3441]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][201]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][202]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][305]\tRETRANS set to 5.\n'
 b'[V][306]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][406]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][406]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][609]\tMAC Sending data.\n'
 b'[T][612]\tMAC Preparing frame.\n'
 b'[T][614]\tMAC Fill header.\n'
 b'[T][617]\tMAC Copy payload.\n'
 b'[T][619]\tMAC Dispatching frame.\n'
 b'[T][622]\tMAC Find buffer.\n'
 b'[T][625]\tMAC Fill buffer.\n'
 b'[T][627]\tPHY FEC add MAC CRC.\n'
 b'[T][630]\tPHY Prepare header.\n'
 b'[T][633]\tPHY Calc CRC.\n'
 b'[T][635]\tPHY Dispatching frame to PHYH\n'
 b'[T][639]\tPHYH Dispatching frame.\n'
 b'[T][642]\tPHYH New data packet.\n'
 b'[T][645]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][786]\tMAC Done sending.\n'
 b'[V][789]\tMAC MAC data sent.\n'
 b'[D][789]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
4
16
627
786]\n'
 b'[V][875]\tMAC MAC data timeout.\n'
 b'[T][875]\tMAC Dispatching frame.\n'
 b'[T][881]\tMAC Find buffer.\n'
 b'[T][883]\tMAC Fill buffer.\n'
 b'[T][886]\tPHY FEC add MAC CRC.\n'
 b'[T][889]\tPHY Prepare header.\n'
 b'[T][891]\tPHY Calc CRC.\n'
 b'[T][894]\tPHY Dispatching frame to PHYH\n'
 b'[T][897]\tPHYH Dispatching frame.\n'
 b'[T][900]\tPHYH New data packet.\n'
 b'[T][1050]\tMAC Done sending.\n'
 b'[V][1053]\tMAC MAC data sent.\n'
 b'[D][1054]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
10
32
886
1050]\n'
 b'[V][1139]\tMAC MAC data timeout.\n'
 b'[T][1139]\tMAC Dispatching frame.\n'
 b'[T][1145]\tMAC Find buffer.\n'
 b'[T][1148]\tMAC Fill buffer.\n'
 b'[T][1150]\tPHY FEC add MAC CRC.\n'
 b'[T][1153]\tPHY Prepare header.\n'
 b'[T][1156]\tPHY Calc CRC.\n'
 b'[T][1159]\tPHY Dispatching frame to PHYH\n'
 b'[T][1162]\tPHYH Dispatching frame.\n'
 b'[T][1166]\tPHYH New data packet.\n'
 b'[T][1311]\tMAC Done sending.\n'
 b'[V][1314]\tMAC MAC data sent.\n'
 b'[D][1315]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
6
64
1150
1311]\n'
 b'[V][1400]\tMAC MAC data timeout.\n'
 b'[T][1400]\tMAC Dispatching frame.\n'
 b'[T][1406]\tMAC Find buffer.\n'
 b'[T][1409]\tMAC Fill buffer.\n'
 b'[T][1412]\tPHY FEC add MAC CRC.\n'
 b'[T][1415]\tPHY Prepare header.\n'
 b'[T][1417]\tPHY Calc CRC.\n'
 b'[T][1420]\tPHY Dispatching frame to PHYH\n'
 b'[T][1423]\tPHYH Dispatching frame.\n'
 b'[T][1427]\tPHYH New data packet.\n'
 b'[T][1657]\tMAC Done sending.\n'
 b'[V][1660]\tMAC MAC data sent.\n'
 b'[D][1661]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
91
128
1412
1657]\n'
 b'[V][1746]\tMAC MAC data timeout.\n'
 b'[T][1746]\tMAC Dispatching frame.\n'
 b'[T][1752]\tMAC Find buffer.\n'
 b'[T][1755]\tMAC Fill buffer.\n'
 b'[T][1757]\tPHY FEC add MAC CRC.\n'
 b'[T][1760]\tPHY Prepare header.\n'
 b'[T][1763]\tPHY Calc CRC.\n'
 b'[T][1766]\tPHY Dispatching frame to PHYH\n'
 b'[T][1769]\tPHYH Dispatching frame.\n'
 b'[T][1773]\tPHYH New data packet.\n'
 b'[T][1976]\tMAC Done sending.\n'
 b'[V][1979]\tMAC MAC data sent.\n'
 b'[D][1980]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
64
128
1757
1976]\n'
 b'[V][2065]\tMAC MAC data timeout.\n'
 b'[T][2065]\tMAC Dispatching frame.\n'
 b'[T][2071]\tMAC Find buffer.\n'
 b'[T][2074]\tMAC Fill buffer.\n'
 b'[T][2077]\tPHY FEC add MAC CRC.\n'
 b'[T][2079]\tPHY Prepare header.\n'
 b'[T][2082]\tPHY Calc CRC.\n'
 b'[T][2085]\tPHY Dispatching frame to PHYH\n'
 b'[T][2088]\tPHYH Dispatching frame.\n'
 b'[T][2092]\tPHYH New data packet.\n'
 b'[T][2242]\tMAC Done sending.\n'
 b'[V][2245]\tMAC MAC data sent.\n'
 b'[D][2246]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
11
128
2076
2242]\n'
 b'[V][2331]\tMAC MAC data timeout.\n'
 b'[D][2331]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3336]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][205]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][205]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][309]\tRETRANS set to 5.\n'
 b'[V][310]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][413]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][414]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][617]\tMAC Sending data.\n'
 b'[T][620]\tMAC Preparing frame.\n'
 b'[T][623]\tMAC Fill header.\n'
 b'[T][625]\tMAC Copy payload.\n'
 b'[T][628]\tMAC Dispatching frame.\n'
 b'[T][631]\tMAC Find buffer.\n'
 b'[T][633]\tMAC Fill buffer.\n'
 b'[T][636]\tPHY FEC add MAC CRC.\n'
 b'[T][639]\tPHY Prepare header.\n'
 b'[T][641]\tPHY Calc CRC.\n'
 b'[T][644]\tPHY Dispatching frame to PHYH\n'
 b'[T][647]\tPHYH Dispatching frame.\n'
 b'[T][650]\tPHYH New data packet.\n'
 b'[T][653]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][801]\tMAC Done sending.\n'
 b'[V][804]\tMAC MAC data sent.\n'
 b'[D][804]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
11
16
636
801]\n'
 b'[V][890]\tMAC MAC data timeout.\n'
 b'[T][890]\tMAC Dispatching frame.\n'
 b'[T][896]\tMAC Find buffer.\n'
 b'[T][898]\tMAC Fill buffer.\n'
 b'[T][901]\tPHY FEC add MAC CRC.\n'
 b'[T][904]\tPHY Prepare header.\n'
 b'[T][906]\tPHY Calc CRC.\n'
 b'[T][909]\tPHY Dispatching frame to PHYH\n'
 b'[T][912]\tPHYH Dispatching frame.\n'
 b'[T][915]\tPHYH New data packet.\n'
 b'[T][1067]\tMAC Done sending.\n'
 b'[V][1070]\tMAC MAC data sent.\n'
 b'[D][1071]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
12
32
901
1067]\n'
 b'[V][1156]\tMAC MAC data timeout.\n'
 b'[T][1156]\tMAC Dispatching frame.\n'
 b'[T][1162]\tMAC Find buffer.\n'
 b'[T][1165]\tMAC Fill buffer.\n'
 b'[T][1168]\tPHY FEC add MAC CRC.\n'
 b'[T][1171]\tPHY Prepare header.\n'
 b'[T][1173]\tPHY Calc CRC.\n'
 b'[T][1176]\tPHY Dispatching frame to PHYH\n'
 b'[T][1179]\tPHYH Dispatching frame.\n'
 b'[T][1183]\tPHYH New data packet.\n'
 b'[T][1346]\tMAC Done sending.\n'
 b'[V][1349]\tMAC MAC data sent.\n'
 b'[D][1350]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
24
64
1167
1346]\n'
 b'[V][1435]\tMAC MAC data timeout.\n'
 b'[T][1435]\tMAC Dispatching frame.\n'
 b'[T][1441]\tMAC Find buffer.\n'
 b'[T][1444]\tMAC Fill buffer.\n'
 b'[T][1446]\tPHY FEC add MAC CRC.\n'
 b'[T][1449]\tPHY Prepare header.\n'
 b'[T][1452]\tPHY Calc CRC.\n'
 b'[T][1455]\tPHY Dispatching frame to PHYH\n'
 b'[T][1458]\tPHYH Dispatching frame.\n'
 b'[T][1462]\tPHYH New data packet.\n'
 b'[T][1627]\tMAC Done sending.\n'
 b'[V][1630]\tMAC MAC data sent.\n'
 b'[D][1631]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
26
128
1446
1627]\n'
 b'[V][1716]\tMAC MAC data timeout.\n'
 b'[T][1716]\tMAC Dispatching frame.\n'
 b'[T][1722]\tMAC Find buffer.\n'
 b'[T][1725]\tMAC Fill buffer.\n'
 b'[T][1728]\tPHY FEC add MAC CRC.\n'
 b'[T][1731]\tPHY Prepare header.\n'
 b'[T][1733]\tPHY Calc CRC.\n'
 b'[T][1736]\tPHY Dispatching frame to PHYH\n'
 b'[T][1739]\tPHYH Dispatching frame.\n'
 b'[T][1743]\tPHYH New data packet.\n'
 b'[T][1944]\tMAC Done sending.\n'
 b'[V][1947]\tMAC MAC data sent.\n'
 b'[D][1948]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
62
128
1727
1944]\n'
 b'[V][2033]\tMAC MAC data timeout.\n'
 b'[T][2033]\tMAC Dispatching frame.\n'
 b'[T][2039]\tMAC Find buffer.\n'
 b'[T][2042]\tMAC Fill buffer.\n'
 b'[T][2045]\tPHY FEC add MAC CRC.\n'
 b'[T][2048]\tPHY Prepare header.\n'
 b'[T][2050]\tPHY Calc CRC.\n'
 b'[T][2053]\tPHY Dispatching frame to PHYH\n'
 b'[T][2056]\tPHYH Dispatching frame.\n'
 b'[T][2060]\tPHYH New data packet.\n'
 b'[T][2316]\tMAC Done sending.\n'
 b'[V][2319]\tMAC MAC data sent.\n'
 b'[D][2320]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
117
128
2044
2316]\n'
 b'[V][2405]\tMAC MAC data timeout.\n'
 b'[D][2405]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3409]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][213]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][418]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][625]\tMAC Sending data.\n'
 b'[T][628]\tMAC Preparing frame.\n'
 b'[T][630]\tMAC Fill header.\n'
 b'[T][633]\tMAC Copy payload.\n'
 b'[T][635]\tMAC Dispatching frame.\n'
 b'[T][638]\tMAC Find buffer.\n'
 b'[T][641]\tMAC Fill buffer.\n'
 b'[T][643]\tPHY FEC add MAC CRC.\n'
 b'[T][646]\tPHY Prepare header.\n'
 b'[T][649]\tPHY Calc CRC.\n'
 b'[T][651]\tPHY Dispatching frame to PHYH\n'
 b'[T][655]\tPHYH Dispatching frame.\n'
 b'[T][658]\tPHYH New data packet.\n'
 b'[T][661]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][804]\tMAC Done sending.\n'
 b'[V][807]\tMAC MAC data sent.\n'
 b'[D][807]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
6
16
643
804]\n'
 b'[V][893]\tMAC MAC data timeout.\n'
 b'[T][893]\tMAC Dispatching frame.\n'
 b'[T][899]\tMAC Find buffer.\n'
 b'[T][901]\tMAC Fill buffer.\n'
 b'[T][904]\tPHY FEC add MAC CRC.\n'
 b'[T][907]\tPHY Prepare header.\n'
 b'[T][909]\tPHY Calc CRC.\n'
 b'[T][912]\tPHY Dispatching frame to PHYH\n'
 b'[T][915]\tPHYH Dispatching frame.\n'
 b'[T][918]\tPHYH New data packet.\n'
 b'[T][1078]\tMAC Done sending.\n'
 b'[V][1081]\tMAC MAC data sent.\n'
 b'[D][1081]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
20
32
904
1078]\n'
 b'[V][1167]\tMAC MAC data timeout.\n'
 b'[T][1167]\tMAC Dispatching frame.\n'
 b'[T][1173]\tMAC Find buffer.\n'
 b'[T][1176]\tMAC Fill buffer.\n'
 b'[T][1179]\tPHY FEC add MAC CRC.\n'
 b'[T][1182]\tPHY Prepare header.\n'
 b'[T][1184]\tPHY Calc CRC.\n'
 b'[T][1187]\tPHY Dispatching frame to PHYH\n'
 b'[T][1190]\tPHYH Dispatching frame.\n'
 b'[T][1194]\tPHYH New data packet.\n'
 b'[T][1360]\tMAC Done sending.\n'
 b'[V][1363]\tMAC MAC data sent.\n'
 b'[D][1364]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
27
64
1178
1360]\n'
 b'[V][1449]\tMAC MAC data timeout.\n'
 b'[T][1449]\tMAC Dispatching frame.\n'
 b'[T][1455]\tMAC Find buffer.\n'
 b'[T][1458]\tMAC Fill buffer.\n'
 b'[T][1460]\tPHY FEC add MAC CRC.\n'
 b'[T][1463]\tPHY Prepare header.\n'
 b'[T][1466]\tPHY Calc CRC.\n'
 b'[T][1469]\tPHY Dispatching frame to PHYH\n'
 b'[T][1472]\tPHYH Dispatching frame.\n'
 b'[T][1476]\tPHYH New data packet.\n'
 b'[T][1665]\tMAC Done sending.\n'
 b'[V][1668]\tMAC MAC data sent.\n'
 b'[D][1669]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
50
128
1460
1665]\n'
 b'[V][1754]\tMAC MAC data timeout.\n'
 b'[T][1754]\tMAC Dispatching frame.\n'
 b'[T][1760]\tMAC Find buffer.\n'
 b'[T][1763]\tMAC Fill buffer.\n'
 b'[T][1766]\tPHY FEC add MAC CRC.\n'
 b'[T][1768]\tPHY Prepare header.\n'
 b'[T][1771]\tPHY Calc CRC.\n'
 b'[T][1774]\tPHY Dispatching frame to PHYH\n'
 b'[T][1777]\tPHYH Dispatching frame.\n'
 b'[T][1781]\tPHYH New data packet.\n'
 b'[T][2039]\tMAC Done sending.\n'
 b'[V][2042]\tMAC MAC data sent.\n'
 b'[D][2043]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
119
128
1765
2039]\n'
 b'[V][2128]\tMAC MAC data timeout.\n'
 b'[T][2128]\tMAC Dispatching frame.\n'
 b'[T][2134]\tMAC Find buffer.\n'
 b'[T][2137]\tMAC Fill buffer.\n'
 b'[T][2140]\tPHY FEC add MAC CRC.\n'
 b'[T][2143]\tPHY Prepare header.\n'
 b'[T][2145]\tPHY Calc CRC.\n'
 b'[T][2148]\tPHY Dispatching frame to PHYH\n'
 b'[T][2151]\tPHYH Dispatching frame.\n'
 b'[T][2155]\tPHYH New data packet.\n'
 b'[T][2325]\tMAC Done sending.\n'
 b'[V][2328]\tMAC MAC data sent.\n'
 b'[D][2329]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
31
128
2139
2325]\n'
 b'[V][2414]\tMAC MAC data timeout.\n'
 b'[D][2414]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3421]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][211]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][315]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][414]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][415]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][621]\tMAC Sending data.\n'
 b'[T][624]\tMAC Preparing frame.\n'
 b'[T][627]\tMAC Fill header.\n'
 b'[T][629]\tMAC Copy payload.\n'
 b'[T][632]\tMAC Dispatching frame.\n'
 b'[T][635]\tMAC Find buffer.\n'
 b'[T][637]\tMAC Fill buffer.\n'
 b'[T][640]\tPHY FEC add MAC CRC.\n'
 b'[T][642]\tPHY Prepare header.\n'
 b'[T][645]\tPHY Calc CRC.\n'
 b'[T][648]\tPHY Dispatching frame to PHYH\n'
 b'[T][651]\tPHYH Dispatching frame.\n'
 b'[T][654]\tPHYH New data packet.\n'
 b'[T][657]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][796]\tMAC Done sending.\n'
 b'[V][799]\tMAC MAC data sent.\n'
 b'[D][799]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
2
16
640
796]\n'
 b'[V][885]\tMAC MAC data timeout.\n'
 b'[T][885]\tMAC Dispatching frame.\n'
 b'[T][891]\tMAC Find buffer.\n'
 b'[T][893]\tMAC Fill buffer.\n'
 b'[T][896]\tPHY FEC add MAC CRC.\n'
 b'[T][899]\tPHY Prepare header.\n'
 b'[T][901]\tPHY Calc CRC.\n'
 b'[T][904]\tPHY Dispatching frame to PHYH\n'
 b'[T][907]\tPHYH Dispatching frame.\n'
 b'[T][910]\tPHYH New data packet.\n'
 b'[T][1063]\tMAC Done sending.\n'
 b'[V][1066]\tMAC MAC data sent.\n'
 b'[D][1067]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
13
32
896
1063]\n'
 b'[V][1152]\tMAC MAC data timeout.\n'
 b'[T][1152]\tMAC Dispatching frame.\n'
 b'[T][1158]\tMAC Find buffer.\n'
 b'[T][1161]\tMAC Fill buffer.\n'
 b'[T][1163]\tPHY FEC add MAC CRC.\n'
 b'[T][1166]\tPHY Prepare header.\n'
 b'[T][1169]\tPHY Calc CRC.\n'
 b'[T][1172]\tPHY Dispatching frame to PHYH\n'
 b'[T][1175]\tPHYH Dispatching frame.\n'
 b'[T][1179]\tPHYH New data packet.\n'
 b'[T][1375]\tMAC Done sending.\n'
 b'[V][1378]\tMAC MAC data sent.\n'
 b'[D][1379]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
57
64
1163
1375]\n'
 b'[V][1464]\tMAC MAC data timeout.\n'
 b'[T][1464]\tMAC Dispatching frame.\n'
 b'[T][1470]\tMAC Find buffer.\n'
 b'[T][1473]\tMAC Fill buffer.\n'
 b'[T][1475]\tPHY FEC add MAC CRC.\n'
 b'[T][1478]\tPHY Prepare header.\n'
 b'[T][1481]\tPHY Calc CRC.\n'
 b'[T][1484]\tPHY Dispatching frame to PHYH\n'
 b'[T][1487]\tPHYH Dispatching frame.\n'
 b'[T][1491]\tPHYH New data packet.\n'
 b'[T][1665]\tMAC Done sending.\n'
 b'[V][1668]\tMAC MAC data sent.\n'
 b'[D][1669]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
35
128
1475
1665]\n'
 b'[V][1754]\tMAC MAC data timeout.\n'
 b'[T][1754]\tMAC Dispatching frame.\n'
 b'[T][1760]\tMAC Find buffer.\n'
 b'[T][1763]\tMAC Fill buffer.\n'
 b'[T][1766]\tPHY FEC add MAC CRC.\n'
 b'[T][1769]\tPHY Prepare header.\n'
 b'[T][1771]\tPHY Calc CRC.\n'
 b'[T][1774]\tPHY Dispatching frame to PHYH\n'
 b'[T][1777]\tPHYH Dispatching frame.\n'
 b'[T][1781]\tPHYH New data packet.\n'
 b'[T][2017]\tMAC Done sending.\n'
 b'[V][2020]\tMAC MAC data sent.\n'
 b'[D][2021]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
97
128
1765
2017]\n'
 b'[V][2106]\tMAC MAC data timeout.\n'
 b'[T][2106]\tMAC Dispatching frame.\n'
 b'[T][2112]\tMAC Find buffer.\n'
 b'[T][2115]\tMAC Fill buffer.\n'
 b'[T][2117]\tPHY FEC add MAC CRC.\n'
 b'[T][2120]\tPHY Prepare header.\n'
 b'[T][2123]\tPHY Calc CRC.\n'
 b'[T][2126]\tPHY Dispatching frame to PHYH\n'
 b'[T][2129]\tPHYH Dispatching frame.\n'
 b'[T][2133]\tPHYH New data packet.\n'
 b'[T][2379]\tMAC Done sending.\n'
 b'[V][2382]\tMAC MAC data sent.\n'
 b'[D][2383]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
107
128
2117
2379]\n'
 b'[V][2468]\tMAC MAC data timeout.\n'
 b'[D][2468]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3471]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][208]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][208]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][312]\tRETRANS set to 5.\n'
 b'[V][312]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][416]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][619]\tMAC Sending data.\n'
 b'[T][622]\tMAC Preparing frame.\n'
 b'[T][625]\tMAC Fill header.\n'
 b'[T][627]\tMAC Copy payload.\n'
 b'[T][630]\tMAC Dispatching frame.\n'
 b'[T][633]\tMAC Find buffer.\n'
 b'[T][635]\tMAC Fill buffer.\n'
 b'[T][638]\tPHY FEC add MAC CRC.\n'
 b'[T][640]\tPHY Prepare header.\n'
 b'[T][643]\tPHY Calc CRC.\n'
 b'[T][646]\tPHY Dispatching frame to PHYH\n'
 b'[T][649]\tPHYH Dispatching frame.\n'
 b'[T][652]\tPHYH New data packet.\n'
 b'[T][655]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][803]\tMAC Done sending.\n'
 b'[V][806]\tMAC MAC data sent.\n'
 b'[D][806]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
11
16
638
803]\n'
 b'[V][892]\tMAC MAC data timeout.\n'
 b'[T][892]\tMAC Dispatching frame.\n'
 b'[T][898]\tMAC Find buffer.\n'
 b'[T][900]\tMAC Fill buffer.\n'
 b'[T][903]\tPHY FEC add MAC CRC.\n'
 b'[T][906]\tPHY Prepare header.\n'
 b'[T][908]\tPHY Calc CRC.\n'
 b'[T][911]\tPHY Dispatching frame to PHYH\n'
 b'[T][914]\tPHYH Dispatching frame.\n'
 b'[T][917]\tPHYH New data packet.\n'
 b'[T][1077]\tMAC Done sending.\n'
 b'[V][1080]\tMAC MAC data sent.\n'
 b'[D][1081]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
20
32
903
1077]\n'
 b'[V][1166]\tMAC MAC data timeout.\n'
 b'[T][1166]\tMAC Dispatching frame.\n'
 b'[T][1172]\tMAC Find buffer.\n'
 b'[T][1175]\tMAC Fill buffer.\n'
 b'[T][1178]\tPHY FEC add MAC CRC.\n'
 b'[T][1181]\tPHY Prepare header.\n'
 b'[T][1183]\tPHY Calc CRC.\n'
 b'[T][1186]\tPHY Dispatching frame to PHYH\n'
 b'[T][1189]\tPHYH Dispatching frame.\n'
 b'[T][1193]\tPHYH New data packet.\n'
 b'[T][1394]\tMAC Done sending.\n'
 b'[V][1397]\tMAC MAC data sent.\n'
 b'[D][1398]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
62
64
1177
1394]\n'
 b'[V][1483]\tMAC MAC data timeout.\n'
 b'[T][1483]\tMAC Dispatching frame.\n'
 b'[T][1489]\tMAC Find buffer.\n'
 b'[T][1492]\tMAC Fill buffer.\n'
 b'[T][1494]\tPHY FEC add MAC CRC.\n'
 b'[T][1497]\tPHY Prepare header.\n'
 b'[T][1500]\tPHY Calc CRC.\n'
 b'[T][1503]\tPHY Dispatching frame to PHYH\n'
 b'[T][1506]\tPHYH Dispatching frame.\n'
 b'[T][1510]\tPHYH New data packet.\n'
 b'[T][1772]\tMAC Done sending.\n'
 b'[V][1775]\tMAC MAC data sent.\n'
 b'[D][1776]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
123
128
1494
1772]\n'
 b'[V][1861]\tMAC MAC data timeout.\n'
 b'[T][1861]\tMAC Dispatching frame.\n'
 b'[T][1867]\tMAC Find buffer.\n'
 b'[T][1870]\tMAC Fill buffer.\n'
 b'[T][1873]\tPHY FEC add MAC CRC.\n'
 b'[T][1876]\tPHY Prepare header.\n'
 b'[T][1878]\tPHY Calc CRC.\n'
 b'[T][1881]\tPHY Dispatching frame to PHYH\n'
 b'[T][1884]\tPHYH Dispatching frame.\n'
 b'[T][1888]\tPHYH New data packet.\n'
 b'[T][2043]\tMAC Done sending.\n'
 b'[V][2046]\tMAC MAC data sent.\n'
 b'[D][2046]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
16
128
1873
2043]\n'
 b'[V][2132]\tMAC MAC data timeout.\n'
 b'[T][2132]\tMAC Dispatching frame.\n'
 b'[T][2138]\tMAC Find buffer.\n'
 b'[T][2141]\tMAC Fill buffer.\n'
 b'[T][2143]\tPHY FEC add MAC CRC.\n'
 b'[T][2146]\tPHY Prepare header.\n'
 b'[T][2149]\tPHY Calc CRC.\n'
 b'[T][2152]\tPHY Dispatching frame to PHYH\n'
 b'[T][2155]\tPHYH Dispatching frame.\n'
 b'[T][2159]\tPHYH New data packet.\n'
 b'[T][2329]\tMAC Done sending.\n'
 b'[V][2332]\tMAC MAC data sent.\n'
 b'[D][2333]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
31
128
2143
2329]\n'
 b'[V][2418]\tMAC MAC data timeout.\n'
 b'[D][2418]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3424]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][211]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][316]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][420]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][628]\tMAC Sending data.\n'
 b'[T][630]\tMAC Preparing frame.\n'
 b'[T][633]\tMAC Fill header.\n'
 b'[T][636]\tMAC Copy payload.\n'
 b'[T][638]\tMAC Dispatching frame.\n'
 b'[T][641]\tMAC Find buffer.\n'
 b'[T][644]\tMAC Fill buffer.\n'
 b'[T][646]\tPHY FEC add MAC CRC.\n'
 b'[T][649]\tPHY Prepare header.\n'
 b'[T][652]\tPHY Calc CRC.\n'
 b'[T][654]\tPHY Dispatching frame to PHYH\n'
 b'[T][658]\tPHYH Dispatching frame.\n'
 b'[T][661]\tPHYH New data packet.\n'
 b'[T][664]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][811]\tMAC Done sending.\n'
 b'[V][814]\tMAC MAC data sent.\n'
 b'[D][814]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
10
16
646
811]\n'
 b'[V][900]\tMAC MAC data timeout.\n'
 b'[T][900]\tMAC Dispatching frame.\n'
 b'[T][906]\tMAC Find buffer.\n'
 b'[T][908]\tMAC Fill buffer.\n'
 b'[T][911]\tPHY FEC add MAC CRC.\n'
 b'[T][914]\tPHY Prepare header.\n'
 b'[T][916]\tPHY Calc CRC.\n'
 b'[T][919]\tPHY Dispatching frame to PHYH\n'
 b'[T][922]\tPHYH Dispatching frame.\n'
 b'[T][925]\tPHYH New data packet.\n'
 b'[T][1082]\tMAC Done sending.\n'
 b'[V][1085]\tMAC MAC data sent.\n'
 b'[D][1086]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
17
32
911
1082]\n'
 b'[V][1171]\tMAC MAC data timeout.\n'
 b'[T][1171]\tMAC Dispatching frame.\n'
 b'[T][1177]\tMAC Find buffer.\n'
 b'[T][1180]\tMAC Fill buffer.\n'
 b'[T][1182]\tPHY FEC add MAC CRC.\n'
 b'[T][1185]\tPHY Prepare header.\n'
 b'[T][1188]\tPHY Calc CRC.\n'
 b'[T][1191]\tPHY Dispatching frame to PHYH\n'
 b'[T][1194]\tPHYH Dispatching frame.\n'
 b'[T][1198]\tPHYH New data packet.\n'
 b'[T][1391]\tMAC Done sending.\n'
 b'[V][1394]\tMAC MAC data sent.\n'
 b'[D][1395]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
54
64
1182
1391]\n'
 b'[V][1480]\tMAC MAC data timeout.\n'
 b'[T][1480]\tMAC Dispatching frame.\n'
 b'[T][1486]\tMAC Find buffer.\n'
 b'[T][1489]\tMAC Fill buffer.\n'
 b'[T][1491]\tPHY FEC add MAC CRC.\n'
 b'[T][1494]\tPHY Prepare header.\n'
 b'[T][1497]\tPHY Calc CRC.\n'
 b'[T][1500]\tPHY Dispatching frame to PHYH\n'
 b'[T][1503]\tPHYH Dispatching frame.\n'
 b'[T][1507]\tPHYH New data packet.\n'
 b'[T][1738]\tMAC Done sending.\n'
 b'[V][1741]\tMAC MAC data sent.\n'
 b'[D][1742]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
92
128
1491
1738]\n'
 b'[V][1827]\tMAC MAC data timeout.\n'
 b'[T][1827]\tMAC Dispatching frame.\n'
 b'[T][1833]\tMAC Find buffer.\n'
 b'[T][1836]\tMAC Fill buffer.\n'
 b'[T][1838]\tPHY FEC add MAC CRC.\n'
 b'[T][1841]\tPHY Prepare header.\n'
 b'[T][1844]\tPHY Calc CRC.\n'
 b'[T][1847]\tPHY Dispatching frame to PHYH\n'
 b'[T][1850]\tPHYH Dispatching frame.\n'
 b'[T][1854]\tPHYH New data packet.\n'
 b'[T][2090]\tMAC Done sending.\n'
 b'[V][2093]\tMAC MAC data sent.\n'
 b'[D][2094]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
97
128
1838
2090]\n'
 b'[V][2179]\tMAC MAC data timeout.\n'
 b'[T][2179]\tMAC Dispatching frame.\n'
 b'[T][2185]\tMAC Find buffer.\n'
 b'[T][2188]\tMAC Fill buffer.\n'
 b'[T][2190]\tPHY FEC add MAC CRC.\n'
 b'[T][2193]\tPHY Prepare header.\n'
 b'[T][2196]\tPHY Calc CRC.\n'
 b'[T][2199]\tPHY Dispatching frame to PHYH\n'
 b'[T][2202]\tPHYH Dispatching frame.\n'
 b'[T][2206]\tPHYH New data packet.\n'
 b'[T][2429]\tMAC Done sending.\n'
 b'[V][2432]\tMAC MAC data sent.\n'
 b'[D][2433]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
84
128
2190
2429]\n'
 b'[V][2518]\tMAC MAC data timeout.\n'
 b'[D][2518]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3522]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][213]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][316]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][416]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][624]\tMAC Sending data.\n'
 b'[T][627]\tMAC Preparing frame.\n'
 b'[T][630]\tMAC Fill header.\n'
 b'[T][632]\tMAC Copy payload.\n'
 b'[T][635]\tMAC Dispatching frame.\n'
 b'[T][638]\tMAC Find buffer.\n'
 b'[T][640]\tMAC Fill buffer.\n'
 b'[T][643]\tPHY FEC add MAC CRC.\n'
 b'[T][646]\tPHY Prepare header.\n'
 b'[T][649]\tPHY Calc CRC.\n'
 b'[T][651]\tPHY Dispatching frame to PHYH\n'
 b'[T][654]\tPHYH Dispatching frame.\n'
 b'[T][657]\tPHYH New data packet.\n'
 b'[T][660]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][801]\tMAC Done sending.\n'
 b'[V][804]\tMAC MAC data sent.\n'
 b'[D][804]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
4
16
643
801]\n'
 b'[V][890]\tMAC MAC data timeout.\n'
 b'[T][890]\tMAC Dispatching frame.\n'
 b'[T][896]\tMAC Find buffer.\n'
 b'[T][898]\tMAC Fill buffer.\n'
 b'[T][901]\tPHY FEC add MAC CRC.\n'
 b'[T][903]\tPHY Prepare header.\n'
 b'[T][906]\tPHY Calc CRC.\n'
 b'[T][909]\tPHY Dispatching frame to PHYH\n'
 b'[T][912]\tPHYH Dispatching frame.\n'
 b'[T][915]\tPHYH New data packet.\n'
 b'[T][1061]\tMAC Done sending.\n'
 b'[V][1064]\tMAC MAC data sent.\n'
 b'[D][1065]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
6
32
901
1061]\n'
 b'[V][1150]\tMAC MAC data timeout.\n'
 b'[T][1150]\tMAC Dispatching frame.\n'
 b'[T][1156]\tMAC Find buffer.\n'
 b'[T][1159]\tMAC Fill buffer.\n'
 b'[T][1162]\tPHY FEC add MAC CRC.\n'
 b'[T][1165]\tPHY Prepare header.\n'
 b'[T][1167]\tPHY Calc CRC.\n'
 b'[T][1170]\tPHY Dispatching frame to PHYH\n'
 b'[T][1173]\tPHYH Dispatching frame.\n'
 b'[T][1177]\tPHYH New data packet.\n'
 b'[T][1369]\tMAC Done sending.\n'
 b'[V][1372]\tMAC MAC data sent.\n'
 b'[D][1373]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
53
64
1161
1369]\n'
 b'[V][1458]\tMAC MAC data timeout.\n'
 b'[T][1458]\tMAC Dispatching frame.\n'
 b'[T][1464]\tMAC Find buffer.\n'
 b'[T][1467]\tMAC Fill buffer.\n'
 b'[T][1470]\tPHY FEC add MAC CRC.\n'
 b'[T][1473]\tPHY Prepare header.\n'
 b'[T][1475]\tPHY Calc CRC.\n'
 b'[T][1478]\tPHY Dispatching frame to PHYH\n'
 b'[T][1481]\tPHYH Dispatching frame.\n'
 b'[T][1485]\tPHYH New data packet.\n'
 b'[T][1747]\tMAC Done sending.\n'
 b'[V][1750]\tMAC MAC data sent.\n'
 b'[D][1751]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
123
128
1470
1747]\n'
 b'[V][1836]\tMAC MAC data timeout.\n'
 b'[T][1836]\tMAC Dispatching frame.\n'
 b'[T][1842]\tMAC Find buffer.\n'
 b'[T][1845]\tMAC Fill buffer.\n'
 b'[T][1848]\tPHY FEC add MAC CRC.\n'
 b'[T][1851]\tPHY Prepare header.\n'
 b'[T][1853]\tPHY Calc CRC.\n'
 b'[T][1856]\tPHY Dispatching frame to PHYH\n'
 b'[T][1859]\tPHYH Dispatching frame.\n'
 b'[T][1863]\tPHYH New data packet.\n'
 b'[T][2093]\tMAC Done sending.\n'
 b'[V][2096]\tMAC MAC data sent.\n'
 b'[D][2097]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
91
128
1848
2093]\n'
 b'[V][2182]\tMAC MAC data timeout.\n'
 b'[T][2182]\tMAC Dispatching frame.\n'
 b'[T][2188]\tMAC Find buffer.\n'
 b'[T][2191]\tMAC Fill buffer.\n'
 b'[T][2194]\tPHY FEC add MAC CRC.\n'
 b'[T][2197]\tPHY Prepare header.\n'
 b'[T][2199]\tPHY Calc CRC.\n'
 b'[T][2202]\tPHY Dispatching frame to PHYH\n'
 b'[T][2205]\tPHYH Dispatching frame.\n'
 b'[T][2209]\tPHYH New data packet.\n'
 b'[T][2473]\tMAC Done sending.\n'
 b'[V][2476]\tMAC MAC data sent.\n'
 b'[D][2477]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
125
128
2193
2473]\n'
 b'[V][2562]\tMAC MAC data timeout.\n'
 b'[D][2562]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3568]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][212]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][315]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][418]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][625]\tMAC Sending data.\n'
 b'[T][628]\tMAC Preparing frame.\n'
 b'[T][631]\tMAC Fill header.\n'
 b'[T][633]\tMAC Copy payload.\n'
 b'[T][636]\tMAC Dispatching frame.\n'
 b'[T][639]\tMAC Find buffer.\n'
 b'[T][641]\tMAC Fill buffer.\n'
 b'[T][644]\tPHY FEC add MAC CRC.\n'
 b'[T][646]\tPHY Prepare header.\n'
 b'[T][649]\tPHY Calc CRC.\n'
 b'[T][651]\tPHY Dispatching frame to PHYH\n'
 b'[T][655]\tPHYH Dispatching frame.\n'
 b'[T][658]\tPHYH New data packet.\n'
 b'[T][661]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][804]\tMAC Done sending.\n'
 b'[V][807]\tMAC MAC data sent.\n'
 b'[D][807]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
6
16
643
804]\n'
 b'[V][893]\tMAC MAC data timeout.\n'
 b'[T][893]\tMAC Dispatching frame.\n'
 b'[T][899]\tMAC Find buffer.\n'
 b'[T][901]\tMAC Fill buffer.\n'
 b'[T][904]\tPHY FEC add MAC CRC.\n'
 b'[T][906]\tPHY Prepare header.\n'
 b'[T][909]\tPHY Calc CRC.\n'
 b'[T][912]\tPHY Dispatching frame to PHYH\n'
 b'[T][915]\tPHYH Dispatching frame.\n'
 b'[T][918]\tPHYH New data packet.\n'
 b'[T][1070]\tMAC Done sending.\n'
 b'[V][1073]\tMAC MAC data sent.\n'
 b'[D][1074]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
12
32
904
1070]\n'
 b'[V][1159]\tMAC MAC data timeout.\n'
 b'[T][1159]\tMAC Dispatching frame.\n'
 b'[T][1165]\tMAC Find buffer.\n'
 b'[T][1168]\tMAC Fill buffer.\n'
 b'[T][1170]\tPHY FEC add MAC CRC.\n'
 b'[T][1173]\tPHY Prepare header.\n'
 b'[T][1176]\tPHY Calc CRC.\n'
 b'[T][1179]\tPHY Dispatching frame to PHYH\n'
 b'[T][1182]\tPHYH Dispatching frame.\n'
 b'[T][1186]\tPHYH New data packet.\n'
 b'[T][1386]\tMAC Done sending.\n'
 b'[V][1389]\tMAC MAC data sent.\n'
 b'[D][1390]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
61
64
1170
1386]\n'
 b'[V][1475]\tMAC MAC data timeout.\n'
 b'[T][1475]\tMAC Dispatching frame.\n'
 b'[T][1481]\tMAC Find buffer.\n'
 b'[T][1484]\tMAC Fill buffer.\n'
 b'[T][1487]\tPHY FEC add MAC CRC.\n'
 b'[T][1490]\tPHY Prepare header.\n'
 b'[T][1492]\tPHY Calc CRC.\n'
 b'[T][1495]\tPHY Dispatching frame to PHYH\n'
 b'[T][1498]\tPHYH Dispatching frame.\n'
 b'[T][1502]\tPHYH New data packet.\n'
 b'[T][1708]\tMAC Done sending.\n'
 b'[V][1711]\tMAC MAC data sent.\n'
 b'[D][1712]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
67
128
1486
1708]\n'
 b'[V][1797]\tMAC MAC data timeout.\n'
 b'[T][1797]\tMAC Dispatching frame.\n'
 b'[T][1803]\tMAC Find buffer.\n'
 b'[T][1806]\tMAC Fill buffer.\n'
 b'[T][1808]\tPHY FEC add MAC CRC.\n'
 b'[T][1811]\tPHY Prepare header.\n'
 b'[T][1814]\tPHY Calc CRC.\n'
 b'[T][1817]\tPHY Dispatching frame to PHYH\n'
 b'[T][1820]\tPHYH Dispatching frame.\n'
 b'[T][1824]\tPHYH New data packet.\n'
 b'[T][1992]\tMAC Done sending.\n'
 b'[V][1995]\tMAC MAC data sent.\n'
 b'[D][1996]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
29
128
1808
1992]\n'
 b'[V][2081]\tMAC MAC data timeout.\n'
 b'[T][2081]\tMAC Dispatching frame.\n'
 b'[T][2087]\tMAC Find buffer.\n'
 b'[T][2090]\tMAC Fill buffer.\n'
 b'[T][2092]\tPHY FEC add MAC CRC.\n'
 b'[T][2095]\tPHY Prepare header.\n'
 b'[T][2098]\tPHY Calc CRC.\n'
 b'[T][2101]\tPHY Dispatching frame to PHYH\n'
 b'[T][2104]\tPHYH Dispatching frame.\n'
 b'[T][2108]\tPHYH New data packet.\n'
 b'[T][2299]\tMAC Done sending.\n'
 b'[V][2302]\tMAC MAC data sent.\n'
 b'[D][2303]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
52
128
2092
2299]\n'
 b'[V][2388]\tMAC MAC data timeout.\n'
 b'[D][2388]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3392]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][212]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][213]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][316]\tRETRANS set to 5.\n'
 b'[V][317]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][624]\tMAC Sending data.\n'
 b'[T][627]\tMAC Preparing frame.\n'
 b'[T][629]\tMAC Fill header.\n'
 b'[T][632]\tMAC Copy payload.\n'
 b'[T][634]\tMAC Dispatching frame.\n'
 b'[T][637]\tMAC Find buffer.\n'
 b'[T][640]\tMAC Fill buffer.\n'
 b'[T][642]\tPHY FEC add MAC CRC.\n'
 b'[T][645]\tPHY Prepare header.\n'
 b'[T][648]\tPHY Calc CRC.\n'
 b'[T][650]\tPHY Dispatching frame to PHYH\n'
 b'[T][654]\tPHYH Dispatching frame.\n'
 b'[T][657]\tPHYH New data packet.\n'
 b'[T][660]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][801]\tMAC Done sending.\n'
 b'[V][804]\tMAC MAC data sent.\n'
 b'[D][804]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
4
16
642
801]\n'
 b'[V][890]\tMAC MAC data timeout.\n'
 b'[T][890]\tMAC Dispatching frame.\n'
 b'[T][896]\tMAC Find buffer.\n'
 b'[T][898]\tMAC Fill buffer.\n'
 b'[T][901]\tPHY FEC add MAC CRC.\n'
 b'[T][904]\tPHY Prepare header.\n'
 b'[T][906]\tPHY Calc CRC.\n'
 b'[T][909]\tPHY Dispatching frame to PHYH\n'
 b'[T][912]\tPHYH Dispatching frame.\n'
 b'[T][915]\tPHYH New data packet.\n'
 b'[T][1061]\tMAC Done sending.\n'
 b'[V][1064]\tMAC MAC data sent.\n'
 b'[D][1065]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
6
32
901
1061]\n'
 b'[V][1150]\tMAC MAC data timeout.\n'
 b'[T][1150]\tMAC Dispatching frame.\n'
 b'[T][1156]\tMAC Find buffer.\n'
 b'[T][1159]\tMAC Fill buffer.\n'
 b'[T][1162]\tPHY FEC add MAC CRC.\n'
 b'[T][1165]\tPHY Prepare header.\n'
 b'[T][1167]\tPHY Calc CRC.\n'
 b'[T][1170]\tPHY Dispatching frame to PHYH\n'
 b'[T][1173]\tPHYH Dispatching frame.\n'
 b'[T][1177]\tPHYH New data packet.\n'
 b'[T][1345]\tMAC Done sending.\n'
 b'[V][1348]\tMAC MAC data sent.\n'
 b'[D][1349]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
29
64
1161
1345]\n'
 b'[V][1434]\tMAC MAC data timeout.\n'
 b'[T][1434]\tMAC Dispatching frame.\n'
 b'[T][1440]\tMAC Find buffer.\n'
 b'[T][1443]\tMAC Fill buffer.\n'
 b'[T][1445]\tPHY FEC add MAC CRC.\n'
 b'[T][1448]\tPHY Prepare header.\n'
 b'[T][1451]\tPHY Calc CRC.\n'
 b'[T][1454]\tPHY Dispatching frame to PHYH\n'
 b'[T][1457]\tPHYH Dispatching frame.\n'
 b'[T][1461]\tPHYH New data packet.\n'
 b'[T][1633]\tMAC Done sending.\n'
 b'[V][1636]\tMAC MAC data sent.\n'
 b'[D][1637]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
33
128
1445
1633]\n'
 b'[V][1722]\tMAC MAC data timeout.\n'
 b'[T][1722]\tMAC Dispatching frame.\n'
 b'[T][1728]\tMAC Find buffer.\n'
 b'[T][1731]\tMAC Fill buffer.\n'
 b'[T][1733]\tPHY FEC add MAC CRC.\n'
 b'[T][1736]\tPHY Prepare header.\n'
 b'[T][1739]\tPHY Calc CRC.\n'
 b'[T][1742]\tPHY Dispatching frame to PHYH\n'
 b'[T][1745]\tPHYH Dispatching frame.\n'
 b'[T][1749]\tPHYH New data packet.\n'
 b'[T][1925]\tMAC Done sending.\n'
 b'[V][1928]\tMAC MAC data sent.\n'
 b'[D][1929]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
37
128
1733
1925]\n'
 b'[V][2014]\tMAC MAC data timeout.\n'
 b'[T][2014]\tMAC Dispatching frame.\n'
 b'[T][2020]\tMAC Find buffer.\n'
 b'[T][2023]\tMAC Fill buffer.\n'
 b'[T][2025]\tPHY FEC add MAC CRC.\n'
 b'[T][2028]\tPHY Prepare header.\n'
 b'[T][2031]\tPHY Calc CRC.\n'
 b'[T][2034]\tPHY Dispatching frame to PHYH\n'
 b'[T][2037]\tPHYH Dispatching frame.\n'
 b'[T][2041]\tPHYH New data packet.\n'
 b'[T][2236]\tMAC Done sending.\n'
 b'[V][2239]\tMAC MAC data sent.\n'
 b'[D][2240]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
56
128
2025
2236]\n'
 b'[V][2325]\tMAC MAC data timeout.\n'
 b'[D][2325]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3329]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][207]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][208]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][310]\tRETRANS set to 5.\n'
 b'[V][310]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][410]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][411]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][616]\tMAC Sending data.\n'
 b'[T][619]\tMAC Preparing frame.\n'
 b'[T][622]\tMAC Fill header.\n'
 b'[T][624]\tMAC Copy payload.\n'
 b'[T][627]\tMAC Dispatching frame.\n'
 b'[T][630]\tMAC Find buffer.\n'
 b'[T][632]\tMAC Fill buffer.\n'
 b'[T][635]\tPHY FEC add MAC CRC.\n'
 b'[T][637]\tPHY Prepare header.\n'
 b'[T][640]\tPHY Calc CRC.\n'
 b'[T][642]\tPHY Dispatching frame to PHYH\n'
 b'[T][646]\tPHYH Dispatching frame.\n'
 b'[T][649]\tPHYH New data packet.\n'
 b'[T][652]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][794]\tMAC Done sending.\n'
 b'[V][797]\tMAC MAC data sent.\n'
 b'[D][797]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
5
16
635
794]\n'
 b'[V][883]\tMAC MAC data timeout.\n'
 b'[T][883]\tMAC Dispatching frame.\n'
 b'[T][889]\tMAC Find buffer.\n'
 b'[T][891]\tMAC Fill buffer.\n'
 b'[T][894]\tPHY FEC add MAC CRC.\n'
 b'[T][897]\tPHY Prepare header.\n'
 b'[T][899]\tPHY Calc CRC.\n'
 b'[T][902]\tPHY Dispatching frame to PHYH\n'
 b'[T][905]\tPHYH Dispatching frame.\n'
 b'[T][908]\tPHYH New data packet.\n'
 b'[T][1054]\tMAC Done sending.\n'
 b'[V][1057]\tMAC MAC data sent.\n'
 b'[D][1058]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
6
32
894
1054]\n'
 b'[V][1143]\tMAC MAC data timeout.\n'
 b'[T][1143]\tMAC Dispatching frame.\n'
 b'[T][1149]\tMAC Find buffer.\n'
 b'[T][1152]\tMAC Fill buffer.\n'
 b'[T][1155]\tPHY FEC add MAC CRC.\n'
 b'[T][1158]\tPHY Prepare header.\n'
 b'[T][1160]\tPHY Calc CRC.\n'
 b'[T][1163]\tPHY Dispatching frame to PHYH\n'
 b'[T][1166]\tPHYH Dispatching frame.\n'
 b'[T][1170]\tPHYH New data packet.\n'
 b'[T][1369]\tMAC Done sending.\n'
 b'[V][1372]\tMAC MAC data sent.\n'
 b'[D][1373]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
60
64
1154
1369]\n'
 b'[V][1458]\tMAC MAC data timeout.\n'
 b'[T][1458]\tMAC Dispatching frame.\n'
 b'[T][1464]\tMAC Find buffer.\n'
 b'[T][1467]\tMAC Fill buffer.\n'
 b'[T][1469]\tPHY FEC add MAC CRC.\n'
 b'[T][1472]\tPHY Prepare header.\n'
 b'[T][1475]\tPHY Calc CRC.\n'
 b'[T][1478]\tPHY Dispatching frame to PHYH\n'
 b'[T][1481]\tPHYH Dispatching frame.\n'
 b'[T][1485]\tPHYH New data packet.\n'
 b'[T][1633]\tMAC Done sending.\n'
 b'[V][1636]\tMAC MAC data sent.\n'
 b'[D][1637]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
9
128
1469
1633]\n'
 b'[V][1722]\tMAC MAC data timeout.\n'
 b'[T][1722]\tMAC Dispatching frame.\n'
 b'[T][1728]\tMAC Find buffer.\n'
 b'[T][1731]\tMAC Fill buffer.\n'
 b'[T][1734]\tPHY FEC add MAC CRC.\n'
 b'[T][1737]\tPHY Prepare header.\n'
 b'[T][1739]\tPHY Calc CRC.\n'
 b'[T][1742]\tPHY Dispatching frame to PHYH\n'
 b'[T][1745]\tPHYH Dispatching frame.\n'
 b'[T][1749]\tPHYH New data packet.\n'
 b'[T][1966]\tMAC Done sending.\n'
 b'[V][1969]\tMAC MAC data sent.\n'
 b'[D][1970]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
78
128
1734
1966]\n'
 b'[V][2055]\tMAC MAC data timeout.\n'
 b'[T][2055]\tMAC Dispatching frame.\n'
 b'[T][2061]\tMAC Find buffer.\n'
 b'[T][2064]\tMAC Fill buffer.\n'
 b'[T][2066]\tPHY FEC add MAC CRC.\n'
 b'[T][2069]\tPHY Prepare header.\n'
 b'[T][2072]\tPHY Calc CRC.\n'
 b'[T][2075]\tPHY Dispatching frame to PHYH\n'
 b'[T][2078]\tPHYH Dispatching frame.\n'
 b'[T][2082]\tPHYH New data packet.\n'
 b'[T][2279]\tMAC Done sending.\n'
 b'[V][2282]\tMAC MAC data sent.\n'
 b'[D][2283]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
58
128
2066
2279]\n'
 b'[V][2368]\tMAC MAC data timeout.\n'
 b'[D][2368]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3373]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][212]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][314]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][418]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][418]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][616]\tMAC Sending data.\n'
 b'[T][619]\tMAC Preparing frame.\n'
 b'[T][622]\tMAC Fill header.\n'
 b'[T][624]\tMAC Copy payload.\n'
 b'[T][627]\tMAC Dispatching frame.\n'
 b'[T][630]\tMAC Find buffer.\n'
 b'[T][632]\tMAC Fill buffer.\n'
 b'[T][635]\tPHY FEC add MAC CRC.\n'
 b'[T][638]\tPHY Prepare header.\n'
 b'[T][640]\tPHY Calc CRC.\n'
 b'[T][643]\tPHY Dispatching frame to PHYH\n'
 b'[T][646]\tPHYH Dispatching frame.\n'
 b'[T][649]\tPHYH New data packet.\n'
 b'[T][652]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][802]\tMAC Done sending.\n'
 b'[V][805]\tMAC MAC data sent.\n'
 b'[D][805]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
13
16
635
802]\n'
 b'[V][891]\tMAC MAC data timeout.\n'
 b'[T][891]\tMAC Dispatching frame.\n'
 b'[T][897]\tMAC Find buffer.\n'
 b'[T][899]\tMAC Fill buffer.\n'
 b'[T][902]\tPHY FEC add MAC CRC.\n'
 b'[T][904]\tPHY Prepare header.\n'
 b'[T][907]\tPHY Calc CRC.\n'
 b'[T][910]\tPHY Dispatching frame to PHYH\n'
 b'[T][913]\tPHYH Dispatching frame.\n'
 b'[T][916]\tPHYH New data packet.\n'
 b'[T][1065]\tMAC Done sending.\n'
 b'[V][1068]\tMAC MAC data sent.\n'
 b'[D][1069]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
9
32
902
1065]\n'
 b'[V][1154]\tMAC MAC data timeout.\n'
 b'[T][1154]\tMAC Dispatching frame.\n'
 b'[T][1160]\tMAC Find buffer.\n'
 b'[T][1163]\tMAC Fill buffer.\n'
 b'[T][1166]\tPHY FEC add MAC CRC.\n'
 b'[T][1169]\tPHY Prepare header.\n'
 b'[T][1171]\tPHY Calc CRC.\n'
 b'[T][1174]\tPHY Dispatching frame to PHYH\n'
 b'[T][1177]\tPHYH Dispatching frame.\n'
 b'[T][1181]\tPHYH New data packet.\n'
 b'[T][1375]\tMAC Done sending.\n'
 b'[V][1378]\tMAC MAC data sent.\n'
 b'[D][1379]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
55
64
1165
1375]\n'
 b'[V][1464]\tMAC MAC data timeout.\n'
 b'[T][1464]\tMAC Dispatching frame.\n'
 b'[T][1470]\tMAC Find buffer.\n'
 b'[T][1473]\tMAC Fill buffer.\n'
 b'[T][1475]\tPHY FEC add MAC CRC.\n'
 b'[T][1478]\tPHY Prepare header.\n'
 b'[T][1481]\tPHY Calc CRC.\n'
 b'[T][1484]\tPHY Dispatching frame to PHYH\n'
 b'[T][1487]\tPHYH Dispatching frame.\n'
 b'[T][1491]\tPHYH New data packet.\n'
 b'[T][1698]\tMAC Done sending.\n'
 b'[V][1701]\tMAC MAC data sent.\n'
 b'[D][1701]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
68
128
1475
1698]\n'
 b'[V][1787]\tMAC MAC data timeout.\n'
 b'[T][1787]\tMAC Dispatching frame.\n'
 b'[T][1793]\tMAC Find buffer.\n'
 b'[T][1796]\tMAC Fill buffer.\n'
 b'[T][1798]\tPHY FEC add MAC CRC.\n'
 b'[T][1801]\tPHY Prepare header.\n'
 b'[T][1804]\tPHY Calc CRC.\n'
 b'[T][1807]\tPHY Dispatching frame to PHYH\n'
 b'[T][1810]\tPHYH Dispatching frame.\n'
 b'[T][1814]\tPHYH New data packet.\n'
 b'[T][2023]\tMAC Done sending.\n'
 b'[V][2026]\tMAC MAC data sent.\n'
 b'[D][2027]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
70
128
1798
2023]\n'
 b'[V][2112]\tMAC MAC data timeout.\n'
 b'[T][2112]\tMAC Dispatching frame.\n'
 b'[T][2118]\tMAC Find buffer.\n'
 b'[T][2121]\tMAC Fill buffer.\n'
 b'[T][2123]\tPHY FEC add MAC CRC.\n'
 b'[T][2126]\tPHY Prepare header.\n'
 b'[T][2129]\tPHY Calc CRC.\n'
 b'[T][2132]\tPHY Dispatching frame to PHYH\n'
 b'[T][2135]\tPHYH Dispatching frame.\n'
 b'[T][2139]\tPHYH New data packet.\n'
 b'[T][2363]\tMAC Done sending.\n'
 b'[V][2366]\tMAC MAC data sent.\n'
 b'[D][2367]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
85
128
2123
2363]\n'
 b'[V][2452]\tMAC MAC data timeout.\n'
 b'[D][2452]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3457]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][209]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][313]\tPHYH Set PHY preamble to 5\n'
 b'[V][314]\tCFG - GROUP[0] PARAMETER[0] ARGUMENT[5]\n'
 b'c[0
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][418]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][623]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][629]\tMAC Fill header.\n'
 b'[T][631]\tMAC Copy payload.\n'
 b'[T][634]\tMAC Dispatching frame.\n'
 b'[T][637]\tMAC Find buffer.\n'
 b'[T][639]\tMAC Fill buffer.\n'
 b'[T][642]\tPHY FEC add MAC CRC.\n'
 b'[T][644]\tPHY Prepare header.\n'
 b'[T][647]\tPHY Calc CRC.\n'
 b'[T][649]\tPHY Dispatching frame to PHYH\n'
 b'[T][653]\tPHYH Dispatching frame.\n'
 b'[T][656]\tPHYH New data packet.\n'
 b'[T][659]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][811]\tMAC Done sending.\n'
 b'[V][814]\tMAC MAC data sent.\n'
 b'[D][814]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
10
16
641
811]\n'
 b'[V][900]\tMAC MAC data timeout.\n'
 b'[T][900]\tMAC Dispatching frame.\n'
 b'[T][906]\tMAC Find buffer.\n'
 b'[T][908]\tMAC Fill buffer.\n'
 b'[T][911]\tPHY FEC add MAC CRC.\n'
 b'[T][914]\tPHY Prepare header.\n'
 b'[T][916]\tPHY Calc CRC.\n'
 b'[T][919]\tPHY Dispatching frame to PHYH\n'
 b'[T][922]\tPHYH Dispatching frame.\n'
 b'[T][925]\tPHYH New data packet.\n'
 b'[T][1083]\tMAC Done sending.\n'
 b'[V][1086]\tMAC MAC data sent.\n'
 b'[D][1087]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
13
32
911
1083]\n'
 b'[V][1172]\tMAC MAC data timeout.\n'
 b'[T][1172]\tMAC Dispatching frame.\n'
 b'[T][1178]\tMAC Find buffer.\n'
 b'[T][1181]\tMAC Fill buffer.\n'
 b'[T][1183]\tPHY FEC add MAC CRC.\n'
 b'[T][1186]\tPHY Prepare header.\n'
 b'[T][1189]\tPHY Calc CRC.\n'
 b'[T][1192]\tPHY Dispatching frame to PHYH\n'
 b'[T][1195]\tPHYH Dispatching frame.\n'
 b'[T][1199]\tPHYH New data packet.\n'
 b'[T][1352]\tMAC Done sending.\n'
 b'[V][1355]\tMAC MAC data sent.\n'
 b'[D][1356]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
9
64
1183
1352]\n'
 b'[V][1441]\tMAC MAC data timeout.\n'
 b'[T][1441]\tMAC Dispatching frame.\n'
 b'[T][1447]\tMAC Find buffer.\n'
 b'[T][1450]\tMAC Fill buffer.\n'
 b'[T][1453]\tPHY FEC add MAC CRC.\n'
 b'[T][1456]\tPHY Prepare header.\n'
 b'[T][1458]\tPHY Calc CRC.\n'
 b'[T][1461]\tPHY Dispatching frame to PHYH\n'
 b'[T][1464]\tPHYH Dispatching frame.\n'
 b'[T][1468]\tPHYH New data packet.\n'
 b'[T][1643]\tMAC Done sending.\n'
 b'[V][1646]\tMAC MAC data sent.\n'
 b'[D][1646]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
31
128
1453
1643]\n'
 b'[V][1732]\tMAC MAC data timeout.\n'
 b'[D][1732]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][2736]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][210]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][314]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][418]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][623]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][629]\tMAC Fill header.\n'
 b'[T][631]\tMAC Copy payload.\n'
 b'[T][634]\tMAC Dispatching frame.\n'
 b'[T][637]\tMAC Find buffer.\n'
 b'[T][640]\tMAC Fill buffer.\n'
 b'[T][642]\tPHY FEC add MAC CRC.\n'
 b'[T][645]\tPHY Prepare header.\n'
 b'[T][648]\tPHY Calc CRC.\n'
 b'[T][650]\tPHY Dispatching frame to PHYH\n'
 b'[T][653]\tPHYH Dispatching frame.\n'
 b'[T][656]\tPHYH New data packet.\n'
 b'[T][659]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][805]\tMAC Done sending.\n'
 b'[V][808]\tMAC MAC data sent.\n'
 b'[D][808]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
9
16
642
805]\n'
 b'[V][894]\tMAC MAC data timeout.\n'
 b'[T][894]\tMAC Dispatching frame.\n'
 b'[T][900]\tMAC Find buffer.\n'
 b'[T][902]\tMAC Fill buffer.\n'
 b'[T][905]\tPHY FEC add MAC CRC.\n'
 b'[T][907]\tPHY Prepare header.\n'
 b'[T][910]\tPHY Calc CRC.\n'
 b'[T][913]\tPHY Dispatching frame to PHYH\n'
 b'[T][916]\tPHYH Dispatching frame.\n'
 b'[T][919]\tPHYH New data packet.\n'
 b'[T][1063]\tMAC Done sending.\n'
 b'[V][1066]\tMAC MAC data sent.\n'
 b'[D][1067]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
4
32
905
1063]\n'
 b'[V][1152]\tMAC MAC data timeout.\n'
 b'[T][1152]\tMAC Dispatching frame.\n'
 b'[T][1158]\tMAC Find buffer.\n'
 b'[T][1161]\tMAC Fill buffer.\n'
 b'[T][1163]\tPHY FEC add MAC CRC.\n'
 b'[T][1166]\tPHY Prepare header.\n'
 b'[T][1169]\tPHY Calc CRC.\n'
 b'[T][1172]\tPHY Dispatching frame to PHYH\n'
 b'[T][1175]\tPHYH Dispatching frame.\n'
 b'[T][1179]\tPHYH New data packet.\n'
 b'[T][1342]\tMAC Done sending.\n'
 b'[V][1345]\tMAC MAC data sent.\n'
 b'[D][1346]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
24
64
1163
1342]\n'
 b'[V][1431]\tMAC MAC data timeout.\n'
 b'[T][1431]\tMAC Dispatching frame.\n'
 b'[T][1437]\tMAC Find buffer.\n'
 b'[T][1440]\tMAC Fill buffer.\n'
 b'[T][1442]\tPHY FEC add MAC CRC.\n'
 b'[T][1445]\tPHY Prepare header.\n'
 b'[T][1448]\tPHY Calc CRC.\n'
 b'[T][1451]\tPHY Dispatching frame to PHYH\n'
 b'[T][1454]\tPHYH Dispatching frame.\n'
 b'[T][1458]\tPHYH New data packet.\n'
 b'[T][1695]\tMAC Done sending.\n'
 b'[V][1698]\tMAC MAC data sent.\n'
 b'[D][1699]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
98
128
1442
1695]\n'
 b'[V][1784]\tMAC MAC data timeout.\n'
 b'[T][1784]\tMAC Dispatching frame.\n'
 b'[T][1790]\tMAC Find buffer.\n'
 b'[T][1793]\tMAC Fill buffer.\n'
 b'[T][1796]\tPHY FEC add MAC CRC.\n'
 b'[T][1798]\tPHY Prepare header.\n'
 b'[T][1801]\tPHY Calc CRC.\n'
 b'[T][1804]\tPHY Dispatching frame to PHYH\n'
 b'[T][1807]\tPHYH Dispatching frame.\n'
 b'[T][1811]\tPHYH New data packet.\n'
 b'[T][1950]\tMAC Done sending.\n'
 b'[V][1953]\tMAC MAC data sent.\n'
 b'[D][1954]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
0
128
1795
1950]\n'
 b'[V][2039]\tMAC MAC data timeout.\n'
 b'[T][2039]\tMAC Dispatching frame.\n'
 b'[T][2045]\tMAC Find buffer.\n'
 b'[T][2048]\tMAC Fill buffer.\n'
 b'[T][2051]\tPHY FEC add MAC CRC.\n'
 b'[T][2054]\tPHY Prepare header.\n'
 b'[T][2056]\tPHY Calc CRC.\n'
 b'[T][2059]\tPHY Dispatching frame to PHYH\n'
 b'[T][2062]\tPHYH Dispatching frame.\n'
 b'[T][2066]\tPHYH New data packet.\n'
 b'[T][2207]\tMAC Done sending.\n'
 b'[V][2210]\tMAC MAC data sent.\n'
 b'[D][2211]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
2
128
2051
2207]\n'
 b'[V][2296]\tMAC MAC data timeout.\n'
 b'[D][2296]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3301]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][212]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][213]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][316]\tRETRANS set to 5.\n'
 b'[V][317]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][623]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][628]\tMAC Fill header.\n'
 b'[T][631]\tMAC Copy payload.\n'
 b'[T][633]\tMAC Dispatching frame.\n'
 b'[T][636]\tMAC Find buffer.\n'
 b'[T][639]\tMAC Fill buffer.\n'
 b'[T][641]\tPHY FEC add MAC CRC.\n'
 b'[T][644]\tPHY Prepare header.\n'
 b'[T][647]\tPHY Calc CRC.\n'
 b'[T][649]\tPHY Dispatching frame to PHYH\n'
 b'[T][653]\tPHYH Dispatching frame.\n'
 b'[T][656]\tPHYH New data packet.\n'
 b'[T][659]\tMAC Frame prepared.\n'
 b'm[P
1
AB]\n'
 b'[T][806]\tMAC Done sending.\n'
 b'[V][809]\tMAC MAC data sent.\n'
 b'[D][809]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->AB
4(13)
0
10
16
641
806]\n'
 b'[V][895]\tMAC MAC data timeout.\n'
 b'[T][895]\tMAC Dispatching frame.\n'
 b'[T][901]\tMAC Find buffer.\n'
 b'[T][903]\tMAC Fill buffer.\n'
 b'[T][906]\tPHY FEC add MAC CRC.\n'
 b'[T][909]\tPHY Prepare header.\n'
 b'[T][911]\tPHY Calc CRC.\n'
 b'[T][914]\tPHY Dispatching frame to PHYH\n'
 b'[T][917]\tPHYH Dispatching frame.\n'
 b'[T][920]\tPHYH New data packet.\n'
 b'[T][1081]\tMAC Done sending.\n'
 b'[V][1084]\tMAC MAC data sent.\n'
 b'[D][1085]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
21
32
906
1081]\n'
 b'[V][1170]\tMAC MAC data timeout.\n'
 b'[T][1170]\tMAC Dispatching frame.\n'
 b'[T][1176]\tMAC Find buffer.\n'
 b'[T][1179]\tMAC Fill buffer.\n'
 b'[T][1181]\tPHY FEC add MAC CRC.\n'
 b'[T][1184]\tPHY Prepare header.\n'
 b'[T][1187]\tPHY Calc CRC.\n'
 b'[T][1190]\tPHY Dispatching frame to PHYH\n'
 b'[T][1193]\tPHYH Dispatching frame.\n'
 b'[T][1197]\tPHYH New data packet.\n'
 b'[T][1391]\tMAC Done sending.\n'
 b'[V][1394]\tMAC MAC data sent.\n'
 b'[D][1395]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
55
64
1181
1391]\n'
 b'[V][1480]\tMAC MAC data timeout.\n'
 b'[T][1480]\tMAC Dispatching frame.\n'
 b'[T][1486]\tMAC Find buffer.\n'
 b'[T][1489]\tMAC Fill buffer.\n'
 b'[T][1492]\tPHY FEC add MAC CRC.\n'
 b'[T][1494]\tPHY Prepare header.\n'
 b'[T][1497]\tPHY Calc CRC.\n'
 b'[T][1500]\tPHY Dispatching frame to PHYH\n'
 b'[T][1503]\tPHYH Dispatching frame.\n'
 b'[T][1507]\tPHYH New data packet.\n'
 b'[T][1718]\tMAC Done sending.\n'
 b'[V][1721]\tMAC MAC data sent.\n'
 b'[D][1722]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
72
128
1491
1718]\n'
 b'[V][1807]\tMAC MAC data timeout.\n'
 b'[T][1807]\tMAC Dispatching frame.\n'
 b'[T][1813]\tMAC Find buffer.\n'
 b'[T][1816]\tMAC Fill buffer.\n'
 b'[T][1819]\tPHY FEC add MAC CRC.\n'
 b'[T][1822]\tPHY Prepare header.\n'
 b'[T][1824]\tPHY Calc CRC.\n'
 b'[T][1827]\tPHY Dispatching frame to PHYH\n'
 b'[T][1830]\tPHYH Dispatching frame.\n'
 b'[T][1834]\tPHYH New data packet.\n'
 b'[T][2042]\tMAC Done sending.\n'
 b'[V][2045]\tMAC MAC data sent.\n'
 b'[D][2046]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
69
128
1818
2042]\n'
 b'[V][2131]\tMAC MAC data timeout.\n'
 b'[T][2131]\tMAC Dispatching frame.\n'
 b'[T][2137]\tMAC Find buffer.\n'
 b'[T][2140]\tMAC Fill buffer.\n'
 b'[T][2142]\tPHY FEC add MAC CRC.\n'
 b'[T][2145]\tPHY Prepare header.\n'
 b'[T][2148]\tPHY Calc CRC.\n'
 b'[T][2151]\tPHY Dispatching frame to PHYH\n'
 b'[T][2154]\tPHYH Dispatching frame.\n'
 b'[T][2158]\tPHYH New data packet.\n'
 b'[T][2402]\tMAC Done sending.\n'
 b'[V][2405]\tMAC MAC data sent.\n'
 b'[D][2406]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->AB
4(13)
0
105
128
2142
2402]\n'
 b'[V][2491]\tMAC MAC data timeout.\n'
 b'[D][2491]\tMAIN Frame done.\n'
 b'm[D]\n'][b'a[DC]\n'
 b'[I][723]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][724]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][828]\tRETRANS set to 5.\n'
 b'[V][828]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][932]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][932]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][1137]\tMAC Sending data.\n'
 b'[T][1140]\tMAC Preparing frame.\n'
 b'[T][1143]\tMAC Fill header.\n'
 b'[T][1146]\tMAC Copy payload.\n'
 b'[T][1149]\tMAC Dispatching frame.\n'
 b'[T][1152]\tMAC Find buffer.\n'
 b'[T][1154]\tMAC Fill buffer.\n'
 b'[T][1157]\tPHY FEC add MAC CRC.\n'
 b'[T][1160]\tPHY Prepare header.\n'
 b'[T][1163]\tPHY Calc CRC.\n'
 b'[T][1165]\tPHY Dispatching frame to PHYH\n'
 b'[T][1169]\tPHYH Dispatching frame.\n'
 b'[T][1172]\tPHYH New data packet.\n'
 b'[T][1175]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][1317]\tMAC Done sending.\n'
 b'[V][1320]\tMAC MAC data sent.\n'
 b'[D][1321]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
1157
1317]\n'
 b'[V][1406]\tMAC MAC data timeout.\n'
 b'[T][1406]\tMAC Dispatching frame.\n'
 b'[T][1412]\tMAC Find buffer.\n'
 b'[T][1415]\tMAC Fill buffer.\n'
 b'[T][1417]\tPHY FEC add MAC CRC.\n'
 b'[T][1420]\tPHY Prepare header.\n'
 b'[T][1423]\tPHY Calc CRC.\n'
 b'[T][1426]\tPHY Dispatching frame to PHYH\n'
 b'[T][1429]\tPHYH Dispatching frame.\n'
 b'[T][1433]\tPHYH New data packet.\n'
 b'[T][1574]\tMAC Done sending.\n'
 b'[V][1577]\tMAC MAC data sent.\n'
 b'[D][1578]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
2
32
1417
1574]\n'
 b'[V][1663]\tMAC MAC data timeout.\n'
 b'[T][1663]\tMAC Dispatching frame.\n'
 b'[T][1669]\tMAC Find buffer.\n'
 b'[T][1672]\tMAC Fill buffer.\n'
 b'[T][1674]\tPHY FEC add MAC CRC.\n'
 b'[T][1677]\tPHY Prepare header.\n'
 b'[T][1680]\tPHY Calc CRC.\n'
 b'[T][1683]\tPHY Dispatching frame to PHYH\n'
 b'[T][1686]\tPHYH Dispatching frame.\n'
 b'[T][1690]\tPHYH New data packet.\n'
 b'[T][1834]\tMAC Done sending.\n'
 b'[V][1837]\tMAC MAC data sent.\n'
 b'[D][1838]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
5
64
1674
1834]\n'
 b'[V][1923]\tMAC MAC data timeout.\n'
 b'[T][1923]\tMAC Dispatching frame.\n'
 b'[T][1929]\tMAC Find buffer.\n'
 b'[T][1932]\tMAC Fill buffer.\n'
 b'[T][1935]\tPHY FEC add MAC CRC.\n'
 b'[T][1938]\tPHY Prepare header.\n'
 b'[T][1940]\tPHY Calc CRC.\n'
 b'[T][1943]\tPHY Dispatching frame to PHYH\n'
 b'[T][1946]\tPHYH Dispatching frame.\n'
 b'[T][1950]\tPHYH New data packet.\n'
 b'[T][2172]\tMAC Done sending.\n'
 b'[V][2175]\tMAC MAC data sent.\n'
 b'[D][2176]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
83
128
1934
2172]\n'
 b'[V][2261]\tMAC MAC data timeout.\n'
 b'[T][2261]\tMAC Dispatching frame.\n'
 b'[T][2267]\tMAC Find buffer.\n'
 b'[T][2270]\tMAC Fill buffer.\n'
 b'[T][2273]\tPHY FEC add MAC CRC.\n'
 b'[T][2275]\tPHY Prepare header.\n'
 b'[T][2278]\tPHY Calc CRC.\n'
 b'[T][2281]\tPHY Dispatching frame to PHYH\n'
 b'[T][2284]\tPHYH Dispatching frame.\n'
 b'[T][2288]\tPHYH New data packet.\n'
 b'[T][2492]\tMAC Done sending.\n'
 b'[V][2495]\tMAC MAC data sent.\n'
 b'[D][2496]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
65
128
2272
2492]\n'
 b'[V][2581]\tMAC MAC data timeout.\n'
 b'[T][2581]\tMAC Dispatching frame.\n'
 b'[T][2587]\tMAC Find buffer.\n'
 b'[T][2590]\tMAC Fill buffer.\n'
 b'[T][2593]\tPHY FEC add MAC CRC.\n'
 b'[T][2596]\tPHY Prepare header.\n'
 b'[T][2598]\tPHY Calc CRC.\n'
 b'[T][2601]\tPHY Dispatching frame to PHYH\n'
 b'[T][2604]\tPHYH Dispatching frame.\n'
 b'[T][2608]\tPHYH New data packet.\n'
 b'[T][2830]\tMAC Done sending.\n'
 b'[V][2833]\tMAC MAC data sent.\n'
 b'[D][2834]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
83
128
2593
2830]\n'
 b'[V][2919]\tMAC MAC data timeout.\n'
 b'[D][2919]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3924]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][212]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][213]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][315]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][627]\tMAC Sending data.\n'
 b'[T][629]\tMAC Preparing frame.\n'
 b'[T][632]\tMAC Fill header.\n'
 b'[T][635]\tMAC Copy payload.\n'
 b'[T][637]\tMAC Dispatching frame.\n'
 b'[T][640]\tMAC Find buffer.\n'
 b'[T][643]\tMAC Fill buffer.\n'
 b'[T][645]\tPHY FEC add MAC CRC.\n'
 b'[T][648]\tPHY Prepare header.\n'
 b'[T][651]\tPHY Calc CRC.\n'
 b'[T][653]\tPHY Dispatching frame to PHYH\n'
 b'[T][657]\tPHYH Dispatching frame.\n'
 b'[T][660]\tPHYH New data packet.\n'
 b'[T][663]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][808]\tMAC Done sending.\n'
 b'[V][811]\tMAC MAC data sent.\n'
 b'[D][811]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
8
16
645
808]\n'
 b'[V][897]\tMAC MAC data timeout.\n'
 b'[T][897]\tMAC Dispatching frame.\n'
 b'[T][903]\tMAC Find buffer.\n'
 b'[T][905]\tMAC Fill buffer.\n'
 b'[T][908]\tPHY FEC add MAC CRC.\n'
 b'[T][911]\tPHY Prepare header.\n'
 b'[T][913]\tPHY Calc CRC.\n'
 b'[T][916]\tPHY Dispatching frame to PHYH\n'
 b'[T][919]\tPHYH Dispatching frame.\n'
 b'[T][922]\tPHYH New data packet.\n'
 b'[T][1091]\tMAC Done sending.\n'
 b'[V][1094]\tMAC MAC data sent.\n'
 b'[D][1095]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
29
32
908
1091]\n'
 b'[V][1180]\tMAC MAC data timeout.\n'
 b'[T][1180]\tMAC Dispatching frame.\n'
 b'[T][1186]\tMAC Find buffer.\n'
 b'[T][1189]\tMAC Fill buffer.\n'
 b'[T][1192]\tPHY FEC add MAC CRC.\n'
 b'[T][1195]\tPHY Prepare header.\n'
 b'[T][1197]\tPHY Calc CRC.\n'
 b'[T][1200]\tPHY Dispatching frame to PHYH\n'
 b'[T][1203]\tPHYH Dispatching frame.\n'
 b'[T][1207]\tPHYH New data packet.\n'
 b'[T][1377]\tMAC Done sending.\n'
 b'[V][1380]\tMAC MAC data sent.\n'
 b'[D][1381]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
31
64
1192
1377]\n'
 b'[V][1466]\tMAC MAC data timeout.\n'
 b'[T][1466]\tMAC Dispatching frame.\n'
 b'[T][1472]\tMAC Find buffer.\n'
 b'[T][1475]\tMAC Fill buffer.\n'
 b'[T][1478]\tPHY FEC add MAC CRC.\n'
 b'[T][1481]\tPHY Prepare header.\n'
 b'[T][1483]\tPHY Calc CRC.\n'
 b'[T][1486]\tPHY Dispatching frame to PHYH\n'
 b'[T][1489]\tPHYH Dispatching frame.\n'
 b'[T][1493]\tPHYH New data packet.\n'
 b'[T][1690]\tMAC Done sending.\n'
 b'[V][1693]\tMAC MAC data sent.\n'
 b'[D][1694]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
58
128
1477
1690]\n'
 b'[V][1779]\tMAC MAC data timeout.\n'
 b'[T][1779]\tMAC Dispatching frame.\n'
 b'[T][1785]\tMAC Find buffer.\n'
 b'[T][1788]\tMAC Fill buffer.\n'
 b'[T][1790]\tPHY FEC add MAC CRC.\n'
 b'[T][1793]\tPHY Prepare header.\n'
 b'[T][1796]\tPHY Calc CRC.\n'
 b'[T][1799]\tPHY Dispatching frame to PHYH\n'
 b'[T][1802]\tPHYH Dispatching frame.\n'
 b'[T][1806]\tPHYH New data packet.\n'
 b'[T][2026]\tMAC Done sending.\n'
 b'[V][2029]\tMAC MAC data sent.\n'
 b'[D][2029]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
81
128
1790
2026]\n'
 b'[V][2115]\tMAC MAC data timeout.\n'
 b'[T][2115]\tMAC Dispatching frame.\n'
 b'[T][2121]\tMAC Find buffer.\n'
 b'[T][2124]\tMAC Fill buffer.\n'
 b'[T][2126]\tPHY FEC add MAC CRC.\n'
 b'[T][2129]\tPHY Prepare header.\n'
 b'[T][2132]\tPHY Calc CRC.\n'
 b'[T][2135]\tPHY Dispatching frame to PHYH\n'
 b'[T][2138]\tPHYH Dispatching frame.\n'
 b'[T][2142]\tPHYH New data packet.\n'
 b'[T][2375]\tMAC Done sending.\n'
 b'[V][2378]\tMAC MAC data sent.\n'
 b'[D][2379]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
94
128
2126
2375]\n'
 b'[V][2464]\tMAC MAC data timeout.\n'
 b'[D][2464]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3467]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][213]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][213]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][317]\tRETRANS set to 5.\n'
 b'[V][317]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][621]\tMAC Sending data.\n'
 b'[T][624]\tMAC Preparing frame.\n'
 b'[T][627]\tMAC Fill header.\n'
 b'[T][629]\tMAC Copy payload.\n'
 b'[T][632]\tMAC Dispatching frame.\n'
 b'[T][635]\tMAC Find buffer.\n'
 b'[T][637]\tMAC Fill buffer.\n'
 b'[T][640]\tPHY FEC add MAC CRC.\n'
 b'[T][642]\tPHY Prepare header.\n'
 b'[T][645]\tPHY Calc CRC.\n'
 b'[T][647]\tPHY Dispatching frame to PHYH\n'
 b'[T][651]\tPHYH Dispatching frame.\n'
 b'[T][654]\tPHYH New data packet.\n'
 b'[T][657]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][795]\tMAC Done sending.\n'
 b'[V][798]\tMAC MAC data sent.\n'
 b'[D][798]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
1
16
639
795]\n'
 b'[V][884]\tMAC MAC data timeout.\n'
 b'[T][884]\tMAC Dispatching frame.\n'
 b'[T][890]\tMAC Find buffer.\n'
 b'[T][892]\tMAC Fill buffer.\n'
 b'[T][895]\tPHY FEC add MAC CRC.\n'
 b'[T][898]\tPHY Prepare header.\n'
 b'[T][900]\tPHY Calc CRC.\n'
 b'[T][903]\tPHY Dispatching frame to PHYH\n'
 b'[T][906]\tPHYH Dispatching frame.\n'
 b'[T][909]\tPHYH New data packet.\n'
 b'[T][1060]\tMAC Done sending.\n'
 b'[V][1063]\tMAC MAC data sent.\n'
 b'[D][1064]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
11
32
895
1060]\n'
 b'[V][1149]\tMAC MAC data timeout.\n'
 b'[T][1149]\tMAC Dispatching frame.\n'
 b'[T][1155]\tMAC Find buffer.\n'
 b'[T][1158]\tMAC Fill buffer.\n'
 b'[T][1161]\tPHY FEC add MAC CRC.\n'
 b'[T][1164]\tPHY Prepare header.\n'
 b'[T][1166]\tPHY Calc CRC.\n'
 b'[T][1169]\tPHY Dispatching frame to PHYH\n'
 b'[T][1172]\tPHYH Dispatching frame.\n'
 b'[T][1176]\tPHYH New data packet.\n'
 b'[T][1366]\tMAC Done sending.\n'
 b'[V][1369]\tMAC MAC data sent.\n'
 b'[D][1370]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
51
64
1160
1366]\n'
 b'[V][1455]\tMAC MAC data timeout.\n'
 b'[T][1455]\tMAC Dispatching frame.\n'
 b'[T][1461]\tMAC Find buffer.\n'
 b'[T][1464]\tMAC Fill buffer.\n'
 b'[T][1467]\tPHY FEC add MAC CRC.\n'
 b'[T][1470]\tPHY Prepare header.\n'
 b'[T][1472]\tPHY Calc CRC.\n'
 b'[T][1475]\tPHY Dispatching frame to PHYH\n'
 b'[T][1478]\tPHYH Dispatching frame.\n'
 b'[T][1482]\tPHYH New data packet.\n'
 b'[T][1644]\tMAC Done sending.\n'
 b'[V][1647]\tMAC MAC data sent.\n'
 b'[D][1647]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
128
1466
1644]\n'
 b'[V][1733]\tMAC MAC data timeout.\n'
 b'[T][1733]\tMAC Dispatching frame.\n'
 b'[T][1739]\tMAC Find buffer.\n'
 b'[T][1742]\tMAC Fill buffer.\n'
 b'[T][1744]\tPHY FEC add MAC CRC.\n'
 b'[T][1747]\tPHY Prepare header.\n'
 b'[T][1750]\tPHY Calc CRC.\n'
 b'[T][1753]\tPHY Dispatching frame to PHYH\n'
 b'[T][1756]\tPHYH Dispatching frame.\n'
 b'[T][1760]\tPHYH New data packet.\n'
 b'[T][1969]\tMAC Done sending.\n'
 b'[V][1972]\tMAC MAC data sent.\n'
 b'[D][1973]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
70
128
1744
1969]\n'
 b'[V][2058]\tMAC MAC data timeout.\n'
 b'[T][2058]\tMAC Dispatching frame.\n'
 b'[T][2064]\tMAC Find buffer.\n'
 b'[T][2067]\tMAC Fill buffer.\n'
 b'[T][2069]\tPHY FEC add MAC CRC.\n'
 b'[T][2072]\tPHY Prepare header.\n'
 b'[T][2075]\tPHY Calc CRC.\n'
 b'[T][2078]\tPHY Dispatching frame to PHYH\n'
 b'[T][2081]\tPHYH Dispatching frame.\n'
 b'[T][2085]\tPHYH New data packet.\n'
 b'[T][2230]\tMAC Done sending.\n'
 b'[V][2233]\tMAC MAC data sent.\n'
 b'[D][2234]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
6
128
2069
2230]\n'
 b'[V][2319]\tMAC MAC data timeout.\n'
 b'[D][2319]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3321]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][209]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][209]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][313]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][413]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][414]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][621]\tMAC Sending data.\n'
 b'[T][623]\tMAC Preparing frame.\n'
 b'[T][626]\tMAC Fill header.\n'
 b'[T][629]\tMAC Copy payload.\n'
 b'[T][631]\tMAC Dispatching frame.\n'
 b'[T][634]\tMAC Find buffer.\n'
 b'[T][637]\tMAC Fill buffer.\n'
 b'[T][639]\tPHY FEC add MAC CRC.\n'
 b'[T][642]\tPHY Prepare header.\n'
 b'[T][645]\tPHY Calc CRC.\n'
 b'[T][647]\tPHY Dispatching frame to PHYH\n'
 b'[T][651]\tPHYH Dispatching frame.\n'
 b'[T][654]\tPHYH New data packet.\n'
 b'[T][657]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][799]\tMAC Done sending.\n'
 b'[V][802]\tMAC MAC data sent.\n'
 b'[D][802]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
639
799]\n'
 b'[V][888]\tMAC MAC data timeout.\n'
 b'[T][888]\tMAC Dispatching frame.\n'
 b'[T][894]\tMAC Find buffer.\n'
 b'[T][896]\tMAC Fill buffer.\n'
 b'[T][899]\tPHY FEC add MAC CRC.\n'
 b'[T][901]\tPHY Prepare header.\n'
 b'[T][904]\tPHY Calc CRC.\n'
 b'[T][907]\tPHY Dispatching frame to PHYH\n'
 b'[T][910]\tPHYH Dispatching frame.\n'
 b'[T][913]\tPHYH New data packet.\n'
 b'[T][1063]\tMAC Done sending.\n'
 b'[V][1066]\tMAC MAC data sent.\n'
 b'[D][1067]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
10
32
899
1063]\n'
 b'[V][1152]\tMAC MAC data timeout.\n'
 b'[T][1152]\tMAC Dispatching frame.\n'
 b'[T][1158]\tMAC Find buffer.\n'
 b'[T][1161]\tMAC Fill buffer.\n'
 b'[T][1164]\tPHY FEC add MAC CRC.\n'
 b'[T][1167]\tPHY Prepare header.\n'
 b'[T][1169]\tPHY Calc CRC.\n'
 b'[T][1172]\tPHY Dispatching frame to PHYH\n'
 b'[T][1175]\tPHYH Dispatching frame.\n'
 b'[T][1179]\tPHYH New data packet.\n'
 b'[T][1357]\tMAC Done sending.\n'
 b'[V][1360]\tMAC MAC data sent.\n'
 b'[D][1361]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
39
64
1163
1357]\n'
 b'[V][1446]\tMAC MAC data timeout.\n'
 b'[T][1446]\tMAC Dispatching frame.\n'
 b'[T][1452]\tMAC Find buffer.\n'
 b'[T][1455]\tMAC Fill buffer.\n'
 b'[T][1457]\tPHY FEC add MAC CRC.\n'
 b'[T][1460]\tPHY Prepare header.\n'
 b'[T][1463]\tPHY Calc CRC.\n'
 b'[T][1466]\tPHY Dispatching frame to PHYH\n'
 b'[T][1469]\tPHYH Dispatching frame.\n'
 b'[T][1473]\tPHYH New data packet.\n'
 b'[T][1663]\tMAC Done sending.\n'
 b'[V][1666]\tMAC MAC data sent.\n'
 b'[D][1667]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
51
128
1457
1663]\n'
 b'[V][1752]\tMAC MAC data timeout.\n'
 b'[T][1752]\tMAC Dispatching frame.\n'
 b'[T][1758]\tMAC Find buffer.\n'
 b'[T][1761]\tMAC Fill buffer.\n'
 b'[T][1763]\tPHY FEC add MAC CRC.\n'
 b'[T][1766]\tPHY Prepare header.\n'
 b'[T][1769]\tPHY Calc CRC.\n'
 b'[T][1772]\tPHY Dispatching frame to PHYH\n'
 b'[T][1775]\tPHYH Dispatching frame.\n'
 b'[T][1779]\tPHYH New data packet.\n'
 b'[T][1977]\tMAC Done sending.\n'
 b'[V][1980]\tMAC MAC data sent.\n'
 b'[D][1981]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
59
128
1763
1977]\n'
 b'[V][2066]\tMAC MAC data timeout.\n'
 b'[T][2066]\tMAC Dispatching frame.\n'
 b'[T][2072]\tMAC Find buffer.\n'
 b'[T][2075]\tMAC Fill buffer.\n'
 b'[T][2077]\tPHY FEC add MAC CRC.\n'
 b'[T][2080]\tPHY Prepare header.\n'
 b'[T][2083]\tPHY Calc CRC.\n'
 b'[T][2086]\tPHY Dispatching frame to PHYH\n'
 b'[T][2089]\tPHYH Dispatching frame.\n'
 b'[T][2093]\tPHYH New data packet.\n'
 b'[T][2309]\tMAC Done sending.\n'
 b'[V][2312]\tMAC MAC data sent.\n'
 b'[D][2313]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
77
128
2077
2309]\n'
 b'[V][2398]\tMAC MAC data timeout.\n'
 b'[D][2398]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3399]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][211]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][315]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][418]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][626]\tMAC Sending data.\n'
 b'[T][629]\tMAC Preparing frame.\n'
 b'[T][632]\tMAC Fill header.\n'
 b'[T][634]\tMAC Copy payload.\n'
 b'[T][637]\tMAC Dispatching frame.\n'
 b'[T][640]\tMAC Find buffer.\n'
 b'[T][642]\tMAC Fill buffer.\n'
 b'[T][645]\tPHY FEC add MAC CRC.\n'
 b'[T][647]\tPHY Prepare header.\n'
 b'[T][650]\tPHY Calc CRC.\n'
 b'[T][652]\tPHY Dispatching frame to PHYH\n'
 b'[T][656]\tPHYH Dispatching frame.\n'
 b'[T][659]\tPHYH New data packet.\n'
 b'[T][662]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][808]\tMAC Done sending.\n'
 b'[V][811]\tMAC MAC data sent.\n'
 b'[D][811]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
9
16
644
808]\n'
 b'[V][897]\tMAC MAC data timeout.\n'
 b'[T][897]\tMAC Dispatching frame.\n'
 b'[T][903]\tMAC Find buffer.\n'
 b'[T][905]\tMAC Fill buffer.\n'
 b'[T][908]\tPHY FEC add MAC CRC.\n'
 b'[T][911]\tPHY Prepare header.\n'
 b'[T][913]\tPHY Calc CRC.\n'
 b'[T][916]\tPHY Dispatching frame to PHYH\n'
 b'[T][919]\tPHYH Dispatching frame.\n'
 b'[T][922]\tPHYH New data packet.\n'
 b'[T][1066]\tMAC Done sending.\n'
 b'[V][1069]\tMAC MAC data sent.\n'
 b'[D][1070]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
4
32
908
1066]\n'
 b'[V][1155]\tMAC MAC data timeout.\n'
 b'[T][1155]\tMAC Dispatching frame.\n'
 b'[T][1161]\tMAC Find buffer.\n'
 b'[T][1164]\tMAC Fill buffer.\n'
 b'[T][1166]\tPHY FEC add MAC CRC.\n'
 b'[T][1169]\tPHY Prepare header.\n'
 b'[T][1172]\tPHY Calc CRC.\n'
 b'[T][1175]\tPHY Dispatching frame to PHYH\n'
 b'[T][1178]\tPHYH Dispatching frame.\n'
 b'[T][1182]\tPHYH New data packet.\n'
 b'[T][1369]\tMAC Done sending.\n'
 b'[V][1372]\tMAC MAC data sent.\n'
 b'[D][1373]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
48
64
1166
1369]\n'
 b'[V][1458]\tMAC MAC data timeout.\n'
 b'[T][1458]\tMAC Dispatching frame.\n'
 b'[T][1464]\tMAC Find buffer.\n'
 b'[T][1467]\tMAC Fill buffer.\n'
 b'[T][1470]\tPHY FEC add MAC CRC.\n'
 b'[T][1473]\tPHY Prepare header.\n'
 b'[T][1475]\tPHY Calc CRC.\n'
 b'[T][1478]\tPHY Dispatching frame to PHYH\n'
 b'[T][1481]\tPHYH Dispatching frame.\n'
 b'[T][1485]\tPHYH New data packet.\n'
 b'[T][1728]\tMAC Done sending.\n'
 b'[V][1731]\tMAC MAC data sent.\n'
 b'[D][1732]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
104
128
1469
1728]\n'
 b'[V][1817]\tMAC MAC data timeout.\n'
 b'[T][1817]\tMAC Dispatching frame.\n'
 b'[T][1823]\tMAC Find buffer.\n'
 b'[T][1826]\tMAC Fill buffer.\n'
 b'[T][1828]\tPHY FEC add MAC CRC.\n'
 b'[T][1831]\tPHY Prepare header.\n'
 b'[T][1834]\tPHY Calc CRC.\n'
 b'[T][1837]\tPHY Dispatching frame to PHYH\n'
 b'[T][1840]\tPHYH Dispatching frame.\n'
 b'[T][1844]\tPHYH New data packet.\n'
 b'[T][2025]\tMAC Done sending.\n'
 b'[V][2028]\tMAC MAC data sent.\n'
 b'[D][2029]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
42
128
1828
2025]\n'
 b'[V][2114]\tMAC MAC data timeout.\n'
 b'[T][2114]\tMAC Dispatching frame.\n'
 b'[T][2120]\tMAC Find buffer.\n'
 b'[T][2123]\tMAC Fill buffer.\n'
 b'[T][2126]\tPHY FEC add MAC CRC.\n'
 b'[T][2129]\tPHY Prepare header.\n'
 b'[T][2131]\tPHY Calc CRC.\n'
 b'[T][2134]\tPHY Dispatching frame to PHYH\n'
 b'[T][2137]\tPHYH Dispatching frame.\n'
 b'[T][2141]\tPHYH New data packet.\n'
 b'[T][2346]\tMAC Done sending.\n'
 b'[V][2349]\tMAC MAC data sent.\n'
 b'[D][2350]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
66
128
2125
2346]\n'
 b'[V][2435]\tMAC MAC data timeout.\n'
 b'[D][2435]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3441]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][210]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][314]\tRETRANS set to 5.\n'
 b'[V][315]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][624]\tMAC Sending data.\n'
 b'[T][627]\tMAC Preparing frame.\n'
 b'[T][630]\tMAC Fill header.\n'
 b'[T][632]\tMAC Copy payload.\n'
 b'[T][635]\tMAC Dispatching frame.\n'
 b'[T][638]\tMAC Find buffer.\n'
 b'[T][640]\tMAC Fill buffer.\n'
 b'[T][643]\tPHY FEC add MAC CRC.\n'
 b'[T][645]\tPHY Prepare header.\n'
 b'[T][648]\tPHY Calc CRC.\n'
 b'[T][650]\tPHY Dispatching frame to PHYH\n'
 b'[T][654]\tPHYH Dispatching frame.\n'
 b'[T][657]\tPHYH New data packet.\n'
 b'[T][660]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][802]\tMAC Done sending.\n'
 b'[V][805]\tMAC MAC data sent.\n'
 b'[D][805]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
642
802]\n'
 b'[V][891]\tMAC MAC data timeout.\n'
 b'[T][891]\tMAC Dispatching frame.\n'
 b'[T][897]\tMAC Find buffer.\n'
 b'[T][899]\tMAC Fill buffer.\n'
 b'[T][902]\tPHY FEC add MAC CRC.\n'
 b'[T][905]\tPHY Prepare header.\n'
 b'[T][907]\tPHY Calc CRC.\n'
 b'[T][910]\tPHY Dispatching frame to PHYH\n'
 b'[T][913]\tPHYH Dispatching frame.\n'
 b'[T][916]\tPHYH New data packet.\n'
 b'[T][1075]\tMAC Done sending.\n'
 b'[V][1078]\tMAC MAC data sent.\n'
 b'[D][1079]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
19
32
902
1075]\n'
 b'[V][1164]\tMAC MAC data timeout.\n'
 b'[T][1164]\tMAC Dispatching frame.\n'
 b'[T][1170]\tMAC Find buffer.\n'
 b'[T][1173]\tMAC Fill buffer.\n'
 b'[T][1175]\tPHY FEC add MAC CRC.\n'
 b'[T][1178]\tPHY Prepare header.\n'
 b'[T][1181]\tPHY Calc CRC.\n'
 b'[T][1184]\tPHY Dispatching frame to PHYH\n'
 b'[T][1187]\tPHYH Dispatching frame.\n'
 b'[T][1191]\tPHYH New data packet.\n'
 b'[T][1387]\tMAC Done sending.\n'
 b'[V][1390]\tMAC MAC data sent.\n'
 b'[D][1391]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
57
64
1175
1387]\n'
 b'[V][1476]\tMAC MAC data timeout.\n'
 b'[T][1476]\tMAC Dispatching frame.\n'
 b'[T][1482]\tMAC Find buffer.\n'
 b'[T][1485]\tMAC Fill buffer.\n'
 b'[T][1488]\tPHY FEC add MAC CRC.\n'
 b'[T][1491]\tPHY Prepare header.\n'
 b'[T][1493]\tPHY Calc CRC.\n'
 b'[T][1496]\tPHY Dispatching frame to PHYH\n'
 b'[T][1499]\tPHYH Dispatching frame.\n'
 b'[T][1503]\tPHYH New data packet.\n'
 b'[T][1751]\tMAC Done sending.\n'
 b'[V][1754]\tMAC MAC data sent.\n'
 b'[D][1755]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
109
128
1487
1751]\n'
 b'[V][1840]\tMAC MAC data timeout.\n'
 b'[T][1840]\tMAC Dispatching frame.\n'
 b'[T][1846]\tMAC Find buffer.\n'
 b'[T][1849]\tMAC Fill buffer.\n'
 b'[T][1851]\tPHY FEC add MAC CRC.\n'
 b'[T][1854]\tPHY Prepare header.\n'
 b'[T][1857]\tPHY Calc CRC.\n'
 b'[T][1860]\tPHY Dispatching frame to PHYH\n'
 b'[T][1863]\tPHYH Dispatching frame.\n'
 b'[T][1867]\tPHYH New data packet.\n'
 b'[T][2024]\tMAC Done sending.\n'
 b'[V][2027]\tMAC MAC data sent.\n'
 b'[D][2028]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
18
128
1851
2024]\n'
 b'[V][2113]\tMAC MAC data timeout.\n'
 b'[T][2113]\tMAC Dispatching frame.\n'
 b'[T][2119]\tMAC Find buffer.\n'
 b'[T][2122]\tMAC Fill buffer.\n'
 b'[T][2124]\tPHY FEC add MAC CRC.\n'
 b'[T][2127]\tPHY Prepare header.\n'
 b'[T][2130]\tPHY Calc CRC.\n'
 b'[T][2133]\tPHY Dispatching frame to PHYH\n'
 b'[T][2136]\tPHYH Dispatching frame.\n'
 b'[T][2140]\tPHYH New data packet.\n'
 b'[T][2288]\tMAC Done sending.\n'
 b'[V][2291]\tMAC MAC data sent.\n'
 b'[D][2292]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
9
128
2124
2288]\n'
 b'[V][2377]\tMAC MAC data timeout.\n'
 b'[D][2377]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3379]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][213]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][317]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][421]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][422]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][629]\tMAC Sending data.\n'
 b'[T][632]\tMAC Preparing frame.\n'
 b'[T][635]\tMAC Fill header.\n'
 b'[T][637]\tMAC Copy payload.\n'
 b'[T][640]\tMAC Dispatching frame.\n'
 b'[T][643]\tMAC Find buffer.\n'
 b'[T][646]\tMAC Fill buffer.\n'
 b'[T][648]\tPHY FEC add MAC CRC.\n'
 b'[T][651]\tPHY Prepare header.\n'
 b'[T][654]\tPHY Calc CRC.\n'
 b'[T][656]\tPHY Dispatching frame to PHYH\n'
 b'[T][660]\tPHYH Dispatching frame.\n'
 b'[T][663]\tPHYH New data packet.\n'
 b'[T][666]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][813]\tMAC Done sending.\n'
 b'[V][816]\tMAC MAC data sent.\n'
 b'[D][816]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
10
16
648
813]\n'
 b'[V][902]\tMAC MAC data timeout.\n'
 b'[T][902]\tMAC Dispatching frame.\n'
 b'[T][908]\tMAC Find buffer.\n'
 b'[T][910]\tMAC Fill buffer.\n'
 b'[T][913]\tPHY FEC add MAC CRC.\n'
 b'[T][916]\tPHY Prepare header.\n'
 b'[T][918]\tPHY Calc CRC.\n'
 b'[T][921]\tPHY Dispatching frame to PHYH\n'
 b'[T][924]\tPHYH Dispatching frame.\n'
 b'[T][927]\tPHYH New data packet.\n'
 b'[T][1092]\tMAC Done sending.\n'
 b'[V][1095]\tMAC MAC data sent.\n'
 b'[D][1096]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
32
913
1092]\n'
 b'[V][1181]\tMAC MAC data timeout.\n'
 b'[T][1181]\tMAC Dispatching frame.\n'
 b'[T][1187]\tMAC Find buffer.\n'
 b'[T][1190]\tMAC Fill buffer.\n'
 b'[T][1193]\tPHY FEC add MAC CRC.\n'
 b'[T][1196]\tPHY Prepare header.\n'
 b'[T][1198]\tPHY Calc CRC.\n'
 b'[T][1201]\tPHY Dispatching frame to PHYH\n'
 b'[T][1204]\tPHYH Dispatching frame.\n'
 b'[T][1208]\tPHYH New data packet.\n'
 b'[T][1375]\tMAC Done sending.\n'
 b'[V][1378]\tMAC MAC data sent.\n'
 b'[D][1379]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
28
64
1192
1375]\n'
 b'[V][1464]\tMAC MAC data timeout.\n'
 b'[T][1464]\tMAC Dispatching frame.\n'
 b'[T][1470]\tMAC Find buffer.\n'
 b'[T][1473]\tMAC Fill buffer.\n'
 b'[T][1476]\tPHY FEC add MAC CRC.\n'
 b'[T][1479]\tPHY Prepare header.\n'
 b'[T][1481]\tPHY Calc CRC.\n'
 b'[T][1484]\tPHY Dispatching frame to PHYH\n'
 b'[T][1487]\tPHYH Dispatching frame.\n'
 b'[T][1491]\tPHYH New data packet.\n'
 b'[T][1724]\tMAC Done sending.\n'
 b'[V][1727]\tMAC MAC data sent.\n'
 b'[D][1728]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
94
128
1476
1724]\n'
 b'[V][1813]\tMAC MAC data timeout.\n'
 b'[T][1813]\tMAC Dispatching frame.\n'
 b'[T][1819]\tMAC Find buffer.\n'
 b'[T][1822]\tMAC Fill buffer.\n'
 b'[T][1825]\tPHY FEC add MAC CRC.\n'
 b'[T][1828]\tPHY Prepare header.\n'
 b'[T][1830]\tPHY Calc CRC.\n'
 b'[T][1833]\tPHY Dispatching frame to PHYH\n'
 b'[T][1836]\tPHYH Dispatching frame.\n'
 b'[T][1840]\tPHYH New data packet.\n'
 b'[T][2022]\tMAC Done sending.\n'
 b'[V][2025]\tMAC MAC data sent.\n'
 b'[D][2025]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
43
128
1825
2022]\n'
 b'[V][2111]\tMAC MAC data timeout.\n'
 b'[T][2111]\tMAC Dispatching frame.\n'
 b'[T][2117]\tMAC Find buffer.\n'
 b'[T][2120]\tMAC Fill buffer.\n'
 b'[T][2123]\tPHY FEC add MAC CRC.\n'
 b'[T][2125]\tPHY Prepare header.\n'
 b'[T][2128]\tPHY Calc CRC.\n'
 b'[T][2131]\tPHY Dispatching frame to PHYH\n'
 b'[T][2134]\tPHYH Dispatching frame.\n'
 b'[T][2138]\tPHYH New data packet.\n'
 b'[T][2377]\tMAC Done sending.\n'
 b'[V][2380]\tMAC MAC data sent.\n'
 b'[D][2381]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
100
128
2122
2377]\n'
 b'[V][2466]\tMAC MAC data timeout.\n'
 b'[D][2466]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3471]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][210]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][211]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][315]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][626]\tMAC Sending data.\n'
 b'[T][628]\tMAC Preparing frame.\n'
 b'[T][631]\tMAC Fill header.\n'
 b'[T][634]\tMAC Copy payload.\n'
 b'[T][636]\tMAC Dispatching frame.\n'
 b'[T][639]\tMAC Find buffer.\n'
 b'[T][642]\tMAC Fill buffer.\n'
 b'[T][644]\tPHY FEC add MAC CRC.\n'
 b'[T][647]\tPHY Prepare header.\n'
 b'[T][650]\tPHY Calc CRC.\n'
 b'[T][652]\tPHY Dispatching frame to PHYH\n'
 b'[T][656]\tPHYH Dispatching frame.\n'
 b'[T][659]\tPHYH New data packet.\n'
 b'[T][662]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][804]\tMAC Done sending.\n'
 b'[V][807]\tMAC MAC data sent.\n'
 b'[D][807]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
644
804]\n'
 b'[V][893]\tMAC MAC data timeout.\n'
 b'[T][893]\tMAC Dispatching frame.\n'
 b'[T][899]\tMAC Find buffer.\n'
 b'[T][901]\tMAC Fill buffer.\n'
 b'[T][904]\tPHY FEC add MAC CRC.\n'
 b'[T][907]\tPHY Prepare header.\n'
 b'[T][909]\tPHY Calc CRC.\n'
 b'[T][912]\tPHY Dispatching frame to PHYH\n'
 b'[T][915]\tPHYH Dispatching frame.\n'
 b'[T][918]\tPHYH New data packet.\n'
 b'[T][1072]\tMAC Done sending.\n'
 b'[V][1075]\tMAC MAC data sent.\n'
 b'[D][1076]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
14
32
904
1072]\n'
 b'[V][1161]\tMAC MAC data timeout.\n'
 b'[T][1161]\tMAC Dispatching frame.\n'
 b'[T][1167]\tMAC Find buffer.\n'
 b'[T][1170]\tMAC Fill buffer.\n'
 b'[T][1173]\tPHY FEC add MAC CRC.\n'
 b'[T][1176]\tPHY Prepare header.\n'
 b'[T][1178]\tPHY Calc CRC.\n'
 b'[T][1181]\tPHY Dispatching frame to PHYH\n'
 b'[T][1184]\tPHYH Dispatching frame.\n'
 b'[T][1188]\tPHYH New data packet.\n'
 b'[T][1365]\tMAC Done sending.\n'
 b'[V][1368]\tMAC MAC data sent.\n'
 b'[D][1369]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
38
64
1172
1365]\n'
 b'[V][1454]\tMAC MAC data timeout.\n'
 b'[T][1454]\tMAC Dispatching frame.\n'
 b'[T][1460]\tMAC Find buffer.\n'
 b'[T][1463]\tMAC Fill buffer.\n'
 b'[T][1466]\tPHY FEC add MAC CRC.\n'
 b'[T][1469]\tPHY Prepare header.\n'
 b'[T][1471]\tPHY Calc CRC.\n'
 b'[T][1474]\tPHY Dispatching frame to PHYH\n'
 b'[T][1477]\tPHYH Dispatching frame.\n'
 b'[T][1481]\tPHYH New data packet.\n'
 b'[T][1675]\tMAC Done sending.\n'
 b'[V][1678]\tMAC MAC data sent.\n'
 b'[D][1679]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
55
128
1465
1675]\n'
 b'[V][1764]\tMAC MAC data timeout.\n'
 b'[T][1764]\tMAC Dispatching frame.\n'
 b'[T][1770]\tMAC Find buffer.\n'
 b'[T][1773]\tMAC Fill buffer.\n'
 b'[T][1776]\tPHY FEC add MAC CRC.\n'
 b'[T][1779]\tPHY Prepare header.\n'
 b'[T][1781]\tPHY Calc CRC.\n'
 b'[T][1784]\tPHY Dispatching frame to PHYH\n'
 b'[T][1787]\tPHYH Dispatching frame.\n'
 b'[T][1791]\tPHYH New data packet.\n'
 b'[T][1957]\tMAC Done sending.\n'
 b'[V][1960]\tMAC MAC data sent.\n'
 b'[D][1961]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
27
128
1775
1957]\n'
 b'[V][2046]\tMAC MAC data timeout.\n'
 b'[T][2046]\tMAC Dispatching frame.\n'
 b'[T][2052]\tMAC Find buffer.\n'
 b'[T][2055]\tMAC Fill buffer.\n'
 b'[T][2058]\tPHY FEC add MAC CRC.\n'
 b'[T][2061]\tPHY Prepare header.\n'
 b'[T][2063]\tPHY Calc CRC.\n'
 b'[T][2066]\tPHY Dispatching frame to PHYH\n'
 b'[T][2069]\tPHYH Dispatching frame.\n'
 b'[T][2073]\tPHYH New data packet.\n'
 b'[T][2309]\tMAC Done sending.\n'
 b'[V][2312]\tMAC MAC data sent.\n'
 b'[D][2313]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
97
128
2057
2309]\n'
 b'[V][2398]\tMAC MAC data timeout.\n'
 b'[D][2398]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3406]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][209]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][314]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][625]\tMAC Sending data.\n'
 b'[T][627]\tMAC Preparing frame.\n'
 b'[T][630]\tMAC Fill header.\n'
 b'[T][633]\tMAC Copy payload.\n'
 b'[T][635]\tMAC Dispatching frame.\n'
 b'[T][638]\tMAC Find buffer.\n'
 b'[T][641]\tMAC Fill buffer.\n'
 b'[T][643]\tPHY FEC add MAC CRC.\n'
 b'[T][646]\tPHY Prepare header.\n'
 b'[T][649]\tPHY Calc CRC.\n'
 b'[T][651]\tPHY Dispatching frame to PHYH\n'
 b'[T][655]\tPHYH Dispatching frame.\n'
 b'[T][658]\tPHYH New data packet.\n'
 b'[T][661]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][811]\tMAC Done sending.\n'
 b'[V][814]\tMAC MAC data sent.\n'
 b'[D][814]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
13
16
643
811]\n'
 b'[V][900]\tMAC MAC data timeout.\n'
 b'[T][900]\tMAC Dispatching frame.\n'
 b'[T][906]\tMAC Find buffer.\n'
 b'[T][908]\tMAC Fill buffer.\n'
 b'[T][911]\tPHY FEC add MAC CRC.\n'
 b'[T][914]\tPHY Prepare header.\n'
 b'[T][916]\tPHY Calc CRC.\n'
 b'[T][919]\tPHY Dispatching frame to PHYH\n'
 b'[T][922]\tPHYH Dispatching frame.\n'
 b'[T][925]\tPHYH New data packet.\n'
 b'[T][1066]\tMAC Done sending.\n'
 b'[V][1069]\tMAC MAC data sent.\n'
 b'[D][1070]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
1
32
911
1066]\n'
 b'[V][1155]\tMAC MAC data timeout.\n'
 b'[T][1155]\tMAC Dispatching frame.\n'
 b'[T][1161]\tMAC Find buffer.\n'
 b'[T][1164]\tMAC Fill buffer.\n'
 b'[T][1167]\tPHY FEC add MAC CRC.\n'
 b'[T][1169]\tPHY Prepare header.\n'
 b'[T][1172]\tPHY Calc CRC.\n'
 b'[T][1175]\tPHY Dispatching frame to PHYH\n'
 b'[T][1178]\tPHYH Dispatching frame.\n'
 b'[T][1182]\tPHYH New data packet.\n'
 b'[T][1342]\tMAC Done sending.\n'
 b'[V][1345]\tMAC MAC data sent.\n'
 b'[D][1346]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
21
64
1166
1342]\n'
 b'[V][1431]\tMAC MAC data timeout.\n'
 b'[T][1431]\tMAC Dispatching frame.\n'
 b'[T][1437]\tMAC Find buffer.\n'
 b'[T][1440]\tMAC Fill buffer.\n'
 b'[T][1443]\tPHY FEC add MAC CRC.\n'
 b'[T][1446]\tPHY Prepare header.\n'
 b'[T][1448]\tPHY Calc CRC.\n'
 b'[T][1451]\tPHY Dispatching frame to PHYH\n'
 b'[T][1454]\tPHYH Dispatching frame.\n'
 b'[T][1458]\tPHYH New data packet.\n'
 b'[T][1697]\tMAC Done sending.\n'
 b'[V][1700]\tMAC MAC data sent.\n'
 b'[D][1701]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
100
128
1442
1697]\n'
 b'[V][1786]\tMAC MAC data timeout.\n'
 b'[T][1786]\tMAC Dispatching frame.\n'
 b'[T][1792]\tMAC Find buffer.\n'
 b'[T][1795]\tMAC Fill buffer.\n'
 b'[T][1797]\tPHY FEC add MAC CRC.\n'
 b'[T][1800]\tPHY Prepare header.\n'
 b'[T][1803]\tPHY Calc CRC.\n'
 b'[T][1806]\tPHY Dispatching frame to PHYH\n'
 b'[T][1809]\tPHYH Dispatching frame.\n'
 b'[T][1813]\tPHYH New data packet.\n'
 b'[T][1996]\tMAC Done sending.\n'
 b'[V][1999]\tMAC MAC data sent.\n'
 b'[D][2000]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
44
128
1797
1996]\n'
 b'[V][2085]\tMAC MAC data timeout.\n'
 b'[T][2085]\tMAC Dispatching frame.\n'
 b'[T][2091]\tMAC Find buffer.\n'
 b'[T][2094]\tMAC Fill buffer.\n'
 b'[T][2096]\tPHY FEC add MAC CRC.\n'
 b'[T][2099]\tPHY Prepare header.\n'
 b'[T][2102]\tPHY Calc CRC.\n'
 b'[T][2105]\tPHY Dispatching frame to PHYH\n'
 b'[T][2108]\tPHYH Dispatching frame.\n'
 b'[T][2112]\tPHYH New data packet.\n'
 b'[T][2266]\tMAC Done sending.\n'
 b'[V][2269]\tMAC MAC data sent.\n'
 b'[D][2269]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
15
128
2096
2266]\n'
 b'[V][2355]\tMAC MAC data timeout.\n'
 b'[D][2355]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3361]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][214]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][422]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][423]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][629]\tMAC Sending data.\n'
 b'[T][631]\tMAC Preparing frame.\n'
 b'[T][634]\tMAC Fill header.\n'
 b'[T][637]\tMAC Copy payload.\n'
 b'[T][639]\tMAC Dispatching frame.\n'
 b'[T][642]\tMAC Find buffer.\n'
 b'[T][645]\tMAC Fill buffer.\n'
 b'[T][647]\tPHY FEC add MAC CRC.\n'
 b'[T][650]\tPHY Prepare header.\n'
 b'[T][653]\tPHY Calc CRC.\n'
 b'[T][655]\tPHY Dispatching frame to PHYH\n'
 b'[T][659]\tPHYH Dispatching frame.\n'
 b'[T][662]\tPHYH New data packet.\n'
 b'[T][665]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][814]\tMAC Done sending.\n'
 b'[V][817]\tMAC MAC data sent.\n'
 b'[D][817]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
12
16
647
814]\n'
 b'[V][903]\tMAC MAC data timeout.\n'
 b'[T][903]\tMAC Dispatching frame.\n'
 b'[T][909]\tMAC Find buffer.\n'
 b'[T][911]\tMAC Fill buffer.\n'
 b'[T][914]\tPHY FEC add MAC CRC.\n'
 b'[T][917]\tPHY Prepare header.\n'
 b'[T][919]\tPHY Calc CRC.\n'
 b'[T][922]\tPHY Dispatching frame to PHYH\n'
 b'[T][925]\tPHYH Dispatching frame.\n'
 b'[T][928]\tPHYH New data packet.\n'
 b'[T][1088]\tMAC Done sending.\n'
 b'[V][1091]\tMAC MAC data sent.\n'
 b'[D][1092]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
20
32
914
1088]\n'
 b'[V][1177]\tMAC MAC data timeout.\n'
 b'[T][1177]\tMAC Dispatching frame.\n'
 b'[T][1183]\tMAC Find buffer.\n'
 b'[T][1186]\tMAC Fill buffer.\n'
 b'[T][1188]\tPHY FEC add MAC CRC.\n'
 b'[T][1191]\tPHY Prepare header.\n'
 b'[T][1194]\tPHY Calc CRC.\n'
 b'[T][1197]\tPHY Dispatching frame to PHYH\n'
 b'[T][1200]\tPHYH Dispatching frame.\n'
 b'[T][1204]\tPHYH New data packet.\n'
 b'[T][1392]\tMAC Done sending.\n'
 b'[V][1395]\tMAC MAC data sent.\n'
 b'[D][1396]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
49
64
1188
1392]\n'
 b'[V][1481]\tMAC MAC data timeout.\n'
 b'[T][1481]\tMAC Dispatching frame.\n'
 b'[T][1487]\tMAC Find buffer.\n'
 b'[T][1490]\tMAC Fill buffer.\n'
 b'[T][1492]\tPHY FEC add MAC CRC.\n'
 b'[T][1495]\tPHY Prepare header.\n'
 b'[T][1498]\tPHY Calc CRC.\n'
 b'[T][1501]\tPHY Dispatching frame to PHYH\n'
 b'[T][1504]\tPHYH Dispatching frame.\n'
 b'[T][1508]\tPHYH New data packet.\n'
 b'[T][1687]\tMAC Done sending.\n'
 b'[V][1690]\tMAC MAC data sent.\n'
 b'[D][1691]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
40
128
1492
1687]\n'
 b'[V][1776]\tMAC MAC data timeout.\n'
 b'[T][1776]\tMAC Dispatching frame.\n'
 b'[T][1782]\tMAC Find buffer.\n'
 b'[T][1785]\tMAC Fill buffer.\n'
 b'[T][1787]\tPHY FEC add MAC CRC.\n'
 b'[T][1790]\tPHY Prepare header.\n'
 b'[T][1793]\tPHY Calc CRC.\n'
 b'[T][1796]\tPHY Dispatching frame to PHYH\n'
 b'[T][1799]\tPHYH Dispatching frame.\n'
 b'[T][1803]\tPHYH New data packet.\n'
 b'[T][1969]\tMAC Done sending.\n'
 b'[V][1972]\tMAC MAC data sent.\n'
 b'[D][1973]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
27
128
1787
1969]\n'
 b'[V][2058]\tMAC MAC data timeout.\n'
 b'[T][2058]\tMAC Dispatching frame.\n'
 b'[T][2064]\tMAC Find buffer.\n'
 b'[T][2067]\tMAC Fill buffer.\n'
 b'[T][2070]\tPHY FEC add MAC CRC.\n'
 b'[T][2073]\tPHY Prepare header.\n'
 b'[T][2075]\tPHY Calc CRC.\n'
 b'[T][2078]\tPHY Dispatching frame to PHYH\n'
 b'[T][2081]\tPHYH Dispatching frame.\n'
 b'[T][2085]\tPHYH New data packet.\n'
 b'[T][2286]\tMAC Done sending.\n'
 b'[V][2289]\tMAC MAC data sent.\n'
 b'[D][2290]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
62
128
2069
2286]\n'
 b'[V][2375]\tMAC MAC data timeout.\n'
 b'[D][2375]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3381]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][210]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][312]\tRETRANS set to 5.\n'
 b'[V][313]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][623]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][628]\tMAC Fill header.\n'
 b'[T][631]\tMAC Copy payload.\n'
 b'[T][633]\tMAC Dispatching frame.\n'
 b'[T][636]\tMAC Find buffer.\n'
 b'[T][639]\tMAC Fill buffer.\n'
 b'[T][641]\tPHY FEC add MAC CRC.\n'
 b'[T][644]\tPHY Prepare header.\n'
 b'[T][647]\tPHY Calc CRC.\n'
 b'[T][649]\tPHY Dispatching frame to PHYH\n'
 b'[T][653]\tPHYH Dispatching frame.\n'
 b'[T][656]\tPHYH New data packet.\n'
 b'[T][659]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][806]\tMAC Done sending.\n'
 b'[V][809]\tMAC MAC data sent.\n'
 b'[D][809]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
10
16
641
806]\n'
 b'[V][895]\tMAC MAC data timeout.\n'
 b'[T][895]\tMAC Dispatching frame.\n'
 b'[T][901]\tMAC Find buffer.\n'
 b'[T][903]\tMAC Fill buffer.\n'
 b'[T][906]\tPHY FEC add MAC CRC.\n'
 b'[T][909]\tPHY Prepare header.\n'
 b'[T][911]\tPHY Calc CRC.\n'
 b'[T][914]\tPHY Dispatching frame to PHYH\n'
 b'[T][917]\tPHYH Dispatching frame.\n'
 b'[T][920]\tPHYH New data packet.\n'
 b'[T][1083]\tMAC Done sending.\n'
 b'[V][1086]\tMAC MAC data sent.\n'
 b'[D][1087]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
32
906
1083]\n'
 b'[V][1172]\tMAC MAC data timeout.\n'
 b'[T][1172]\tMAC Dispatching frame.\n'
 b'[T][1178]\tMAC Find buffer.\n'
 b'[T][1181]\tMAC Fill buffer.\n'
 b'[T][1184]\tPHY FEC add MAC CRC.\n'
 b'[T][1187]\tPHY Prepare header.\n'
 b'[T][1189]\tPHY Calc CRC.\n'
 b'[T][1192]\tPHY Dispatching frame to PHYH\n'
 b'[T][1195]\tPHYH Dispatching frame.\n'
 b'[T][1199]\tPHYH New data packet.\n'
 b'[T][1361]\tMAC Done sending.\n'
 b'[V][1364]\tMAC MAC data sent.\n'
 b'[D][1365]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
64
1183
1361]\n'
 b'[V][1450]\tMAC MAC data timeout.\n'
 b'[T][1450]\tMAC Dispatching frame.\n'
 b'[T][1456]\tMAC Find buffer.\n'
 b'[T][1459]\tMAC Fill buffer.\n'
 b'[T][1462]\tPHY FEC add MAC CRC.\n'
 b'[T][1465]\tPHY Prepare header.\n'
 b'[T][1467]\tPHY Calc CRC.\n'
 b'[T][1470]\tPHY Dispatching frame to PHYH\n'
 b'[T][1473]\tPHYH Dispatching frame.\n'
 b'[T][1477]\tPHYH New data packet.\n'
 b'[T][1618]\tMAC Done sending.\n'
 b'[V][1621]\tMAC MAC data sent.\n'
 b'[D][1622]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
2
128
1461
1618]\n'
 b'[V][1707]\tMAC MAC data timeout.\n'
 b'[T][1707]\tMAC Dispatching frame.\n'
 b'[T][1713]\tMAC Find buffer.\n'
 b'[T][1716]\tMAC Fill buffer.\n'
 b'[T][1719]\tPHY FEC add MAC CRC.\n'
 b'[T][1722]\tPHY Prepare header.\n'
 b'[T][1724]\tPHY Calc CRC.\n'
 b'[T][1727]\tPHY Dispatching frame to PHYH\n'
 b'[T][1730]\tPHYH Dispatching frame.\n'
 b'[T][1734]\tPHYH New data packet.\n'
 b'[T][1896]\tMAC Done sending.\n'
 b'[V][1899]\tMAC MAC data sent.\n'
 b'[D][1900]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
128
1718
1896]\n'
 b'[V][1985]\tMAC MAC data timeout.\n'
 b'[T][1985]\tMAC Dispatching frame.\n'
 b'[T][1991]\tMAC Find buffer.\n'
 b'[T][1994]\tMAC Fill buffer.\n'
 b'[T][1997]\tPHY FEC add MAC CRC.\n'
 b'[T][2000]\tPHY Prepare header.\n'
 b'[T][2002]\tPHY Calc CRC.\n'
 b'[T][2005]\tPHY Dispatching frame to PHYH\n'
 b'[T][2008]\tPHYH Dispatching frame.\n'
 b'[T][2012]\tPHYH New data packet.\n'
 b'[T][2174]\tMAC Done sending.\n'
 b'[V][2177]\tMAC MAC data sent.\n'
 b'[D][2178]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
128
1996
2174]\n'
 b'[V][2263]\tMAC MAC data timeout.\n'
 b'[D][2263]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3267]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][210]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][314]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][416]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][416]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][624]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][629]\tMAC Fill header.\n'
 b'[T][632]\tMAC Copy payload.\n'
 b'[T][634]\tMAC Dispatching frame.\n'
 b'[T][637]\tMAC Find buffer.\n'
 b'[T][640]\tMAC Fill buffer.\n'
 b'[T][642]\tPHY FEC add MAC CRC.\n'
 b'[T][645]\tPHY Prepare header.\n'
 b'[T][648]\tPHY Calc CRC.\n'
 b'[T][650]\tPHY Dispatching frame to PHYH\n'
 b'[T][654]\tPHYH Dispatching frame.\n'
 b'[T][657]\tPHYH New data packet.\n'
 b'[T][660]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][798]\tMAC Done sending.\n'
 b'[V][801]\tMAC MAC data sent.\n'
 b'[D][801]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
1
16
642
798]\n'
 b'[V][887]\tMAC MAC data timeout.\n'
 b'[T][887]\tMAC Dispatching frame.\n'
 b'[T][893]\tMAC Find buffer.\n'
 b'[T][895]\tMAC Fill buffer.\n'
 b'[T][898]\tPHY FEC add MAC CRC.\n'
 b'[T][901]\tPHY Prepare header.\n'
 b'[T][903]\tPHY Calc CRC.\n'
 b'[T][906]\tPHY Dispatching frame to PHYH\n'
 b'[T][909]\tPHYH Dispatching frame.\n'
 b'[T][912]\tPHYH New data packet.\n'
 b'[T][1075]\tMAC Done sending.\n'
 b'[V][1078]\tMAC MAC data sent.\n'
 b'[D][1079]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
32
898
1075]\n'
 b'[V][1164]\tMAC MAC data timeout.\n'
 b'[T][1164]\tMAC Dispatching frame.\n'
 b'[T][1170]\tMAC Find buffer.\n'
 b'[T][1173]\tMAC Fill buffer.\n'
 b'[T][1175]\tPHY FEC add MAC CRC.\n'
 b'[T][1178]\tPHY Prepare header.\n'
 b'[T][1181]\tPHY Calc CRC.\n'
 b'[T][1184]\tPHY Dispatching frame to PHYH\n'
 b'[T][1187]\tPHYH Dispatching frame.\n'
 b'[T][1191]\tPHYH New data packet.\n'
 b'[T][1334]\tMAC Done sending.\n'
 b'[V][1337]\tMAC MAC data sent.\n'
 b'[D][1338]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
4
64
1175
1334]\n'
 b'[V][1423]\tMAC MAC data timeout.\n'
 b'[T][1423]\tMAC Dispatching frame.\n'
 b'[T][1429]\tMAC Find buffer.\n'
 b'[T][1432]\tMAC Fill buffer.\n'
 b'[T][1434]\tPHY FEC add MAC CRC.\n'
 b'[T][1437]\tPHY Prepare header.\n'
 b'[T][1440]\tPHY Calc CRC.\n'
 b'[T][1443]\tPHY Dispatching frame to PHYH\n'
 b'[T][1446]\tPHYH Dispatching frame.\n'
 b'[T][1450]\tPHYH New data packet.\n'
 b'[T][1707]\tMAC Done sending.\n'
 b'[V][1710]\tMAC MAC data sent.\n'
 b'[D][1711]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
118
128
1434
1707]\n'
 b'[V][1796]\tMAC MAC data timeout.\n'
 b'[T][1796]\tMAC Dispatching frame.\n'
 b'[T][1802]\tMAC Find buffer.\n'
 b'[T][1805]\tMAC Fill buffer.\n'
 b'[T][1808]\tPHY FEC add MAC CRC.\n'
 b'[T][1811]\tPHY Prepare header.\n'
 b'[T][1813]\tPHY Calc CRC.\n'
 b'[T][1816]\tPHY Dispatching frame to PHYH\n'
 b'[T][1819]\tPHYH Dispatching frame.\n'
 b'[T][1823]\tPHYH New data packet.\n'
 b'[T][1987]\tMAC Done sending.\n'
 b'[V][1990]\tMAC MAC data sent.\n'
 b'[D][1991]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
128
1808
1987]\n'
 b'[V][2076]\tMAC MAC data timeout.\n'
 b'[T][2076]\tMAC Dispatching frame.\n'
 b'[T][2082]\tMAC Find buffer.\n'
 b'[T][2085]\tMAC Fill buffer.\n'
 b'[T][2088]\tPHY FEC add MAC CRC.\n'
 b'[T][2091]\tPHY Prepare header.\n'
 b'[T][2093]\tPHY Calc CRC.\n'
 b'[T][2096]\tPHY Dispatching frame to PHYH\n'
 b'[T][2099]\tPHYH Dispatching frame.\n'
 b'[T][2103]\tPHYH New data packet.\n'
 b'[T][2306]\tMAC Done sending.\n'
 b'[V][2309]\tMAC MAC data sent.\n'
 b'[D][2310]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
64
128
2087
2306]\n'
 b'[V][2395]\tMAC MAC data timeout.\n'
 b'[D][2395]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3401]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][209]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][313]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][414]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][415]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][622]\tMAC Sending data.\n'
 b'[T][625]\tMAC Preparing frame.\n'
 b'[T][628]\tMAC Fill header.\n'
 b'[T][630]\tMAC Copy payload.\n'
 b'[T][633]\tMAC Dispatching frame.\n'
 b'[T][636]\tMAC Find buffer.\n'
 b'[T][638]\tMAC Fill buffer.\n'
 b'[T][641]\tPHY FEC add MAC CRC.\n'
 b'[T][644]\tPHY Prepare header.\n'
 b'[T][646]\tPHY Calc CRC.\n'
 b'[T][649]\tPHY Dispatching frame to PHYH\n'
 b'[T][652]\tPHYH Dispatching frame.\n'
 b'[T][655]\tPHYH New data packet.\n'
 b'[T][658]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][797]\tMAC Done sending.\n'
 b'[V][800]\tMAC MAC data sent.\n'
 b'[D][800]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
2
16
641
797]\n'
 b'[V][886]\tMAC MAC data timeout.\n'
 b'[T][886]\tMAC Dispatching frame.\n'
 b'[T][892]\tMAC Find buffer.\n'
 b'[T][894]\tMAC Fill buffer.\n'
 b'[T][897]\tPHY FEC add MAC CRC.\n'
 b'[T][900]\tPHY Prepare header.\n'
 b'[T][902]\tPHY Calc CRC.\n'
 b'[T][905]\tPHY Dispatching frame to PHYH\n'
 b'[T][908]\tPHYH Dispatching frame.\n'
 b'[T][911]\tPHYH New data packet.\n'
 b'[T][1064]\tMAC Done sending.\n'
 b'[V][1067]\tMAC MAC data sent.\n'
 b'[D][1067]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
13
32
897
1064]\n'
 b'[V][1153]\tMAC MAC data timeout.\n'
 b'[T][1153]\tMAC Dispatching frame.\n'
 b'[T][1159]\tMAC Find buffer.\n'
 b'[T][1162]\tMAC Fill buffer.\n'
 b'[T][1165]\tPHY FEC add MAC CRC.\n'
 b'[T][1168]\tPHY Prepare header.\n'
 b'[T][1170]\tPHY Calc CRC.\n'
 b'[T][1173]\tPHY Dispatching frame to PHYH\n'
 b'[T][1176]\tPHYH Dispatching frame.\n'
 b'[T][1180]\tPHYH New data packet.\n'
 b'[T][1376]\tMAC Done sending.\n'
 b'[V][1379]\tMAC MAC data sent.\n'
 b'[D][1380]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
57
64
1164
1376]\n'
 b'[V][1465]\tMAC MAC data timeout.\n'
 b'[T][1465]\tMAC Dispatching frame.\n'
 b'[T][1471]\tMAC Find buffer.\n'
 b'[T][1474]\tMAC Fill buffer.\n'
 b'[T][1476]\tPHY FEC add MAC CRC.\n'
 b'[T][1479]\tPHY Prepare header.\n'
 b'[T][1482]\tPHY Calc CRC.\n'
 b'[T][1485]\tPHY Dispatching frame to PHYH\n'
 b'[T][1488]\tPHYH Dispatching frame.\n'
 b'[T][1492]\tPHYH New data packet.\n'
 b'[T][1746]\tMAC Done sending.\n'
 b'[V][1749]\tMAC MAC data sent.\n'
 b'[D][1750]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
115
128
1476
1746]\n'
 b'[V][1835]\tMAC MAC data timeout.\n'
 b'[T][1835]\tMAC Dispatching frame.\n'
 b'[T][1841]\tMAC Find buffer.\n'
 b'[T][1844]\tMAC Fill buffer.\n'
 b'[T][1846]\tPHY FEC add MAC CRC.\n'
 b'[T][1849]\tPHY Prepare header.\n'
 b'[T][1852]\tPHY Calc CRC.\n'
 b'[T][1855]\tPHY Dispatching frame to PHYH\n'
 b'[T][1858]\tPHYH Dispatching frame.\n'
 b'[T][1862]\tPHYH New data packet.\n'
 b'[T][2118]\tMAC Done sending.\n'
 b'[V][2121]\tMAC MAC data sent.\n'
 b'[D][2122]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
117
128
1846
2118]\n'
 b'[V][2207]\tMAC MAC data timeout.\n'
 b'[T][2207]\tMAC Dispatching frame.\n'
 b'[T][2213]\tMAC Find buffer.\n'
 b'[T][2216]\tMAC Fill buffer.\n'
 b'[T][2219]\tPHY FEC add MAC CRC.\n'
 b'[T][2221]\tPHY Prepare header.\n'
 b'[T][2224]\tPHY Calc CRC.\n'
 b'[T][2227]\tPHY Dispatching frame to PHYH\n'
 b'[T][2230]\tPHYH Dispatching frame.\n'
 b'[T][2234]\tPHYH New data packet.\n'
 b'[T][2435]\tMAC Done sending.\n'
 b'[V][2438]\tMAC MAC data sent.\n'
 b'[D][2439]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
62
128
2218
2435]\n'
 b'[V][2524]\tMAC MAC data timeout.\n'
 b'[D][2524]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3531]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][209]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][311]\tRETRANS set to 5.\n'
 b'[V][311]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][415]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][415]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][621]\tMAC Sending data.\n'
 b'[T][624]\tMAC Preparing frame.\n'
 b'[T][627]\tMAC Fill header.\n'
 b'[T][629]\tMAC Copy payload.\n'
 b'[T][632]\tMAC Dispatching frame.\n'
 b'[T][635]\tMAC Find buffer.\n'
 b'[T][637]\tMAC Fill buffer.\n'
 b'[T][640]\tPHY FEC add MAC CRC.\n'
 b'[T][642]\tPHY Prepare header.\n'
 b'[T][645]\tPHY Calc CRC.\n'
 b'[T][648]\tPHY Dispatching frame to PHYH\n'
 b'[T][651]\tPHYH Dispatching frame.\n'
 b'[T][654]\tPHYH New data packet.\n'
 b'[T][657]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][800]\tMAC Done sending.\n'
 b'[V][803]\tMAC MAC data sent.\n'
 b'[D][803]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
6
16
639
800]\n'
 b'[V][889]\tMAC MAC data timeout.\n'
 b'[T][889]\tMAC Dispatching frame.\n'
 b'[T][895]\tMAC Find buffer.\n'
 b'[T][897]\tMAC Fill buffer.\n'
 b'[T][900]\tPHY FEC add MAC CRC.\n'
 b'[T][903]\tPHY Prepare header.\n'
 b'[T][905]\tPHY Calc CRC.\n'
 b'[T][908]\tPHY Dispatching frame to PHYH\n'
 b'[T][911]\tPHYH Dispatching frame.\n'
 b'[T][914]\tPHYH New data packet.\n'
 b'[T][1054]\tMAC Done sending.\n'
 b'[V][1057]\tMAC MAC data sent.\n'
 b'[D][1058]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
0
32
900
1054]\n'
 b'[V][1143]\tMAC MAC data timeout.\n'
 b'[T][1143]\tMAC Dispatching frame.\n'
 b'[T][1149]\tMAC Find buffer.\n'
 b'[T][1152]\tMAC Fill buffer.\n'
 b'[T][1154]\tPHY FEC add MAC CRC.\n'
 b'[T][1157]\tPHY Prepare header.\n'
 b'[T][1160]\tPHY Calc CRC.\n'
 b'[T][1163]\tPHY Dispatching frame to PHYH\n'
 b'[T][1166]\tPHYH Dispatching frame.\n'
 b'[T][1170]\tPHYH New data packet.\n'
 b'[T][1323]\tMAC Done sending.\n'
 b'[V][1326]\tMAC MAC data sent.\n'
 b'[D][1327]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
14
64
1154
1323]\n'
 b'[V][1412]\tMAC MAC data timeout.\n'
 b'[T][1412]\tMAC Dispatching frame.\n'
 b'[T][1418]\tMAC Find buffer.\n'
 b'[T][1421]\tMAC Fill buffer.\n'
 b'[T][1424]\tPHY FEC add MAC CRC.\n'
 b'[T][1427]\tPHY Prepare header.\n'
 b'[T][1429]\tPHY Calc CRC.\n'
 b'[T][1432]\tPHY Dispatching frame to PHYH\n'
 b'[T][1435]\tPHYH Dispatching frame.\n'
 b'[T][1439]\tPHYH New data packet.\n'
 b'[T][1693]\tMAC Done sending.\n'
 b'[V][1696]\tMAC MAC data sent.\n'
 b'[D][1697]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
115
128
1423
1693]\n'
 b'[V][1782]\tMAC MAC data timeout.\n'
 b'[T][1782]\tMAC Dispatching frame.\n'
 b'[T][1788]\tMAC Find buffer.\n'
 b'[T][1791]\tMAC Fill buffer.\n'
 b'[T][1794]\tPHY FEC add MAC CRC.\n'
 b'[T][1797]\tPHY Prepare header.\n'
 b'[T][1799]\tPHY Calc CRC.\n'
 b'[T][1802]\tPHY Dispatching frame to PHYH\n'
 b'[T][1805]\tPHYH Dispatching frame.\n'
 b'[T][1809]\tPHYH New data packet.\n'
 b'[T][2014]\tMAC Done sending.\n'
 b'[V][2017]\tMAC MAC data sent.\n'
 b'[D][2018]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
66
128
1793
2014]\n'
 b'[V][2103]\tMAC MAC data timeout.\n'
 b'[T][2103]\tMAC Dispatching frame.\n'
 b'[T][2109]\tMAC Find buffer.\n'
 b'[T][2112]\tMAC Fill buffer.\n'
 b'[T][2114]\tPHY FEC add MAC CRC.\n'
 b'[T][2117]\tPHY Prepare header.\n'
 b'[T][2120]\tPHY Calc CRC.\n'
 b'[T][2123]\tPHY Dispatching frame to PHYH\n'
 b'[T][2126]\tPHYH Dispatching frame.\n'
 b'[T][2130]\tPHYH New data packet.\n'
 b'[T][2272]\tMAC Done sending.\n'
 b'[V][2275]\tMAC MAC data sent.\n'
 b'[D][2276]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
3
128
2114
2272]\n'
 b'[V][2361]\tMAC MAC data timeout.\n'
 b'[D][2361]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3365]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][203]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][203]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][303]\tRETRANS set to 5.\n'
 b'[V][304]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][407]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][407]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][614]\tMAC Sending data.\n'
 b'[T][617]\tMAC Preparing frame.\n'
 b'[T][620]\tMAC Fill header.\n'
 b'[T][622]\tMAC Copy payload.\n'
 b'[T][625]\tMAC Dispatching frame.\n'
 b'[T][628]\tMAC Find buffer.\n'
 b'[T][631]\tMAC Fill buffer.\n'
 b'[T][633]\tPHY FEC add MAC CRC.\n'
 b'[T][636]\tPHY Prepare header.\n'
 b'[T][639]\tPHY Calc CRC.\n'
 b'[T][641]\tPHY Dispatching frame to PHYH\n'
 b'[T][645]\tPHYH Dispatching frame.\n'
 b'[T][648]\tPHYH New data packet.\n'
 b'[T][651]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][793]\tMAC Done sending.\n'
 b'[V][796]\tMAC MAC data sent.\n'
 b'[D][796]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
633
793]\n'
 b'[V][882]\tMAC MAC data timeout.\n'
 b'[T][882]\tMAC Dispatching frame.\n'
 b'[T][888]\tMAC Find buffer.\n'
 b'[T][890]\tMAC Fill buffer.\n'
 b'[T][893]\tPHY FEC add MAC CRC.\n'
 b'[T][896]\tPHY Prepare header.\n'
 b'[T][898]\tPHY Calc CRC.\n'
 b'[T][901]\tPHY Dispatching frame to PHYH\n'
 b'[T][904]\tPHYH Dispatching frame.\n'
 b'[T][907]\tPHYH New data packet.\n'
 b'[T][924]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][928]\tFEC MAC CRC matched.\n'
 b'[T][928]\tMAC frame ready\n'
 b'[V][933]\tMAC MAC ACK received.\n'
 b'[V][934]\tMAC MAC ACK too late.\n'
 b'[D][934]\tMAIN Received Frame
 RSSI:525\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
924]\n'
 b'[T][1067]\tMAC Done sending.\n'
 b'[V][1070]\tMAC MAC data sent.\n'
 b'[D][1071]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
6
32
893
1067]\n'
 b'[V][1156]\tMAC MAC data timeout.\n'
 b'[T][1156]\tMAC Dispatching frame.\n'
 b'[T][1162]\tMAC Find buffer.\n'
 b'[T][1165]\tMAC Fill buffer.\n'
 b'[T][1168]\tPHY FEC add MAC CRC.\n'
 b'[T][1171]\tPHY Prepare header.\n'
 b'[T][1173]\tPHY Calc CRC.\n'
 b'[T][1176]\tPHY Dispatching frame to PHYH\n'
 b'[T][1179]\tPHYH Dispatching frame.\n'
 b'[T][1183]\tPHYH New data packet.\n'
 b'[T][1197]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1201]\tFEC MAC CRC matched.\n'
 b'[T][1201]\tMAC frame ready\n'
 b'[V][1207]\tMAC MAC ACK received.\n'
 b'[V][1207]\tMAC MAC ACK too late.\n'
 b'[D][1208]\tMAIN Received Frame
 RSSI:358\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1197]\n'
 b'[T][1394]\tMAC Done sending.\n'
 b'[V][1397]\tMAC MAC data sent.\n'
 b'[D][1398]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
60
64
1167
1394]\n'
 b'[V][1483]\tMAC MAC data timeout.\n'
 b'[T][1483]\tMAC Dispatching frame.\n'
 b'[T][1489]\tMAC Find buffer.\n'
 b'[T][1492]\tMAC Fill buffer.\n'
 b'[T][1494]\tPHY FEC add MAC CRC.\n'
 b'[T][1497]\tPHY Prepare header.\n'
 b'[T][1500]\tPHY Calc CRC.\n'
 b'[T][1503]\tPHY Dispatching frame to PHYH\n'
 b'[T][1506]\tPHYH Dispatching frame.\n'
 b'[T][1510]\tPHYH New data packet.\n'
 b'[T][1524]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1528]\tFEC MAC CRC matched.\n'
 b'[T][1528]\tMAC frame ready\n'
 b'[V][1534]\tMAC MAC ACK received.\n'
 b'[V][1534]\tMAC MAC ACK too late.\n'
 b'[D][1535]\tMAIN Received Frame
 RSSI:724\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1524]\n'
 b'[T][1686]\tMAC Done sending.\n'
 b'[V][1689]\tMAC MAC data sent.\n'
 b'[D][1689]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
128
1494
1686]\n'
 b'[V][1775]\tMAC MAC data timeout.\n'
 b'[T][1775]\tMAC Dispatching frame.\n'
 b'[T][1781]\tMAC Find buffer.\n'
 b'[T][1784]\tMAC Fill buffer.\n'
 b'[T][1786]\tPHY FEC add MAC CRC.\n'
 b'[T][1789]\tPHY Prepare header.\n'
 b'[T][1792]\tPHY Calc CRC.\n'
 b'[T][1795]\tPHY Dispatching frame to PHYH\n'
 b'[T][1798]\tPHYH Dispatching frame.\n'
 b'[T][1802]\tPHYH New data packet.\n'
 b'[T][1817]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1821]\tFEC MAC CRC matched.\n'
 b'[T][1821]\tMAC frame ready\n'
 b'[V][1827]\tMAC MAC ACK received.\n'
 b'[V][1827]\tMAC MAC ACK too late.\n'
 b'[D][1828]\tMAIN Received Frame
 RSSI:931\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1817]\n'
 b'[T][1964]\tMAC Done sending.\n'
 b'[V][1967]\tMAC MAC data sent.\n'
 b'[D][1968]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
10
128
1786
1964]\n'
 b'[V][2053]\tMAC MAC data timeout.\n'
 b'[T][2053]\tMAC Dispatching frame.\n'
 b'[T][2059]\tMAC Find buffer.\n'
 b'[T][2062]\tMAC Fill buffer.\n'
 b'[T][2065]\tPHY FEC add MAC CRC.\n'
 b'[T][2067]\tPHY Prepare header.\n'
 b'[T][2070]\tPHY Calc CRC.\n'
 b'[T][2073]\tPHY Dispatching frame to PHYH\n'
 b'[T][2076]\tPHYH Dispatching frame.\n'
 b'[T][2080]\tPHYH New data packet.\n'
 b'[T][2095]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2099]\tFEC MAC CRC matched.\n'
 b'[T][2099]\tMAC frame ready\n'
 b'[V][2105]\tMAC MAC ACK received.\n'
 b'[V][2105]\tMAC MAC ACK too late.\n'
 b'[D][2106]\tMAIN Received Frame
 RSSI:847\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2095]\n'
 b'[T][2355]\tMAC Done sending.\n'
 b'[V][2358]\tMAC MAC data sent.\n'
 b'[D][2359]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
123
128
2064
2355]\n'
 b'[V][2444]\tMAC MAC data timeout.\n'
 b'[D][2444]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2485]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2489]\tFEC MAC CRC matched.\n'
 b'[T][2489]\tMAC frame ready\n'
 b'[V][2495]\tMAC MAC ACK received.\n'
 b'[V][2495]\tMAC MAC ACK too late.\n'
 b'[D][2496]\tMAIN Received Frame
 RSSI:783\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2485]\n'][b'r\n'
 b'[I][3509]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][212]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][311]\tRETRANS set to 5.\n'
 b'[V][312]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][413]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][413]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][618]\tMAC Sending data.\n'
 b'[T][620]\tMAC Preparing frame.\n'
 b'[T][623]\tMAC Fill header.\n'
 b'[T][626]\tMAC Copy payload.\n'
 b'[T][628]\tMAC Dispatching frame.\n'
 b'[T][631]\tMAC Find buffer.\n'
 b'[T][634]\tMAC Fill buffer.\n'
 b'[T][636]\tPHY FEC add MAC CRC.\n'
 b'[T][639]\tPHY Prepare header.\n'
 b'[T][642]\tPHY Calc CRC.\n'
 b'[T][644]\tPHY Dispatching frame to PHYH\n'
 b'[T][648]\tPHYH Dispatching frame.\n'
 b'[T][651]\tPHYH New data packet.\n'
 b'[T][654]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][796]\tMAC Done sending.\n'
 b'[V][799]\tMAC MAC data sent.\n'
 b'[D][799]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
636
796]\n'
 b'[V][885]\tMAC MAC data timeout.\n'
 b'[T][885]\tMAC Dispatching frame.\n'
 b'[T][891]\tMAC Find buffer.\n'
 b'[T][893]\tMAC Fill buffer.\n'
 b'[T][896]\tPHY FEC add MAC CRC.\n'
 b'[T][899]\tPHY Prepare header.\n'
 b'[T][902]\tPHY Calc CRC.\n'
 b'[T][904]\tPHY Dispatching frame to PHYH\n'
 b'[T][907]\tPHYH Dispatching frame.\n'
 b'[T][910]\tPHYH New data packet.\n'
 b'[T][926]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][930]\tFEC MAC CRC matched.\n'
 b'[T][930]\tMAC frame ready\n'
 b'[V][935]\tMAC MAC ACK received.\n'
 b'[V][936]\tMAC MAC ACK too late.\n'
 b'[D][936]\tMAIN Received Frame
 RSSI:72\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
926]\n'
 b'[T][1089]\tMAC Done sending.\n'
 b'[V][1092]\tMAC MAC data sent.\n'
 b'[D][1093]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
26
32
896
1089]\n'
 b'[V][1178]\tMAC MAC data timeout.\n'
 b'[T][1178]\tMAC Dispatching frame.\n'
 b'[T][1184]\tMAC Find buffer.\n'
 b'[T][1187]\tMAC Fill buffer.\n'
 b'[T][1190]\tPHY FEC add MAC CRC.\n'
 b'[T][1193]\tPHY Prepare header.\n'
 b'[T][1195]\tPHY Calc CRC.\n'
 b'[T][1198]\tPHY Dispatching frame to PHYH\n'
 b'[T][1201]\tPHYH Dispatching frame.\n'
 b'[T][1205]\tPHYH New data packet.\n'
 b'[T][1220]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1224]\tFEC MAC CRC matched.\n'
 b'[T][1224]\tMAC frame ready\n'
 b'[V][1230]\tMAC MAC ACK received.\n'
 b'[V][1230]\tMAC MAC ACK too late.\n'
 b'[D][1231]\tMAIN Received Frame
 RSSI:78\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1220]\n'
 b'[T][1408]\tMAC Done sending.\n'
 b'[V][1411]\tMAC MAC data sent.\n'
 b'[D][1412]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
51
64
1189
1408]\n'
 b'[V][1497]\tMAC MAC data timeout.\n'
 b'[T][1497]\tMAC Dispatching frame.\n'
 b'[T][1503]\tMAC Find buffer.\n'
 b'[T][1506]\tMAC Fill buffer.\n'
 b'[T][1509]\tPHY FEC add MAC CRC.\n'
 b'[T][1512]\tPHY Prepare header.\n'
 b'[T][1514]\tPHY Calc CRC.\n'
 b'[T][1517]\tPHY Dispatching frame to PHYH\n'
 b'[T][1520]\tPHYH Dispatching frame.\n'
 b'[T][1524]\tPHYH New data packet.\n'
 b'[T][1540]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1544]\tFEC MAC CRC matched.\n'
 b'[T][1544]\tMAC frame ready\n'
 b'[V][1549]\tMAC MAC ACK received.\n'
 b'[V][1550]\tMAC MAC ACK too late.\n'
 b'[D][1551]\tMAIN Received Frame
 RSSI:77\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1540]\n'
 b'[T][1795]\tMAC Done sending.\n'
 b'[V][1798]\tMAC MAC data sent.\n'
 b'[D][1799]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
118
128
1508
1795]\n'
 b'[V][1884]\tMAC MAC data timeout.\n'
 b'[T][1884]\tMAC Dispatching frame.\n'
 b'[T][1890]\tMAC Find buffer.\n'
 b'[T][1893]\tMAC Fill buffer.\n'
 b'[T][1896]\tPHY FEC add MAC CRC.\n'
 b'[T][1899]\tPHY Prepare header.\n'
 b'[T][1901]\tPHY Calc CRC.\n'
 b'[T][1904]\tPHY Dispatching frame to PHYH\n'
 b'[T][1907]\tPHYH Dispatching frame.\n'
 b'[T][1911]\tPHYH New data packet.\n'
 b'[T][1925]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1929]\tFEC MAC CRC matched.\n'
 b'[T][1929]\tMAC frame ready\n'
 b'[V][1934]\tMAC MAC ACK received.\n'
 b'[V][1935]\tMAC MAC ACK too late.\n'
 b'[D][1936]\tMAIN Received Frame
 RSSI:152\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1925]\n'
 b'[T][2108]\tMAC Done sending.\n'
 b'[V][2111]\tMAC MAC data sent.\n'
 b'[D][2112]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
46
128
1895
2108]\n'
 b'[V][2197]\tMAC MAC data timeout.\n'
 b'[T][2197]\tMAC Dispatching frame.\n'
 b'[T][2203]\tMAC Find buffer.\n'
 b'[T][2206]\tMAC Fill buffer.\n'
 b'[T][2208]\tPHY FEC add MAC CRC.\n'
 b'[T][2211]\tPHY Prepare header.\n'
 b'[T][2214]\tPHY Calc CRC.\n'
 b'[T][2217]\tPHY Dispatching frame to PHYH\n'
 b'[T][2220]\tPHYH Dispatching frame.\n'
 b'[T][2224]\tPHYH New data packet.\n'
 b'[T][2239]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2243]\tFEC MAC CRC matched.\n'
 b'[T][2243]\tMAC frame ready\n'
 b'[V][2248]\tMAC MAC ACK received.\n'
 b'[V][2249]\tMAC MAC ACK too late.\n'
 b'[D][2250]\tMAIN Received Frame
 RSSI:192\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2239]\n'
 b'[T][2501]\tMAC Done sending.\n'
 b'[V][2504]\tMAC MAC data sent.\n'
 b'[D][2505]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
125
128
2208
2501]\n'
 b'[V][2590]\tMAC MAC data timeout.\n'
 b'[D][2590]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3596]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][214]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tPHYH Set PHY preamble to 5\n'
 b'[V][318]\tCFG - GROUP[0] PARAMETER[0] ARGUMENT[5]\n'
 b'c[0
0
5]\n'
 b'[I][422]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][423]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][627]\tMAC Sending data.\n'
 b'[T][630]\tMAC Preparing frame.\n'
 b'[T][633]\tMAC Fill header.\n'
 b'[T][635]\tMAC Copy payload.\n'
 b'[T][638]\tMAC Dispatching frame.\n'
 b'[T][641]\tMAC Find buffer.\n'
 b'[T][643]\tMAC Fill buffer.\n'
 b'[T][646]\tPHY FEC add MAC CRC.\n'
 b'[T][648]\tPHY Prepare header.\n'
 b'[T][651]\tPHY Calc CRC.\n'
 b'[T][654]\tPHY Dispatching frame to PHYH\n'
 b'[T][657]\tPHYH Dispatching frame.\n'
 b'[T][660]\tPHYH New data packet.\n'
 b'[T][663]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][815]\tMAC Done sending.\n'
 b'[V][818]\tMAC MAC data sent.\n'
 b'[D][818]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
10
16
645
815]\n'
 b'[V][904]\tMAC MAC data timeout.\n'
 b'[T][904]\tMAC Dispatching frame.\n'
 b'[T][910]\tMAC Find buffer.\n'
 b'[T][912]\tMAC Fill buffer.\n'
 b'[T][915]\tPHY FEC add MAC CRC.\n'
 b'[T][918]\tPHY Prepare header.\n'
 b'[T][920]\tPHY Calc CRC.\n'
 b'[T][923]\tPHY Dispatching frame to PHYH\n'
 b'[T][926]\tPHYH Dispatching frame.\n'
 b'[T][929]\tPHYH New data packet.\n'
 b'[T][1105]\tMAC Done sending.\n'
 b'[V][1108]\tMAC MAC data sent.\n'
 b'[D][1109]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
31
32
915
1105]\n'
 b'[V][1194]\tMAC MAC data timeout.\n'
 b'[T][1194]\tMAC Dispatching frame.\n'
 b'[T][1200]\tMAC Find buffer.\n'
 b'[T][1203]\tMAC Fill buffer.\n'
 b'[T][1206]\tPHY FEC add MAC CRC.\n'
 b'[T][1208]\tPHY Prepare header.\n'
 b'[T][1211]\tPHY Calc CRC.\n'
 b'[T][1214]\tPHY Dispatching frame to PHYH\n'
 b'[T][1217]\tPHYH Dispatching frame.\n'
 b'[T][1221]\tPHYH New data packet.\n'
 b'[T][1402]\tMAC Done sending.\n'
 b'[V][1405]\tMAC MAC data sent.\n'
 b'[D][1406]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
37
64
1205
1402]\n'
 b'[V][1491]\tMAC MAC data timeout.\n'
 b'[T][1491]\tMAC Dispatching frame.\n'
 b'[T][1497]\tMAC Find buffer.\n'
 b'[T][1500]\tMAC Fill buffer.\n'
 b'[T][1502]\tPHY FEC add MAC CRC.\n'
 b'[T][1505]\tPHY Prepare header.\n'
 b'[T][1508]\tPHY Calc CRC.\n'
 b'[T][1511]\tPHY Dispatching frame to PHYH\n'
 b'[T][1514]\tPHYH Dispatching frame.\n'
 b'[T][1518]\tPHYH New data packet.\n'
 b'[T][1764]\tMAC Done sending.\n'
 b'[V][1767]\tMAC MAC data sent.\n'
 b'[D][1768]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
102
128
1502
1764]\n'
 b'[V][1853]\tMAC MAC data timeout.\n'
 b'[D][1853]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][2857]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][214]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][422]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][423]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][630]\tMAC Sending data.\n'
 b'[T][632]\tMAC Preparing frame.\n'
 b'[T][635]\tMAC Fill header.\n'
 b'[T][638]\tMAC Copy payload.\n'
 b'[T][640]\tMAC Dispatching frame.\n'
 b'[T][643]\tMAC Find buffer.\n'
 b'[T][646]\tMAC Fill buffer.\n'
 b'[T][648]\tPHY FEC add MAC CRC.\n'
 b'[T][651]\tPHY Prepare header.\n'
 b'[T][654]\tPHY Calc CRC.\n'
 b'[T][656]\tPHY Dispatching frame to PHYH\n'
 b'[T][660]\tPHYH Dispatching frame.\n'
 b'[T][663]\tPHYH New data packet.\n'
 b'[T][666]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][809]\tMAC Done sending.\n'
 b'[V][812]\tMAC MAC data sent.\n'
 b'[D][812]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
6
16
648
809]\n'
 b'[V][898]\tMAC MAC data timeout.\n'
 b'[T][898]\tMAC Dispatching frame.\n'
 b'[T][904]\tMAC Find buffer.\n'
 b'[T][906]\tMAC Fill buffer.\n'
 b'[T][909]\tPHY FEC add MAC CRC.\n'
 b'[T][912]\tPHY Prepare header.\n'
 b'[T][914]\tPHY Calc CRC.\n'
 b'[T][917]\tPHY Dispatching frame to PHYH\n'
 b'[T][920]\tPHYH Dispatching frame.\n'
 b'[T][923]\tPHYH New data packet.\n'
 b'[T][1087]\tMAC Done sending.\n'
 b'[V][1090]\tMAC MAC data sent.\n'
 b'[D][1091]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
24
32
909
1087]\n'
 b'[V][1176]\tMAC MAC data timeout.\n'
 b'[T][1176]\tMAC Dispatching frame.\n'
 b'[T][1182]\tMAC Find buffer.\n'
 b'[T][1185]\tMAC Fill buffer.\n'
 b'[T][1187]\tPHY FEC add MAC CRC.\n'
 b'[T][1190]\tPHY Prepare header.\n'
 b'[T][1193]\tPHY Calc CRC.\n'
 b'[T][1196]\tPHY Dispatching frame to PHYH\n'
 b'[T][1199]\tPHYH Dispatching frame.\n'
 b'[T][1203]\tPHYH New data packet.\n'
 b'[T][1398]\tMAC Done sending.\n'
 b'[V][1401]\tMAC MAC data sent.\n'
 b'[D][1402]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
56
64
1187
1398]\n'
 b'[V][1487]\tMAC MAC data timeout.\n'
 b'[T][1487]\tMAC Dispatching frame.\n'
 b'[T][1493]\tMAC Find buffer.\n'
 b'[T][1496]\tMAC Fill buffer.\n'
 b'[T][1499]\tPHY FEC add MAC CRC.\n'
 b'[T][1502]\tPHY Prepare header.\n'
 b'[T][1504]\tPHY Calc CRC.\n'
 b'[T][1507]\tPHY Dispatching frame to PHYH\n'
 b'[T][1510]\tPHYH Dispatching frame.\n'
 b'[T][1514]\tPHYH New data packet.\n'
 b'[T][1723]\tMAC Done sending.\n'
 b'[V][1726]\tMAC MAC data sent.\n'
 b'[D][1726]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
70
128
1498
1723]\n'
 b'[V][1812]\tMAC MAC data timeout.\n'
 b'[T][1812]\tMAC Dispatching frame.\n'
 b'[T][1818]\tMAC Find buffer.\n'
 b'[T][1821]\tMAC Fill buffer.\n'
 b'[T][1824]\tPHY FEC add MAC CRC.\n'
 b'[T][1827]\tPHY Prepare header.\n'
 b'[T][1829]\tPHY Calc CRC.\n'
 b'[T][1832]\tPHY Dispatching frame to PHYH\n'
 b'[T][1835]\tPHYH Dispatching frame.\n'
 b'[T][1839]\tPHYH New data packet.\n'
 b'[T][2083]\tMAC Done sending.\n'
 b'[V][2086]\tMAC MAC data sent.\n'
 b'[D][2087]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
105
128
1823
2083]\n'
 b'[V][2172]\tMAC MAC data timeout.\n'
 b'[T][2172]\tMAC Dispatching frame.\n'
 b'[T][2178]\tMAC Find buffer.\n'
 b'[T][2181]\tMAC Fill buffer.\n'
 b'[T][2184]\tPHY FEC add MAC CRC.\n'
 b'[T][2186]\tPHY Prepare header.\n'
 b'[T][2189]\tPHY Calc CRC.\n'
 b'[T][2192]\tPHY Dispatching frame to PHYH\n'
 b'[T][2195]\tPHYH Dispatching frame.\n'
 b'[T][2199]\tPHYH New data packet.\n'
 b'[T][2446]\tMAC Done sending.\n'
 b'[V][2449]\tMAC MAC data sent.\n'
 b'[D][2450]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
108
128
2183
2446]\n'
 b'[V][2535]\tMAC MAC data timeout.\n'
 b'[D][2535]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3541]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][209]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][314]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][418]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][622]\tMAC Sending data.\n'
 b'[T][625]\tMAC Preparing frame.\n'
 b'[T][627]\tMAC Fill header.\n'
 b'[T][630]\tMAC Copy payload.\n'
 b'[T][632]\tMAC Dispatching frame.\n'
 b'[T][635]\tMAC Find buffer.\n'
 b'[T][638]\tMAC Fill buffer.\n'
 b'[T][640]\tPHY FEC add MAC CRC.\n'
 b'[T][643]\tPHY Prepare header.\n'
 b'[T][646]\tPHY Calc CRC.\n'
 b'[T][648]\tPHY Dispatching frame to PHYH\n'
 b'[T][652]\tPHYH Dispatching frame.\n'
 b'[T][655]\tPHYH New data packet.\n'
 b'[T][658]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][798]\tMAC Done sending.\n'
 b'[V][801]\tMAC MAC data sent.\n'
 b'[D][801]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
3
16
640
798]\n'
 b'[V][887]\tMAC MAC data timeout.\n'
 b'[T][887]\tMAC Dispatching frame.\n'
 b'[T][893]\tMAC Find buffer.\n'
 b'[T][895]\tMAC Fill buffer.\n'
 b'[T][898]\tPHY FEC add MAC CRC.\n'
 b'[T][900]\tPHY Prepare header.\n'
 b'[T][903]\tPHY Calc CRC.\n'
 b'[T][906]\tPHY Dispatching frame to PHYH\n'
 b'[T][909]\tPHYH Dispatching frame.\n'
 b'[T][912]\tPHYH New data packet.\n'
 b'[T][929]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][933]\tFEC MAC CRC matched.\n'
 b'[T][933]\tMAC frame ready\n'
 b'[V][938]\tMAC MAC ACK received.\n'
 b'[V][939]\tMAC MAC ACK too late.\n'
 b'[D][939]\tMAIN Received Frame
 RSSI:27\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
929]\n'
 b'[T][1096]\tMAC Done sending.\n'
 b'[V][1099]\tMAC MAC data sent.\n'
 b'[D][1100]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
30
32
898
1096]\n'
 b'[V][1185]\tMAC MAC data timeout.\n'
 b'[T][1185]\tMAC Dispatching frame.\n'
 b'[T][1191]\tMAC Find buffer.\n'
 b'[T][1194]\tMAC Fill buffer.\n'
 b'[T][1197]\tPHY FEC add MAC CRC.\n'
 b'[T][1200]\tPHY Prepare header.\n'
 b'[T][1202]\tPHY Calc CRC.\n'
 b'[T][1205]\tPHY Dispatching frame to PHYH\n'
 b'[T][1208]\tPHYH Dispatching frame.\n'
 b'[T][1212]\tPHYH New data packet.\n'
 b'[T][1379]\tMAC Done sending.\n'
 b'[V][1382]\tMAC MAC data sent.\n'
 b'[D][1383]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
28
64
1197
1379]\n'
 b'[V][1468]\tMAC MAC data timeout.\n'
 b'[T][1468]\tMAC Dispatching frame.\n'
 b'[T][1474]\tMAC Find buffer.\n'
 b'[T][1477]\tMAC Fill buffer.\n'
 b'[T][1480]\tPHY FEC add MAC CRC.\n'
 b'[T][1483]\tPHY Prepare header.\n'
 b'[T][1485]\tPHY Calc CRC.\n'
 b'[T][1488]\tPHY Dispatching frame to PHYH\n'
 b'[T][1491]\tPHYH Dispatching frame.\n'
 b'[T][1495]\tPHYH New data packet.\n'
 b'[T][1691]\tMAC Done sending.\n'
 b'[V][1694]\tMAC MAC data sent.\n'
 b'[D][1695]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
57
128
1479
1691]\n'
 b'[V][1780]\tMAC MAC data timeout.\n'
 b'[T][1780]\tMAC Dispatching frame.\n'
 b'[T][1786]\tMAC Find buffer.\n'
 b'[T][1789]\tMAC Fill buffer.\n'
 b'[T][1792]\tPHY FEC add MAC CRC.\n'
 b'[T][1794]\tPHY Prepare header.\n'
 b'[T][1797]\tPHY Calc CRC.\n'
 b'[T][1800]\tPHY Dispatching frame to PHYH\n'
 b'[T][1803]\tPHYH Dispatching frame.\n'
 b'[T][1807]\tPHYH New data packet.\n'
 b'[T][1948]\tMAC Done sending.\n'
 b'[V][1951]\tMAC MAC data sent.\n'
 b'[D][1952]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
2
128
1791
1948]\n'
 b'[V][2037]\tMAC MAC data timeout.\n'
 b'[T][2037]\tMAC Dispatching frame.\n'
 b'[T][2043]\tMAC Find buffer.\n'
 b'[T][2046]\tMAC Fill buffer.\n'
 b'[T][2049]\tPHY FEC add MAC CRC.\n'
 b'[T][2052]\tPHY Prepare header.\n'
 b'[T][2054]\tPHY Calc CRC.\n'
 b'[T][2057]\tPHY Dispatching frame to PHYH\n'
 b'[T][2060]\tPHYH Dispatching frame.\n'
 b'[T][2064]\tPHYH New data packet.\n'
 b'[T][2260]\tMAC Done sending.\n'
 b'[V][2263]\tMAC MAC data sent.\n'
 b'[D][2264]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
57
128
2048
2260]\n'
 b'[V][2349]\tMAC MAC data timeout.\n'
 b'[D][2349]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3354]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][211]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][316]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][420]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][624]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][629]\tMAC Fill header.\n'
 b'[T][632]\tMAC Copy payload.\n'
 b'[T][634]\tMAC Dispatching frame.\n'
 b'[T][637]\tMAC Find buffer.\n'
 b'[T][640]\tMAC Fill buffer.\n'
 b'[T][642]\tPHY FEC add MAC CRC.\n'
 b'[T][645]\tPHY Prepare header.\n'
 b'[T][648]\tPHY Calc CRC.\n'
 b'[T][650]\tPHY Dispatching frame to PHYH\n'
 b'[T][654]\tPHYH Dispatching frame.\n'
 b'[T][657]\tPHYH New data packet.\n'
 b'[T][660]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][807]\tMAC Done sending.\n'
 b'[V][810]\tMAC MAC data sent.\n'
 b'[D][810]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
10
16
642
807]\n'
 b'[V][896]\tMAC MAC data timeout.\n'
 b'[T][896]\tMAC Dispatching frame.\n'
 b'[T][902]\tMAC Find buffer.\n'
 b'[T][904]\tMAC Fill buffer.\n'
 b'[T][907]\tPHY FEC add MAC CRC.\n'
 b'[T][910]\tPHY Prepare header.\n'
 b'[T][912]\tPHY Calc CRC.\n'
 b'[T][915]\tPHY Dispatching frame to PHYH\n'
 b'[T][918]\tPHYH Dispatching frame.\n'
 b'[T][921]\tPHYH New data packet.\n'
 b'[T][1070]\tMAC Done sending.\n'
 b'[V][1073]\tMAC MAC data sent.\n'
 b'[D][1074]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
9
32
907
1070]\n'
 b'[V][1159]\tMAC MAC data timeout.\n'
 b'[T][1159]\tMAC Dispatching frame.\n'
 b'[T][1165]\tMAC Find buffer.\n'
 b'[T][1168]\tMAC Fill buffer.\n'
 b'[T][1171]\tPHY FEC add MAC CRC.\n'
 b'[T][1174]\tPHY Prepare header.\n'
 b'[T][1176]\tPHY Calc CRC.\n'
 b'[T][1179]\tPHY Dispatching frame to PHYH\n'
 b'[T][1182]\tPHYH Dispatching frame.\n'
 b'[T][1186]\tPHYH New data packet.\n'
 b'[T][1325]\tMAC Done sending.\n'
 b'[V][1328]\tMAC MAC data sent.\n'
 b'[D][1329]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
0
64
1170
1325]\n'
 b'[V][1414]\tMAC MAC data timeout.\n'
 b'[T][1414]\tMAC Dispatching frame.\n'
 b'[T][1420]\tMAC Find buffer.\n'
 b'[T][1423]\tMAC Fill buffer.\n'
 b'[T][1426]\tPHY FEC add MAC CRC.\n'
 b'[T][1429]\tPHY Prepare header.\n'
 b'[T][1431]\tPHY Calc CRC.\n'
 b'[T][1434]\tPHY Dispatching frame to PHYH\n'
 b'[T][1437]\tPHYH Dispatching frame.\n'
 b'[T][1441]\tPHYH New data packet.\n'
 b'[T][1621]\tMAC Done sending.\n'
 b'[V][1624]\tMAC MAC data sent.\n'
 b'[D][1625]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
41
128
1426
1621]\n'
 b'[V][1710]\tMAC MAC data timeout.\n'
 b'[T][1710]\tMAC Dispatching frame.\n'
 b'[T][1716]\tMAC Find buffer.\n'
 b'[T][1719]\tMAC Fill buffer.\n'
 b'[T][1721]\tPHY FEC add MAC CRC.\n'
 b'[T][1724]\tPHY Prepare header.\n'
 b'[T][1727]\tPHY Calc CRC.\n'
 b'[T][1730]\tPHY Dispatching frame to PHYH\n'
 b'[T][1733]\tPHYH Dispatching frame.\n'
 b'[T][1737]\tPHYH New data packet.\n'
 b'[T][1902]\tMAC Done sending.\n'
 b'[V][1905]\tMAC MAC data sent.\n'
 b'[D][1906]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
26
128
1721
1902]\n'
 b'[V][1991]\tMAC MAC data timeout.\n'
 b'[T][1991]\tMAC Dispatching frame.\n'
 b'[T][1997]\tMAC Find buffer.\n'
 b'[T][2000]\tMAC Fill buffer.\n'
 b'[T][2003]\tPHY FEC add MAC CRC.\n'
 b'[T][2006]\tPHY Prepare header.\n'
 b'[T][2008]\tPHY Calc CRC.\n'
 b'[T][2011]\tPHY Dispatching frame to PHYH\n'
 b'[T][2014]\tPHYH Dispatching frame.\n'
 b'[T][2018]\tPHYH New data packet.\n'
 b'[T][2204]\tMAC Done sending.\n'
 b'[V][2207]\tMAC MAC data sent.\n'
 b'[D][2208]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
47
128
2002
2204]\n'
 b'[V][2293]\tMAC MAC data timeout.\n'
 b'[D][2293]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3295]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][211]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][312]\tRETRANS set to 5.\n'
 b'[V][313]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][416]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][621]\tMAC Sending data.\n'
 b'[T][624]\tMAC Preparing frame.\n'
 b'[T][627]\tMAC Fill header.\n'
 b'[T][629]\tMAC Copy payload.\n'
 b'[T][632]\tMAC Dispatching frame.\n'
 b'[T][635]\tMAC Find buffer.\n'
 b'[T][637]\tMAC Fill buffer.\n'
 b'[T][640]\tPHY FEC add MAC CRC.\n'
 b'[T][642]\tPHY Prepare header.\n'
 b'[T][645]\tPHY Calc CRC.\n'
 b'[T][647]\tPHY Dispatching frame to PHYH\n'
 b'[T][651]\tPHYH Dispatching frame.\n'
 b'[T][654]\tPHYH New data packet.\n'
 b'[T][657]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][799]\tMAC Done sending.\n'
 b'[V][802]\tMAC MAC data sent.\n'
 b'[D][802]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
639
799]\n'
 b'[V][888]\tMAC MAC data timeout.\n'
 b'[T][888]\tMAC Dispatching frame.\n'
 b'[T][894]\tMAC Find buffer.\n'
 b'[T][896]\tMAC Fill buffer.\n'
 b'[T][899]\tPHY FEC add MAC CRC.\n'
 b'[T][902]\tPHY Prepare header.\n'
 b'[T][904]\tPHY Calc CRC.\n'
 b'[T][907]\tPHY Dispatching frame to PHYH\n'
 b'[T][910]\tPHYH Dispatching frame.\n'
 b'[T][913]\tPHYH New data packet.\n'
 b'[T][1055]\tMAC Done sending.\n'
 b'[V][1058]\tMAC MAC data sent.\n'
 b'[D][1059]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
2
32
899
1055]\n'
 b'[V][1144]\tMAC MAC data timeout.\n'
 b'[T][1144]\tMAC Dispatching frame.\n'
 b'[T][1150]\tMAC Find buffer.\n'
 b'[T][1153]\tMAC Fill buffer.\n'
 b'[T][1156]\tPHY FEC add MAC CRC.\n'
 b'[T][1158]\tPHY Prepare header.\n'
 b'[T][1161]\tPHY Calc CRC.\n'
 b'[T][1164]\tPHY Dispatching frame to PHYH\n'
 b'[T][1167]\tPHYH Dispatching frame.\n'
 b'[T][1171]\tPHYH New data packet.\n'
 b'[T][1331]\tMAC Done sending.\n'
 b'[V][1334]\tMAC MAC data sent.\n'
 b'[D][1335]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
21
64
1155
1331]\n'
 b'[V][1420]\tMAC MAC data timeout.\n'
 b'[T][1420]\tMAC Dispatching frame.\n'
 b'[T][1426]\tMAC Find buffer.\n'
 b'[T][1429]\tMAC Fill buffer.\n'
 b'[T][1431]\tPHY FEC add MAC CRC.\n'
 b'[T][1434]\tPHY Prepare header.\n'
 b'[T][1437]\tPHY Calc CRC.\n'
 b'[T][1440]\tPHY Dispatching frame to PHYH\n'
 b'[T][1443]\tPHYH Dispatching frame.\n'
 b'[T][1447]\tPHYH New data packet.\n'
 b'[T][1609]\tMAC Done sending.\n'
 b'[V][1612]\tMAC MAC data sent.\n'
 b'[D][1612]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
128
1431
1609]\n'
 b'[V][1698]\tMAC MAC data timeout.\n'
 b'[T][1698]\tMAC Dispatching frame.\n'
 b'[T][1704]\tMAC Find buffer.\n'
 b'[T][1707]\tMAC Fill buffer.\n'
 b'[T][1709]\tPHY FEC add MAC CRC.\n'
 b'[T][1712]\tPHY Prepare header.\n'
 b'[T][1715]\tPHY Calc CRC.\n'
 b'[T][1718]\tPHY Dispatching frame to PHYH\n'
 b'[T][1721]\tPHYH Dispatching frame.\n'
 b'[T][1725]\tPHYH New data packet.\n'
 b'[T][1864]\tMAC Done sending.\n'
 b'[V][1867]\tMAC MAC data sent.\n'
 b'[D][1868]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
0
128
1709
1864]\n'
 b'[V][1953]\tMAC MAC data timeout.\n'
 b'[T][1953]\tMAC Dispatching frame.\n'
 b'[T][1959]\tMAC Find buffer.\n'
 b'[T][1962]\tMAC Fill buffer.\n'
 b'[T][1965]\tPHY FEC add MAC CRC.\n'
 b'[T][1968]\tPHY Prepare header.\n'
 b'[T][1970]\tPHY Calc CRC.\n'
 b'[T][1973]\tPHY Dispatching frame to PHYH\n'
 b'[T][1976]\tPHYH Dispatching frame.\n'
 b'[T][1980]\tPHYH New data packet.\n'
 b'[T][2142]\tMAC Done sending.\n'
 b'[V][2145]\tMAC MAC data sent.\n'
 b'[D][2146]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
23
128
1965
2142]\n'
 b'[V][2231]\tMAC MAC data timeout.\n'
 b'[D][2231]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3237]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][211]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][315]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][415]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][415]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][620]\tMAC Sending data.\n'
 b'[T][623]\tMAC Preparing frame.\n'
 b'[T][625]\tMAC Fill header.\n'
 b'[T][628]\tMAC Copy payload.\n'
 b'[T][630]\tMAC Dispatching frame.\n'
 b'[T][633]\tMAC Find buffer.\n'
 b'[T][636]\tMAC Fill buffer.\n'
 b'[T][638]\tPHY FEC add MAC CRC.\n'
 b'[T][641]\tPHY Prepare header.\n'
 b'[T][644]\tPHY Calc CRC.\n'
 b'[T][646]\tPHY Dispatching frame to PHYH\n'
 b'[T][650]\tPHYH Dispatching frame.\n'
 b'[T][653]\tPHYH New data packet.\n'
 b'[T][656]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][795]\tMAC Done sending.\n'
 b'[V][798]\tMAC MAC data sent.\n'
 b'[D][798]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
3(12)
0
10
16
638
795]\n'
 b'[V][884]\tMAC MAC data timeout.\n'
 b'[T][884]\tMAC Dispatching frame.\n'
 b'[T][890]\tMAC Find buffer.\n'
 b'[T][892]\tMAC Fill buffer.\n'
 b'[T][895]\tPHY FEC add MAC CRC.\n'
 b'[T][898]\tPHY Prepare header.\n'
 b'[T][900]\tPHY Calc CRC.\n'
 b'[T][903]\tPHY Dispatching frame to PHYH\n'
 b'[T][906]\tPHYH Dispatching frame.\n'
 b'[T][909]\tPHYH New data packet.\n'
 b'[T][1050]\tMAC Done sending.\n'
 b'[V][1053]\tMAC MAC data sent.\n'
 b'[D][1053]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
3(12)
0
9
32
895
1050]\n'
 b'[V][1139]\tMAC MAC data timeout.\n'
 b'[T][1139]\tMAC Dispatching frame.\n'
 b'[T][1145]\tMAC Find buffer.\n'
 b'[T][1148]\tMAC Fill buffer.\n'
 b'[T][1151]\tPHY FEC add MAC CRC.\n'
 b'[T][1154]\tPHY Prepare header.\n'
 b'[T][1156]\tPHY Calc CRC.\n'
 b'[T][1159]\tPHY Dispatching frame to PHYH\n'
 b'[T][1162]\tPHYH Dispatching frame.\n'
 b'[T][1166]\tPHYH New data packet.\n'
 b'[T][1321]\tMAC Done sending.\n'
 b'[V][1324]\tMAC MAC data sent.\n'
 b'[D][1325]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
3(12)
0
24
64
1151
1321]\n'
 b'[V][1410]\tMAC MAC data timeout.\n'
 b'[T][1410]\tMAC Dispatching frame.\n'
 b'[T][1416]\tMAC Find buffer.\n'
 b'[T][1419]\tMAC Fill buffer.\n'
 b'[T][1422]\tPHY FEC add MAC CRC.\n'
 b'[T][1425]\tPHY Prepare header.\n'
 b'[T][1427]\tPHY Calc CRC.\n'
 b'[T][1430]\tPHY Dispatching frame to PHYH\n'
 b'[T][1433]\tPHYH Dispatching frame.\n'
 b'[T][1437]\tPHYH New data packet.\n'
 b'[T][1599]\tMAC Done sending.\n'
 b'[V][1602]\tMAC MAC data sent.\n'
 b'[D][1603]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
3(12)
0
31
128
1421
1599]\n'
 b'[V][1688]\tMAC MAC data timeout.\n'
 b'[T][1688]\tMAC Dispatching frame.\n'
 b'[T][1694]\tMAC Find buffer.\n'
 b'[T][1697]\tMAC Fill buffer.\n'
 b'[T][1699]\tPHY FEC add MAC CRC.\n'
 b'[T][1702]\tPHY Prepare header.\n'
 b'[T][1705]\tPHY Calc CRC.\n'
 b'[T][1708]\tPHY Dispatching frame to PHYH\n'
 b'[T][1711]\tPHYH Dispatching frame.\n'
 b'[T][1715]\tPHYH New data packet.\n'
 b'[T][1957]\tMAC Done sending.\n'
 b'[V][1960]\tMAC MAC data sent.\n'
 b'[D][1961]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
3(12)
0
111
128
1699
1957]\n'
 b'[V][2046]\tMAC MAC data timeout.\n'
 b'[T][2046]\tMAC Dispatching frame.\n'
 b'[T][2052]\tMAC Find buffer.\n'
 b'[T][2055]\tMAC Fill buffer.\n'
 b'[T][2058]\tPHY FEC add MAC CRC.\n'
 b'[T][2060]\tPHY Prepare header.\n'
 b'[T][2063]\tPHY Calc CRC.\n'
 b'[T][2066]\tPHY Dispatching frame to PHYH\n'
 b'[T][2069]\tPHYH Dispatching frame.\n'
 b'[T][2073]\tPHYH New data packet.\n'
 b'[T][2288]\tMAC Done sending.\n'
 b'[V][2291]\tMAC MAC data sent.\n'
 b'[D][2292]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
3(12)
0
84
128
2057
2288]\n'
 b'[V][2377]\tMAC MAC data timeout.\n'
 b'[D][2377]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3382]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][205]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][206]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][305]\tRETRANS set to 5.\n'
 b'[V][306]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][408]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][408]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][616]\tMAC Sending data.\n'
 b'[T][618]\tMAC Preparing frame.\n'
 b'[T][621]\tMAC Fill header.\n'
 b'[T][624]\tMAC Copy payload.\n'
 b'[T][626]\tMAC Dispatching frame.\n'
 b'[T][629]\tMAC Find buffer.\n'
 b'[T][632]\tMAC Fill buffer.\n'
 b'[T][634]\tPHY FEC add MAC CRC.\n'
 b'[T][637]\tPHY Prepare header.\n'
 b'[T][640]\tPHY Calc CRC.\n'
 b'[T][642]\tPHY Dispatching frame to PHYH\n'
 b'[T][646]\tPHYH Dispatching frame.\n'
 b'[T][649]\tPHYH New data packet.\n'
 b'[T][652]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][799]\tMAC Done sending.\n'
 b'[V][802]\tMAC MAC data sent.\n'
 b'[D][802]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
10
16
634
799]\n'
 b'[V][888]\tMAC MAC data timeout.\n'
 b'[T][888]\tMAC Dispatching frame.\n'
 b'[T][894]\tMAC Find buffer.\n'
 b'[T][896]\tMAC Fill buffer.\n'
 b'[T][899]\tPHY FEC add MAC CRC.\n'
 b'[T][902]\tPHY Prepare header.\n'
 b'[T][904]\tPHY Calc CRC.\n'
 b'[T][907]\tPHY Dispatching frame to PHYH\n'
 b'[T][910]\tPHYH Dispatching frame.\n'
 b'[T][913]\tPHYH New data packet.\n'
 b'[T][1074]\tMAC Done sending.\n'
 b'[V][1077]\tMAC MAC data sent.\n'
 b'[D][1078]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
21
32
899
1074]\n'
 b'[V][1163]\tMAC MAC data timeout.\n'
 b'[T][1163]\tMAC Dispatching frame.\n'
 b'[T][1169]\tMAC Find buffer.\n'
 b'[T][1172]\tMAC Fill buffer.\n'
 b'[T][1175]\tPHY FEC add MAC CRC.\n'
 b'[T][1178]\tPHY Prepare header.\n'
 b'[T][1180]\tPHY Calc CRC.\n'
 b'[T][1183]\tPHY Dispatching frame to PHYH\n'
 b'[T][1186]\tPHYH Dispatching frame.\n'
 b'[T][1190]\tPHYH New data packet.\n'
 b'[T][1376]\tMAC Done sending.\n'
 b'[V][1379]\tMAC MAC data sent.\n'
 b'[D][1380]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
47
64
1174
1376]\n'
 b'[V][1465]\tMAC MAC data timeout.\n'
 b'[T][1465]\tMAC Dispatching frame.\n'
 b'[T][1471]\tMAC Find buffer.\n'
 b'[T][1474]\tMAC Fill buffer.\n'
 b'[T][1477]\tPHY FEC add MAC CRC.\n'
 b'[T][1480]\tPHY Prepare header.\n'
 b'[T][1482]\tPHY Calc CRC.\n'
 b'[T][1485]\tPHY Dispatching frame to PHYH\n'
 b'[T][1488]\tPHYH Dispatching frame.\n'
 b'[T][1492]\tPHYH New data packet.\n'
 b'[T][1757]\tMAC Done sending.\n'
 b'[V][1760]\tMAC MAC data sent.\n'
 b'[D][1761]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
126
128
1476
1757]\n'
 b'[V][1846]\tMAC MAC data timeout.\n'
 b'[T][1846]\tMAC Dispatching frame.\n'
 b'[T][1852]\tMAC Find buffer.\n'
 b'[T][1855]\tMAC Fill buffer.\n'
 b'[T][1858]\tPHY FEC add MAC CRC.\n'
 b'[T][1861]\tPHY Prepare header.\n'
 b'[T][1863]\tPHY Calc CRC.\n'
 b'[T][1866]\tPHY Dispatching frame to PHYH\n'
 b'[T][1869]\tPHYH Dispatching frame.\n'
 b'[T][1873]\tPHYH New data packet.\n'
 b'[T][2060]\tMAC Done sending.\n'
 b'[V][2063]\tMAC MAC data sent.\n'
 b'[D][2064]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
48
128
1858
2060]\n'
 b'[V][2149]\tMAC MAC data timeout.\n'
 b'[T][2149]\tMAC Dispatching frame.\n'
 b'[T][2155]\tMAC Find buffer.\n'
 b'[T][2158]\tMAC Fill buffer.\n'
 b'[T][2160]\tPHY FEC add MAC CRC.\n'
 b'[T][2163]\tPHY Prepare header.\n'
 b'[T][2166]\tPHY Calc CRC.\n'
 b'[T][2169]\tPHY Dispatching frame to PHYH\n'
 b'[T][2172]\tPHYH Dispatching frame.\n'
 b'[T][2176]\tPHYH New data packet.\n'
 b'[T][2333]\tMAC Done sending.\n'
 b'[V][2336]\tMAC MAC data sent.\n'
 b'[D][2337]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
18
128
2160
2333]\n'
 b'[V][2422]\tMAC MAC data timeout.\n'
 b'[D][2422]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3428]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][212]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][314]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][418]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][626]\tMAC Sending data.\n'
 b'[T][629]\tMAC Preparing frame.\n'
 b'[T][632]\tMAC Fill header.\n'
 b'[T][634]\tMAC Copy payload.\n'
 b'[T][637]\tMAC Dispatching frame.\n'
 b'[T][640]\tMAC Find buffer.\n'
 b'[T][642]\tMAC Fill buffer.\n'
 b'[T][645]\tPHY FEC add MAC CRC.\n'
 b'[T][648]\tPHY Prepare header.\n'
 b'[T][650]\tPHY Calc CRC.\n'
 b'[T][653]\tPHY Dispatching frame to PHYH\n'
 b'[T][656]\tPHYH Dispatching frame.\n'
 b'[T][659]\tPHYH New data packet.\n'
 b'[T][662]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][801]\tMAC Done sending.\n'
 b'[V][804]\tMAC MAC data sent.\n'
 b'[D][804]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
2
16
645
801]\n'
 b'[V][890]\tMAC MAC data timeout.\n'
 b'[T][890]\tMAC Dispatching frame.\n'
 b'[T][896]\tMAC Find buffer.\n'
 b'[T][898]\tMAC Fill buffer.\n'
 b'[T][901]\tPHY FEC add MAC CRC.\n'
 b'[T][904]\tPHY Prepare header.\n'
 b'[T][906]\tPHY Calc CRC.\n'
 b'[T][909]\tPHY Dispatching frame to PHYH\n'
 b'[T][912]\tPHYH Dispatching frame.\n'
 b'[T][915]\tPHYH New data packet.\n'
 b'[T][933]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][937]\tFEC MAC CRC matched.\n'
 b'[T][937]\tMAC frame ready\n'
 b'[V][942]\tMAC MAC ACK received.\n'
 b'[V][943]\tMAC MAC ACK too late.\n'
 b'[D][943]\tMAIN Received Frame
 RSSI:144\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
933]\n'
 b'[T][1095]\tMAC Done sending.\n'
 b'[V][1098]\tMAC MAC data sent.\n'
 b'[D][1099]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
32
901
1095]\n'
 b'[V][1184]\tMAC MAC data timeout.\n'
 b'[T][1184]\tMAC Dispatching frame.\n'
 b'[T][1190]\tMAC Find buffer.\n'
 b'[T][1193]\tMAC Fill buffer.\n'
 b'[T][1195]\tPHY FEC add MAC CRC.\n'
 b'[T][1198]\tPHY Prepare header.\n'
 b'[T][1201]\tPHY Calc CRC.\n'
 b'[T][1204]\tPHY Dispatching frame to PHYH\n'
 b'[T][1207]\tPHYH Dispatching frame.\n'
 b'[T][1211]\tPHYH New data packet.\n'
 b'[T][1227]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1231]\tFEC MAC CRC matched.\n'
 b'[T][1231]\tMAC frame ready\n'
 b'[V][1237]\tMAC MAC ACK received.\n'
 b'[V][1237]\tMAC MAC ACK too late.\n'
 b'[D][1238]\tMAIN Received Frame
 RSSI:135\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1227]\n'
 b'[T][1408]\tMAC Done sending.\n'
 b'[V][1411]\tMAC MAC data sent.\n'
 b'[D][1412]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
44
64
1195
1408]\n'
 b'[V][1497]\tMAC MAC data timeout.\n'
 b'[T][1497]\tMAC Dispatching frame.\n'
 b'[T][1503]\tMAC Find buffer.\n'
 b'[T][1506]\tMAC Fill buffer.\n'
 b'[T][1509]\tPHY FEC add MAC CRC.\n'
 b'[T][1512]\tPHY Prepare header.\n'
 b'[T][1514]\tPHY Calc CRC.\n'
 b'[T][1517]\tPHY Dispatching frame to PHYH\n'
 b'[T][1520]\tPHYH Dispatching frame.\n'
 b'[T][1524]\tPHYH New data packet.\n'
 b'[T][1540]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1544]\tFEC MAC CRC matched.\n'
 b'[T][1544]\tMAC frame ready\n'
 b'[V][1550]\tMAC MAC ACK received.\n'
 b'[V][1550]\tMAC MAC ACK too late.\n'
 b'[D][1551]\tMAIN Received Frame
 RSSI:136\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1540]\n'
 b'[T][1775]\tMAC Done sending.\n'
 b'[V][1778]\tMAC MAC data sent.\n'
 b'[D][1779]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
98
128
1509
1775]\n'
 b'[V][1864]\tMAC MAC data timeout.\n'
 b'[T][1864]\tMAC Dispatching frame.\n'
 b'[T][1870]\tMAC Find buffer.\n'
 b'[T][1873]\tMAC Fill buffer.\n'
 b'[T][1875]\tPHY FEC add MAC CRC.\n'
 b'[T][1878]\tPHY Prepare header.\n'
 b'[T][1881]\tPHY Calc CRC.\n'
 b'[T][1884]\tPHY Dispatching frame to PHYH\n'
 b'[T][1887]\tPHYH Dispatching frame.\n'
 b'[T][1891]\tPHYH New data packet.\n'
 b'[T][1907]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1911]\tFEC MAC CRC matched.\n'
 b'[T][1911]\tMAC frame ready\n'
 b'[V][1917]\tMAC MAC ACK received.\n'
 b'[V][1917]\tMAC MAC ACK too late.\n'
 b'[D][1918]\tMAIN Received Frame
 RSSI:125\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1907]\n'
 b'[T][2128]\tMAC Done sending.\n'
 b'[V][2131]\tMAC MAC data sent.\n'
 b'[D][2132]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
84
128
1875
2128]\n'
 b'[V][2217]\tMAC MAC data timeout.\n'
 b'[T][2217]\tMAC Dispatching frame.\n'
 b'[T][2223]\tMAC Find buffer.\n'
 b'[T][2226]\tMAC Fill buffer.\n'
 b'[T][2228]\tPHY FEC add MAC CRC.\n'
 b'[T][2231]\tPHY Prepare header.\n'
 b'[T][2234]\tPHY Calc CRC.\n'
 b'[T][2237]\tPHY Dispatching frame to PHYH\n'
 b'[T][2240]\tPHYH Dispatching frame.\n'
 b'[T][2244]\tPHYH New data packet.\n'
 b'[T][2260]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2264]\tFEC MAC CRC matched.\n'
 b'[T][2264]\tMAC frame ready\n'
 b'[V][2270]\tMAC MAC ACK received.\n'
 b'[V][2270]\tMAC MAC ACK too late.\n'
 b'[D][2271]\tMAIN Received Frame
 RSSI:128\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2260]\n'
 b'[T][2516]\tMAC Done sending.\n'
 b'[V][2519]\tMAC MAC data sent.\n'
 b'[D][2520]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
119
128
2228
2516]\n'
 b'[V][2605]\tMAC MAC data timeout.\n'
 b'[D][2605]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2648]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2652]\tFEC MAC CRC matched.\n'
 b'[T][2652]\tMAC frame ready\n'
 b'[V][2658]\tMAC MAC ACK received.\n'
 b'[V][2658]\tMAC MAC ACK too late.\n'
 b'[D][2659]\tMAIN Received Frame
 RSSI:138\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2648]\n'][b'r\n'
 b'[I][3671]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][209]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][210]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][313]\tRETRANS set to 5.\n'
 b'[V][314]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][417]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][623]\tMAC Sending data.\n'
 b'[T][625]\tMAC Preparing frame.\n'
 b'[T][628]\tMAC Fill header.\n'
 b'[T][631]\tMAC Copy payload.\n'
 b'[T][633]\tMAC Dispatching frame.\n'
 b'[T][636]\tMAC Find buffer.\n'
 b'[T][639]\tMAC Fill buffer.\n'
 b'[T][641]\tPHY FEC add MAC CRC.\n'
 b'[T][644]\tPHY Prepare header.\n'
 b'[T][647]\tPHY Calc CRC.\n'
 b'[T][649]\tPHY Dispatching frame to PHYH\n'
 b'[T][653]\tPHYH Dispatching frame.\n'
 b'[T][656]\tPHYH New data packet.\n'
 b'[T][659]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][809]\tMAC Done sending.\n'
 b'[V][812]\tMAC MAC data sent.\n'
 b'[D][812]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
13
16
641
809]\n'
 b'[V][898]\tMAC MAC data timeout.\n'
 b'[T][898]\tMAC Dispatching frame.\n'
 b'[T][904]\tMAC Find buffer.\n'
 b'[T][906]\tMAC Fill buffer.\n'
 b'[T][909]\tPHY FEC add MAC CRC.\n'
 b'[T][912]\tPHY Prepare header.\n'
 b'[T][914]\tPHY Calc CRC.\n'
 b'[T][917]\tPHY Dispatching frame to PHYH\n'
 b'[T][920]\tPHYH Dispatching frame.\n'
 b'[T][923]\tPHYH New data packet.\n'
 b'[T][1072]\tMAC Done sending.\n'
 b'[V][1075]\tMAC MAC data sent.\n'
 b'[D][1076]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
9
32
909
1072]\n'
 b'[T][1153]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1157]\tFEC MAC CRC matched.\n'
 b'[T][1157]\tMAC frame ready\n'
 b'[V][1163]\tMAC MAC ACK received.\n'
 b'[D][1163]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[D][1169]\tMAIN Received Frame
 RSSI:134\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1153]\n'][b'r\n'
 b'[I][2172]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][212]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][213]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][313]\tRETRANS set to 5.\n'
 b'[V][313]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][417]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][418]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][618]\tMAC Sending data.\n'
 b'[T][620]\tMAC Preparing frame.\n'
 b'[T][623]\tMAC Fill header.\n'
 b'[T][626]\tMAC Copy payload.\n'
 b'[T][628]\tMAC Dispatching frame.\n'
 b'[T][631]\tMAC Find buffer.\n'
 b'[T][634]\tMAC Fill buffer.\n'
 b'[T][636]\tPHY FEC add MAC CRC.\n'
 b'[T][639]\tPHY Prepare header.\n'
 b'[T][642]\tPHY Calc CRC.\n'
 b'[T][644]\tPHY Dispatching frame to PHYH\n'
 b'[T][648]\tPHYH Dispatching frame.\n'
 b'[T][651]\tPHYH New data packet.\n'
 b'[T][654]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][799]\tMAC Done sending.\n'
 b'[V][802]\tMAC MAC data sent.\n'
 b'[D][802]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
8
16
636
799]\n'
 b'[V][888]\tMAC MAC data timeout.\n'
 b'[T][888]\tMAC Dispatching frame.\n'
 b'[T][894]\tMAC Find buffer.\n'
 b'[T][896]\tMAC Fill buffer.\n'
 b'[T][899]\tPHY FEC add MAC CRC.\n'
 b'[T][902]\tPHY Prepare header.\n'
 b'[T][904]\tPHY Calc CRC.\n'
 b'[T][907]\tPHY Dispatching frame to PHYH\n'
 b'[T][910]\tPHYH Dispatching frame.\n'
 b'[T][913]\tPHYH New data packet.\n'
 b'[T][931]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][935]\tFEC MAC CRC matched.\n'
 b'[T][935]\tMAC frame ready\n'
 b'[V][940]\tMAC MAC ACK received.\n'
 b'[V][941]\tMAC MAC ACK too late.\n'
 b'[D][941]\tMAIN Received Frame
 RSSI:135\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
931]\n'
 b'[T][1081]\tMAC Done sending.\n'
 b'[V][1084]\tMAC MAC data sent.\n'
 b'[D][1085]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
13
32
899
1081]\n'
 b'[V][1170]\tMAC MAC data timeout.\n'
 b'[T][1170]\tMAC Dispatching frame.\n'
 b'[T][1176]\tMAC Find buffer.\n'
 b'[T][1179]\tMAC Fill buffer.\n'
 b'[T][1182]\tPHY FEC add MAC CRC.\n'
 b'[T][1185]\tPHY Prepare header.\n'
 b'[T][1187]\tPHY Calc CRC.\n'
 b'[T][1190]\tPHY Dispatching frame to PHYH\n'
 b'[T][1193]\tPHYH Dispatching frame.\n'
 b'[T][1197]\tPHYH New data packet.\n'
 b'[T][1213]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1217]\tFEC MAC CRC matched.\n'
 b'[T][1217]\tMAC frame ready\n'
 b'[V][1223]\tMAC MAC ACK received.\n'
 b'[V][1223]\tMAC MAC ACK too late.\n'
 b'[D][1224]\tMAIN Received Frame
 RSSI:125\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1213]\n'
 b'[T][1377]\tMAC Done sending.\n'
 b'[V][1380]\tMAC MAC data sent.\n'
 b'[D][1381]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
27
64
1181
1377]\n'
 b'[V][1466]\tMAC MAC data timeout.\n'
 b'[T][1466]\tMAC Dispatching frame.\n'
 b'[T][1472]\tMAC Find buffer.\n'
 b'[T][1475]\tMAC Fill buffer.\n'
 b'[T][1477]\tPHY FEC add MAC CRC.\n'
 b'[T][1480]\tPHY Prepare header.\n'
 b'[T][1483]\tPHY Calc CRC.\n'
 b'[T][1486]\tPHY Dispatching frame to PHYH\n'
 b'[T][1489]\tPHYH Dispatching frame.\n'
 b'[T][1493]\tPHYH New data packet.\n'
 b'[T][1509]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1513]\tFEC MAC CRC matched.\n'
 b'[T][1513]\tMAC frame ready\n'
 b'[V][1518]\tMAC MAC ACK received.\n'
 b'[V][1519]\tMAC MAC ACK too late.\n'
 b'[D][1520]\tMAIN Received Frame
 RSSI:141\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1509]\n'
 b'[T][1769]\tMAC Done sending.\n'
 b'[V][1772]\tMAC MAC data sent.\n'
 b'[D][1773]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
123
128
1477
1769]\n'
 b'[V][1858]\tMAC MAC data timeout.\n'
 b'[T][1858]\tMAC Dispatching frame.\n'
 b'[T][1864]\tMAC Find buffer.\n'
 b'[T][1867]\tMAC Fill buffer.\n'
 b'[T][1869]\tPHY FEC add MAC CRC.\n'
 b'[T][1872]\tPHY Prepare header.\n'
 b'[T][1875]\tPHY Calc CRC.\n'
 b'[T][1878]\tPHY Dispatching frame to PHYH\n'
 b'[T][1881]\tPHYH Dispatching frame.\n'
 b'[T][1885]\tPHYH New data packet.\n'
 b'[T][1901]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1905]\tFEC MAC CRC matched.\n'
 b'[T][1905]\tMAC frame ready\n'
 b'[V][1911]\tMAC MAC ACK received.\n'
 b'[V][1911]\tMAC MAC ACK too late.\n'
 b'[D][1912]\tMAIN Received Frame
 RSSI:131\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1901]\n'
 b'[T][2059]\tMAC Done sending.\n'
 b'[V][2062]\tMAC MAC data sent.\n'
 b'[D][2063]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
21
128
1869
2059]\n'
 b'[V][2148]\tMAC MAC data timeout.\n'
 b'[T][2148]\tMAC Dispatching frame.\n'
 b'[T][2154]\tMAC Find buffer.\n'
 b'[T][2157]\tMAC Fill buffer.\n'
 b'[T][2160]\tPHY FEC add MAC CRC.\n'
 b'[T][2163]\tPHY Prepare header.\n'
 b'[T][2165]\tPHY Calc CRC.\n'
 b'[T][2168]\tPHY Dispatching frame to PHYH\n'
 b'[T][2171]\tPHYH Dispatching frame.\n'
 b'[T][2175]\tPHYH New data packet.\n'
 b'[T][2191]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2195]\tFEC MAC CRC matched.\n'
 b'[T][2195]\tMAC frame ready\n'
 b'[V][2201]\tMAC MAC ACK received.\n'
 b'[V][2201]\tMAC MAC ACK too late.\n'
 b'[D][2202]\tMAIN Received Frame
 RSSI:127\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2191]\n'
 b'[T][2438]\tMAC Done sending.\n'
 b'[V][2441]\tMAC MAC data sent.\n'
 b'[D][2442]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
110
128
2159
2438]\n'
 b'[V][2527]\tMAC MAC data timeout.\n'
 b'[D][2527]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2570]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2574]\tFEC MAC CRC matched.\n'
 b'[T][2574]\tMAC frame ready\n'
 b'[V][2579]\tMAC MAC ACK received.\n'
 b'[V][2580]\tMAC MAC ACK too late.\n'
 b'[D][2581]\tMAIN Received Frame
 RSSI:140\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2570]\n'][b'r\n'
 b'[I][3594]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][211]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][212]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][315]\tRETRANS set to 5.\n'
 b'[V][316]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][420]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][627]\tMAC Sending data.\n'
 b'[T][629]\tMAC Preparing frame.\n'
 b'[T][632]\tMAC Fill header.\n'
 b'[T][635]\tMAC Copy payload.\n'
 b'[T][637]\tMAC Dispatching frame.\n'
 b'[T][640]\tMAC Find buffer.\n'
 b'[T][643]\tMAC Fill buffer.\n'
 b'[T][645]\tPHY FEC add MAC CRC.\n'
 b'[T][648]\tPHY Prepare header.\n'
 b'[T][651]\tPHY Calc CRC.\n'
 b'[T][653]\tPHY Dispatching frame to PHYH\n'
 b'[T][657]\tPHYH Dispatching frame.\n'
 b'[T][660]\tPHYH New data packet.\n'
 b'[T][663]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][805]\tMAC Done sending.\n'
 b'[V][808]\tMAC MAC data sent.\n'
 b'[D][808]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
645
805]\n'
 b'[V][894]\tMAC MAC data timeout.\n'
 b'[T][894]\tMAC Dispatching frame.\n'
 b'[T][900]\tMAC Find buffer.\n'
 b'[T][902]\tMAC Fill buffer.\n'
 b'[T][905]\tPHY FEC add MAC CRC.\n'
 b'[T][908]\tPHY Prepare header.\n'
 b'[T][910]\tPHY Calc CRC.\n'
 b'[T][913]\tPHY Dispatching frame to PHYH\n'
 b'[T][916]\tPHYH Dispatching frame.\n'
 b'[T][919]\tPHYH New data packet.\n'
 b'[T][937]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][941]\tFEC MAC CRC matched.\n'
 b'[T][941]\tMAC frame ready\n'
 b'[V][946]\tMAC MAC ACK received.\n'
 b'[V][947]\tMAC MAC ACK too late.\n'
 b'[D][947]\tMAIN Received Frame
 RSSI:127\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
937]\n'
 b'[T][1096]\tMAC Done sending.\n'
 b'[V][1099]\tMAC MAC data sent.\n'
 b'[D][1100]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
22
32
905
1096]\n'
 b'[V][1185]\tMAC MAC data timeout.\n'
 b'[T][1185]\tMAC Dispatching frame.\n'
 b'[T][1191]\tMAC Find buffer.\n'
 b'[T][1194]\tMAC Fill buffer.\n'
 b'[T][1196]\tPHY FEC add MAC CRC.\n'
 b'[T][1199]\tPHY Prepare header.\n'
 b'[T][1202]\tPHY Calc CRC.\n'
 b'[T][1205]\tPHY Dispatching frame to PHYH\n'
 b'[T][1208]\tPHYH Dispatching frame.\n'
 b'[T][1212]\tPHYH New data packet.\n'
 b'[T][1228]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1232]\tFEC MAC CRC matched.\n'
 b'[T][1232]\tMAC frame ready\n'
 b'[V][1237]\tMAC MAC ACK received.\n'
 b'[V][1238]\tMAC MAC ACK too late.\n'
 b'[D][1239]\tMAIN Received Frame
 RSSI:116\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1228]\n'
 b'[T][1381]\tMAC Done sending.\n'
 b'[V][1384]\tMAC MAC data sent.\n'
 b'[D][1385]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
16
64
1196
1381]\n'
 b'[V][1470]\tMAC MAC data timeout.\n'
 b'[T][1470]\tMAC Dispatching frame.\n'
 b'[T][1476]\tMAC Find buffer.\n'
 b'[T][1479]\tMAC Fill buffer.\n'
 b'[T][1482]\tPHY FEC add MAC CRC.\n'
 b'[T][1485]\tPHY Prepare header.\n'
 b'[T][1487]\tPHY Calc CRC.\n'
 b'[T][1490]\tPHY Dispatching frame to PHYH\n'
 b'[T][1493]\tPHYH Dispatching frame.\n'
 b'[T][1497]\tPHYH New data packet.\n'
 b'[T][1513]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1517]\tFEC MAC CRC matched.\n'
 b'[T][1517]\tMAC frame ready\n'
 b'[V][1523]\tMAC MAC ACK received.\n'
 b'[V][1523]\tMAC MAC ACK too late.\n'
 b'[D][1524]\tMAIN Received Frame
 RSSI:126\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1513]\n'
 b'[T][1716]\tMAC Done sending.\n'
 b'[V][1719]\tMAC MAC data sent.\n'
 b'[D][1720]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
66
128
1481
1716]\n'
 b'[V][1805]\tMAC MAC data timeout.\n'
 b'[T][1805]\tMAC Dispatching frame.\n'
 b'[T][1811]\tMAC Find buffer.\n'
 b'[T][1814]\tMAC Fill buffer.\n'
 b'[T][1817]\tPHY FEC add MAC CRC.\n'
 b'[T][1819]\tPHY Prepare header.\n'
 b'[T][1822]\tPHY Calc CRC.\n'
 b'[T][1825]\tPHY Dispatching frame to PHYH\n'
 b'[T][1828]\tPHYH Dispatching frame.\n'
 b'[T][1832]\tPHYH New data packet.\n'
 b'[T][1848]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1852]\tFEC MAC CRC matched.\n'
 b'[T][1852]\tMAC frame ready\n'
 b'[V][1858]\tMAC MAC ACK received.\n'
 b'[V][1858]\tMAC MAC ACK too late.\n'
 b'[D][1859]\tMAIN Received Frame
 RSSI:130\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1848]\n'
 b'[T][2017]\tMAC Done sending.\n'
 b'[V][2020]\tMAC MAC data sent.\n'
 b'[D][2021]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
32
128
1816
2017]\n'
 b'[V][2106]\tMAC MAC data timeout.\n'
 b'[T][2106]\tMAC Dispatching frame.\n'
 b'[T][2112]\tMAC Find buffer.\n'
 b'[T][2115]\tMAC Fill buffer.\n'
 b'[T][2117]\tPHY FEC add MAC CRC.\n'
 b'[T][2120]\tPHY Prepare header.\n'
 b'[T][2123]\tPHY Calc CRC.\n'
 b'[T][2126]\tPHY Dispatching frame to PHYH\n'
 b'[T][2129]\tPHYH Dispatching frame.\n'
 b'[T][2133]\tPHYH New data packet.\n'
 b'[T][2149]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2153]\tFEC MAC CRC matched.\n'
 b'[T][2153]\tMAC frame ready\n'
 b'[V][2158]\tMAC MAC ACK received.\n'
 b'[V][2159]\tMAC MAC ACK too late.\n'
 b'[D][2160]\tMAIN Received Frame
 RSSI:134\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2149]\n'
 b'[T][2360]\tMAC Done sending.\n'
 b'[V][2363]\tMAC MAC data sent.\n'
 b'[D][2364]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
74
128
2117
2360]\n'
 b'[V][2449]\tMAC MAC data timeout.\n'
 b'[D][2449]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2492]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2496]\tFEC MAC CRC matched.\n'
 b'[T][2496]\tMAC frame ready\n'
 b'[V][2501]\tMAC MAC ACK received.\n'
 b'[V][2502]\tMAC MAC ACK too late.\n'
 b'[D][2503]\tMAIN Received Frame
 RSSI:130\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2492]\n'][b'r\n'
 b'[I][3515]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][212]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][212]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][316]\tRETRANS set to 5.\n'
 b'[V][316]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][419]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][419]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][624]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][629]\tMAC Fill header.\n'
 b'[T][632]\tMAC Copy payload.\n'
 b'[T][634]\tMAC Dispatching frame.\n'
 b'[T][637]\tMAC Find buffer.\n'
 b'[T][640]\tMAC Fill buffer.\n'
 b'[T][642]\tPHY FEC add MAC CRC.\n'
 b'[T][645]\tPHY Prepare header.\n'
 b'[T][648]\tPHY Calc CRC.\n'
 b'[T][650]\tPHY Dispatching frame to PHYH\n'
 b'[T][654]\tPHYH Dispatching frame.\n'
 b'[T][657]\tPHYH New data packet.\n'
 b'[T][660]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][810]\tMAC Done sending.\n'
 b'[V][813]\tMAC MAC data sent.\n'
 b'[D][813]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
13
16
642
810]\n'
 b'[V][899]\tMAC MAC data timeout.\n'
 b'[T][899]\tMAC Dispatching frame.\n'
 b'[T][905]\tMAC Find buffer.\n'
 b'[T][907]\tMAC Fill buffer.\n'
 b'[T][910]\tPHY FEC add MAC CRC.\n'
 b'[T][913]\tPHY Prepare header.\n'
 b'[T][915]\tPHY Calc CRC.\n'
 b'[T][918]\tPHY Dispatching frame to PHYH\n'
 b'[T][921]\tPHYH Dispatching frame.\n'
 b'[T][924]\tPHYH New data packet.\n'
 b'[T][942]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][946]\tFEC MAC CRC matched.\n'
 b'[T][946]\tMAC frame ready\n'
 b'[V][951]\tMAC MAC ACK received.\n'
 b'[V][952]\tMAC MAC ACK too late.\n'
 b'[D][952]\tMAIN Received Frame
 RSSI:119\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
942]\n'
 b'[T][1104]\tMAC Done sending.\n'
 b'[V][1107]\tMAC MAC data sent.\n'
 b'[D][1108]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
32
910
1104]\n'
 b'[V][1193]\tMAC MAC data timeout.\n'
 b'[T][1193]\tMAC Dispatching frame.\n'
 b'[T][1199]\tMAC Find buffer.\n'
 b'[T][1202]\tMAC Fill buffer.\n'
 b'[T][1204]\tPHY FEC add MAC CRC.\n'
 b'[T][1207]\tPHY Prepare header.\n'
 b'[T][1210]\tPHY Calc CRC.\n'
 b'[T][1213]\tPHY Dispatching frame to PHYH\n'
 b'[T][1216]\tPHYH Dispatching frame.\n'
 b'[T][1220]\tPHYH New data packet.\n'
 b'[T][1236]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1240]\tFEC MAC CRC matched.\n'
 b'[T][1240]\tMAC frame ready\n'
 b'[V][1246]\tMAC MAC ACK received.\n'
 b'[V][1246]\tMAC MAC ACK too late.\n'
 b'[D][1247]\tMAIN Received Frame
 RSSI:136\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1236]\n'
 b'[T][1424]\tMAC Done sending.\n'
 b'[V][1427]\tMAC MAC data sent.\n'
 b'[D][1428]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
51
64
1204
1424]\n'
 b'[V][1513]\tMAC MAC data timeout.\n'
 b'[T][1513]\tMAC Dispatching frame.\n'
 b'[T][1519]\tMAC Find buffer.\n'
 b'[T][1522]\tMAC Fill buffer.\n'
 b'[T][1524]\tPHY FEC add MAC CRC.\n'
 b'[T][1527]\tPHY Prepare header.\n'
 b'[T][1530]\tPHY Calc CRC.\n'
 b'[T][1533]\tPHY Dispatching frame to PHYH\n'
 b'[T][1536]\tPHYH Dispatching frame.\n'
 b'[T][1540]\tPHYH New data packet.\n'
 b'[T][1556]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1560]\tFEC MAC CRC matched.\n'
 b'[T][1560]\tMAC frame ready\n'
 b'[V][1566]\tMAC MAC ACK received.\n'
 b'[V][1566]\tMAC MAC ACK too late.\n'
 b'[D][1567]\tMAIN Received Frame
 RSSI:95\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1556]\n'
 b'[T][1698]\tMAC Done sending.\n'
 b'[V][1701]\tMAC MAC data sent.\n'
 b'[D][1702]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
5
128
1524
1698]\n'
 b'[V][1787]\tMAC MAC data timeout.\n'
 b'[T][1787]\tMAC Dispatching frame.\n'
 b'[T][1793]\tMAC Find buffer.\n'
 b'[T][1796]\tMAC Fill buffer.\n'
 b'[T][1798]\tPHY FEC add MAC CRC.\n'
 b'[T][1801]\tPHY Prepare header.\n'
 b'[T][1804]\tPHY Calc CRC.\n'
 b'[T][1807]\tPHY Dispatching frame to PHYH\n'
 b'[T][1810]\tPHYH Dispatching frame.\n'
 b'[T][1814]\tPHYH New data packet.\n'
 b'[T][1830]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1834]\tFEC MAC CRC matched.\n'
 b'[T][1834]\tMAC frame ready\n'
 b'[V][1840]\tMAC MAC ACK received.\n'
 b'[V][1840]\tMAC MAC ACK too late.\n'
 b'[D][1841]\tMAIN Received Frame
 RSSI:124\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1830]\n'
 b'[T][1969]\tMAC Done sending.\n'
 b'[V][1972]\tMAC MAC data sent.\n'
 b'[D][1973]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
2
128
1798
1969]\n'
 b'[V][2058]\tMAC MAC data timeout.\n'
 b'[T][2058]\tMAC Dispatching frame.\n'
 b'[T][2064]\tMAC Find buffer.\n'
 b'[T][2067]\tMAC Fill buffer.\n'
 b'[T][2070]\tPHY FEC add MAC CRC.\n'
 b'[T][2073]\tPHY Prepare header.\n'
 b'[T][2075]\tPHY Calc CRC.\n'
 b'[T][2078]\tPHY Dispatching frame to PHYH\n'
 b'[T][2081]\tPHYH Dispatching frame.\n'
 b'[T][2085]\tPHYH New data packet.\n'
 b'[T][2101]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2105]\tFEC MAC CRC matched.\n'
 b'[T][2105]\tMAC frame ready\n'
 b'[V][2111]\tMAC MAC ACK received.\n'
 b'[V][2111]\tMAC MAC ACK too late.\n'
 b'[D][2112]\tMAIN Received Frame
 RSSI:116\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2101]\n'
 b'[T][2339]\tMAC Done sending.\n'
 b'[V][2342]\tMAC MAC data sent.\n'
 b'[D][2343]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
101
128
2069
2339]\n'
 b'[V][2428]\tMAC MAC data timeout.\n'
 b'[D][2428]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2471]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2475]\tFEC MAC CRC matched.\n'
 b'[T][2475]\tMAC frame ready\n'
 b'[V][2481]\tMAC MAC ACK received.\n'
 b'[V][2481]\tMAC MAC ACK too late.\n'
 b'[D][2482]\tMAIN Received Frame
 RSSI:131\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2471]\n'][b'a[DC]\n'
 b'[I][729]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][729]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][833]\tRETRANS set to 5.\n'
 b'[V][834]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][934]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][935]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][1140]\tMAC Sending data.\n'
 b'[T][1142]\tMAC Preparing frame.\n'
 b'[T][1145]\tMAC Fill header.\n'
 b'[T][1148]\tMAC Copy payload.\n'
 b'[T][1151]\tMAC Dispatching frame.\n'
 b'[T][1154]\tMAC Find buffer.\n'
 b'[T][1156]\tMAC Fill buffer.\n'
 b'[T][1159]\tPHY FEC add MAC CRC.\n'
 b'[T][1162]\tPHY Prepare header.\n'
 b'[T][1165]\tPHY Calc CRC.\n'
 b'[T][1167]\tPHY Dispatching frame to PHYH\n'
 b'[T][1171]\tPHYH Dispatching frame.\n'
 b'[T][1174]\tPHYH New data packet.\n'
 b'[T][1178]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][1322]\tMAC Done sending.\n'
 b'[V][1325]\tMAC MAC data sent.\n'
 b'[D][1326]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
8
16
1159
1322]\n'
 b'[V][1411]\tMAC MAC data timeout.\n'
 b'[T][1411]\tMAC Dispatching frame.\n'
 b'[T][1417]\tMAC Find buffer.\n'
 b'[T][1420]\tMAC Fill buffer.\n'
 b'[T][1423]\tPHY FEC add MAC CRC.\n'
 b'[T][1425]\tPHY Prepare header.\n'
 b'[T][1428]\tPHY Calc CRC.\n'
 b'[T][1431]\tPHY Dispatching frame to PHYH\n'
 b'[T][1434]\tPHYH Dispatching frame.\n'
 b'[T][1438]\tPHYH New data packet.\n'
 b'[T][1455]\tFEC calculated MAC CRC: 0x9C37\n'
 b'[V][1459]\tFEC MAC CRC wrong.\n'
 b'[T][1597]\tMAC Done sending.\n'
 b'[V][1600]\tMAC MAC data sent.\n'
 b'[D][1601]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
5
32
1422
1597]\n'
 b'[V][1686]\tMAC MAC data timeout.\n'
 b'[T][1686]\tMAC Dispatching frame.\n'
 b'[T][1692]\tMAC Find buffer.\n'
 b'[T][1695]\tMAC Fill buffer.\n'
 b'[T][1698]\tPHY FEC add MAC CRC.\n'
 b'[T][1700]\tPHY Prepare header.\n'
 b'[T][1703]\tPHY Calc CRC.\n'
 b'[T][1706]\tPHY Dispatching frame to PHYH\n'
 b'[T][1709]\tPHYH Dispatching frame.\n'
 b'[T][1713]\tPHYH New data packet.\n'
 b'[T][1901]\tMAC Done sending.\n'
 b'[V][1904]\tMAC MAC data sent.\n'
 b'[D][1905]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
49
64
1697
1901]\n'
 b'[V][1990]\tMAC MAC data timeout.\n'
 b'[T][1990]\tMAC Dispatching frame.\n'
 b'[T][1996]\tMAC Find buffer.\n'
 b'[T][1999]\tMAC Fill buffer.\n'
 b'[T][2002]\tPHY FEC add MAC CRC.\n'
 b'[T][2005]\tPHY Prepare header.\n'
 b'[T][2007]\tPHY Calc CRC.\n'
 b'[T][2010]\tPHY Dispatching frame to PHYH\n'
 b'[T][2013]\tPHYH Dispatching frame.\n'
 b'[T][2017]\tPHYH New data packet.\n'
 b'[T][2034]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2038]\tFEC MAC CRC matched.\n'
 b'[T][2038]\tMAC frame ready\n'
 b'[V][2043]\tMAC MAC ACK received.\n'
 b'[V][2044]\tMAC MAC ACK too late.\n'
 b'[D][2045]\tMAIN Received Frame
 RSSI:98\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2034]\n'
 b'[T][2292]\tMAC Done sending.\n'
 b'[V][2295]\tMAC MAC data sent.\n'
 b'[D][2296]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
121
128
2001
2292]\n'
 b'[V][2381]\tMAC MAC data timeout.\n'
 b'[T][2381]\tMAC Dispatching frame.\n'
 b'[T][2387]\tMAC Find buffer.\n'
 b'[T][2390]\tMAC Fill buffer.\n'
 b'[T][2393]\tPHY FEC add MAC CRC.\n'
 b'[T][2396]\tPHY Prepare header.\n'
 b'[T][2398]\tPHY Calc CRC.\n'
 b'[T][2401]\tPHY Dispatching frame to PHYH\n'
 b'[T][2404]\tPHYH Dispatching frame.\n'
 b'[T][2408]\tPHYH New data packet.\n'
 b'[T][2425]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2429]\tFEC MAC CRC matched.\n'
 b'[T][2429]\tMAC frame ready\n'
 b'[V][2434]\tMAC MAC ACK received.\n'
 b'[V][2435]\tMAC MAC ACK too late.\n'
 b'[D][2436]\tMAIN Received Frame
 RSSI:124\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2425]\n'
 b'[T][2657]\tMAC Done sending.\n'
 b'[V][2660]\tMAC MAC data sent.\n'
 b'[D][2661]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
95
128
2393
2657]\n'
 b'[V][2746]\tMAC MAC data timeout.\n'
 b'[T][2746]\tMAC Dispatching frame.\n'
 b'[T][2752]\tMAC Find buffer.\n'
 b'[T][2755]\tMAC Fill buffer.\n'
 b'[T][2757]\tPHY FEC add MAC CRC.\n'
 b'[T][2760]\tPHY Prepare header.\n'
 b'[T][2763]\tPHY Calc CRC.\n'
 b'[T][2766]\tPHY Dispatching frame to PHYH\n'
 b'[T][2769]\tPHYH Dispatching frame.\n'
 b'[T][2773]\tPHYH New data packet.\n'
 b'[T][2790]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2794]\tFEC MAC CRC matched.\n'
 b'[T][2794]\tMAC frame ready\n'
 b'[V][2800]\tMAC MAC ACK received.\n'
 b'[V][2800]\tMAC MAC ACK too late.\n'
 b'[D][2801]\tMAIN Received Frame
 RSSI:119\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2790]\n'
 b'[T][3021]\tMAC Done sending.\n'
 b'[V][3024]\tMAC MAC data sent.\n'
 b'[D][3025]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
94
128
2757
3021]\n'
 b'[V][3110]\tMAC MAC data timeout.\n'
 b'[D][3110]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][3154]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][3158]\tFEC MAC CRC wrong.\n'][b'r\n'
 b'[I][4157]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][213]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][422]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][422]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][628]\tMAC Sending data.\n'
 b'[T][631]\tMAC Preparing frame.\n'
 b'[T][633]\tMAC Fill header.\n'
 b'[T][636]\tMAC Copy payload.\n'
 b'[T][638]\tMAC Dispatching frame.\n'
 b'[T][641]\tMAC Find buffer.\n'
 b'[T][644]\tMAC Fill buffer.\n'
 b'[T][646]\tPHY FEC add MAC CRC.\n'
 b'[T][649]\tPHY Prepare header.\n'
 b'[T][652]\tPHY Calc CRC.\n'
 b'[T][654]\tPHY Dispatching frame to PHYH\n'
 b'[T][658]\tPHYH Dispatching frame.\n'
 b'[T][661]\tPHYH New data packet.\n'
 b'[T][664]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][810]\tMAC Done sending.\n'
 b'[V][813]\tMAC MAC data sent.\n'
 b'[D][813]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
9
16
646
810]\n'
 b'[V][899]\tMAC MAC data timeout.\n'
 b'[T][899]\tMAC Dispatching frame.\n'
 b'[T][905]\tMAC Find buffer.\n'
 b'[T][907]\tMAC Fill buffer.\n'
 b'[T][910]\tPHY FEC add MAC CRC.\n'
 b'[T][913]\tPHY Prepare header.\n'
 b'[T][915]\tPHY Calc CRC.\n'
 b'[T][918]\tPHY Dispatching frame to PHYH\n'
 b'[T][921]\tPHYH Dispatching frame.\n'
 b'[T][924]\tPHYH New data packet.\n'
 b'[T][943]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][947]\tFEC MAC CRC matched.\n'
 b'[T][947]\tMAC frame ready\n'
 b'[V][952]\tMAC MAC ACK received.\n'
 b'[V][953]\tMAC MAC ACK too late.\n'
 b'[D][953]\tMAIN Received Frame
 RSSI:124\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
943]\n'
 b'[T][1084]\tMAC Done sending.\n'
 b'[V][1087]\tMAC MAC data sent.\n'
 b'[D][1088]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
4
32
910
1084]\n'
 b'[V][1173]\tMAC MAC data timeout.\n'
 b'[T][1173]\tMAC Dispatching frame.\n'
 b'[T][1179]\tMAC Find buffer.\n'
 b'[T][1182]\tMAC Fill buffer.\n'
 b'[T][1185]\tPHY FEC add MAC CRC.\n'
 b'[T][1188]\tPHY Prepare header.\n'
 b'[T][1190]\tPHY Calc CRC.\n'
 b'[T][1193]\tPHY Dispatching frame to PHYH\n'
 b'[T][1196]\tPHYH Dispatching frame.\n'
 b'[T][1200]\tPHYH New data packet.\n'
 b'[T][1217]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1221]\tFEC MAC CRC wrong.\n'
 b'[T][1378]\tMAC Done sending.\n'
 b'[V][1381]\tMAC MAC data sent.\n'
 b'[D][1382]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
24
64
1184
1378]\n'
 b'[V][1467]\tMAC MAC data timeout.\n'
 b'[T][1467]\tMAC Dispatching frame.\n'
 b'[T][1473]\tMAC Find buffer.\n'
 b'[T][1476]\tMAC Fill buffer.\n'
 b'[T][1478]\tPHY FEC add MAC CRC.\n'
 b'[T][1481]\tPHY Prepare header.\n'
 b'[T][1484]\tPHY Calc CRC.\n'
 b'[T][1487]\tPHY Dispatching frame to PHYH\n'
 b'[T][1490]\tPHYH Dispatching frame.\n'
 b'[T][1494]\tPHYH New data packet.\n'
 b'[T][1511]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1515]\tFEC MAC CRC matched.\n'
 b'[T][1515]\tMAC frame ready\n'
 b'[V][1520]\tMAC MAC ACK received.\n'
 b'[V][1521]\tMAC MAC ACK too late.\n'
 b'[D][1522]\tMAIN Received Frame
 RSSI:124\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1511]\n'
 b'[T][1746]\tMAC Done sending.\n'
 b'[V][1749]\tMAC MAC data sent.\n'
 b'[D][1750]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
98
128
1478
1746]\n'
 b'[V][1835]\tMAC MAC data timeout.\n'
 b'[T][1835]\tMAC Dispatching frame.\n'
 b'[T][1841]\tMAC Find buffer.\n'
 b'[T][1844]\tMAC Fill buffer.\n'
 b'[T][1846]\tPHY FEC add MAC CRC.\n'
 b'[T][1849]\tPHY Prepare header.\n'
 b'[T][1852]\tPHY Calc CRC.\n'
 b'[T][1855]\tPHY Dispatching frame to PHYH\n'
 b'[T][1858]\tPHYH Dispatching frame.\n'
 b'[T][1862]\tPHYH New data packet.\n'
 b'[T][2001]\tMAC Done sending.\n'
 b'[V][2004]\tMAC MAC data sent.\n'
 b'[D][2005]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
0
128
1846
2001]\n'
 b'[V][2090]\tMAC MAC data timeout.\n'
 b'[T][2090]\tMAC Dispatching frame.\n'
 b'[T][2096]\tMAC Find buffer.\n'
 b'[T][2099]\tMAC Fill buffer.\n'
 b'[T][2102]\tPHY FEC add MAC CRC.\n'
 b'[T][2105]\tPHY Prepare header.\n'
 b'[T][2107]\tPHY Calc CRC.\n'
 b'[T][2110]\tPHY Dispatching frame to PHYH\n'
 b'[T][2113]\tPHYH Dispatching frame.\n'
 b'[T][2117]\tPHYH New data packet.\n'
 b'[T][2258]\tMAC Done sending.\n'
 b'[V][2261]\tMAC MAC data sent.\n'
 b'[D][2262]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
2
128
2101
2258]\n'
 b'[V][2347]\tMAC MAC data timeout.\n'
 b'[D][2347]\tMAIN Frame done.\n'
 b'm[D]\n'][b'r\n'
 b'[I][3354]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][207]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][208]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][307]\tRETRANS set to 5.\n'
 b'[V][308]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][407]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][408]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][613]\tMAC Sending data.\n'
 b'[T][615]\tMAC Preparing frame.\n'
 b'[T][618]\tMAC Fill header.\n'
 b'[T][621]\tMAC Copy payload.\n'
 b'[T][623]\tMAC Dispatching frame.\n'
 b'[T][626]\tMAC Find buffer.\n'
 b'[T][629]\tMAC Fill buffer.\n'
 b'[T][631]\tPHY FEC add MAC CRC.\n'
 b'[T][634]\tPHY Prepare header.\n'
 b'[T][637]\tPHY Calc CRC.\n'
 b'[T][639]\tPHY Dispatching frame to PHYH\n'
 b'[T][643]\tPHYH Dispatching frame.\n'
 b'[T][646]\tPHYH New data packet.\n'
 b'[T][649]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][791]\tMAC Done sending.\n'
 b'[V][794]\tMAC MAC data sent.\n'
 b'[D][794]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
5
16
631
791]\n'
 b'[V][880]\tMAC MAC data timeout.\n'
 b'[T][880]\tMAC Dispatching frame.\n'
 b'[T][886]\tMAC Find buffer.\n'
 b'[T][888]\tMAC Fill buffer.\n'
 b'[T][891]\tPHY FEC add MAC CRC.\n'
 b'[T][894]\tPHY Prepare header.\n'
 b'[T][896]\tPHY Calc CRC.\n'
 b'[T][899]\tPHY Dispatching frame to PHYH\n'
 b'[T][902]\tPHYH Dispatching frame.\n'
 b'[T][905]\tPHYH New data packet.\n'
 b'[T][917]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][921]\tFEC MAC CRC matched.\n'
 b'[T][921]\tMAC frame ready\n'
 b'[V][926]\tMAC MAC ACK received.\n'
 b'[V][927]\tMAC MAC ACK too late.\n'
 b'[D][927]\tMAIN Received Frame
 RSSI:155\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
917]\n'
 b'[T][1072]\tMAC Done sending.\n'
 b'[V][1075]\tMAC MAC data sent.\n'
 b'[D][1076]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
18
32
891
1072]\n'
 b'[V][1161]\tMAC MAC data timeout.\n'
 b'[T][1161]\tMAC Dispatching frame.\n'
 b'[T][1167]\tMAC Find buffer.\n'
 b'[T][1170]\tMAC Fill buffer.\n'
 b'[T][1172]\tPHY FEC add MAC CRC.\n'
 b'[T][1175]\tPHY Prepare header.\n'
 b'[T][1178]\tPHY Calc CRC.\n'
 b'[T][1181]\tPHY Dispatching frame to PHYH\n'
 b'[T][1184]\tPHYH Dispatching frame.\n'
 b'[T][1188]\tPHYH New data packet.\n'
 b'[T][1198]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1202]\tFEC MAC CRC matched.\n'
 b'[T][1202]\tMAC frame ready\n'
 b'[V][1207]\tMAC MAC ACK received.\n'
 b'[V][1208]\tMAC MAC ACK too late.\n'
 b'[D][1209]\tMAIN Received Frame
 RSSI:156\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1198]\n'
 b'[T][1352]\tMAC Done sending.\n'
 b'[V][1355]\tMAC MAC data sent.\n'
 b'[D][1356]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
17
64
1172
1352]\n'
 b'[V][1441]\tMAC MAC data timeout.\n'
 b'[T][1441]\tMAC Dispatching frame.\n'
 b'[T][1447]\tMAC Find buffer.\n'
 b'[T][1450]\tMAC Fill buffer.\n'
 b'[T][1453]\tPHY FEC add MAC CRC.\n'
 b'[T][1456]\tPHY Prepare header.\n'
 b'[T][1458]\tPHY Calc CRC.\n'
 b'[T][1461]\tPHY Dispatching frame to PHYH\n'
 b'[T][1464]\tPHYH Dispatching frame.\n'
 b'[T][1468]\tPHYH New data packet.\n'
 b'[T][1479]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1483]\tFEC MAC CRC matched.\n'
 b'[T][1483]\tMAC frame ready\n'
 b'[V][1489]\tMAC MAC ACK received.\n'
 b'[V][1489]\tMAC MAC ACK too late.\n'
 b'[D][1490]\tMAIN Received Frame
 RSSI:156\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1479]\n'
 b'[T][1702]\tMAC Done sending.\n'
 b'[V][1705]\tMAC MAC data sent.\n'
 b'[D][1706]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
86
128
1453
1702]\n'
 b'[V][1791]\tMAC MAC data timeout.\n'
 b'[T][1791]\tMAC Dispatching frame.\n'
 b'[T][1797]\tMAC Find buffer.\n'
 b'[T][1800]\tMAC Fill buffer.\n'
 b'[T][1803]\tPHY FEC add MAC CRC.\n'
 b'[T][1806]\tPHY Prepare header.\n'
 b'[T][1808]\tPHY Calc CRC.\n'
 b'[T][1811]\tPHY Dispatching frame to PHYH\n'
 b'[T][1814]\tPHYH Dispatching frame.\n'
 b'[T][1818]\tPHYH New data packet.\n'
 b'[T][1830]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1834]\tFEC MAC CRC matched.\n'
 b'[T][1834]\tMAC frame ready\n'
 b'[V][1839]\tMAC MAC ACK received.\n'
 b'[V][1840]\tMAC MAC ACK too late.\n'
 b'[D][1841]\tMAIN Received Frame
 RSSI:156\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1830]\n'
 b'[T][2035]\tMAC Done sending.\n'
 b'[V][2038]\tMAC MAC data sent.\n'
 b'[D][2039]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
68
128
1803
2035]\n'
 b'[V][2124]\tMAC MAC data timeout.\n'
 b'[T][2124]\tMAC Dispatching frame.\n'
 b'[T][2130]\tMAC Find buffer.\n'
 b'[T][2133]\tMAC Fill buffer.\n'
 b'[T][2136]\tPHY FEC add MAC CRC.\n'
 b'[T][2139]\tPHY Prepare header.\n'
 b'[T][2141]\tPHY Calc CRC.\n'
 b'[T][2144]\tPHY Dispatching frame to PHYH\n'
 b'[T][2147]\tPHYH Dispatching frame.\n'
 b'[T][2151]\tPHYH New data packet.\n'
 b'[T][2163]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2167]\tFEC MAC CRC matched.\n'
 b'[T][2167]\tMAC frame ready\n'
 b'[V][2173]\tMAC MAC ACK received.\n'
 b'[V][2173]\tMAC MAC ACK too late.\n'
 b'[D][2174]\tMAIN Received Frame
 RSSI:155\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2163]\n'
 b'[T][2339]\tMAC Done sending.\n'
 b'[V][2342]\tMAC MAC data sent.\n'
 b'[D][2343]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
39
128
2136
2339]\n'
 b'[V][2428]\tMAC MAC data timeout.\n'
 b'[D][2428]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2468]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2472]\tFEC MAC CRC matched.\n'
 b'[T][2472]\tMAC frame ready\n'
 b'[V][2477]\tMAC MAC ACK received.\n'
 b'[V][2478]\tMAC MAC ACK too late.\n'
 b'[D][2479]\tMAIN Received Frame
 RSSI:155\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2468]\n'][b'r\n'
 b'[I][3491]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][214]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][421]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][421]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][626]\tMAC Sending data.\n'
 b'[T][629]\tMAC Preparing frame.\n'
 b'[T][632]\tMAC Fill header.\n'
 b'[T][634]\tMAC Copy payload.\n'
 b'[T][637]\tMAC Dispatching frame.\n'
 b'[T][640]\tMAC Find buffer.\n'
 b'[T][642]\tMAC Fill buffer.\n'
 b'[T][645]\tPHY FEC add MAC CRC.\n'
 b'[T][647]\tPHY Prepare header.\n'
 b'[T][650]\tPHY Calc CRC.\n'
 b'[T][652]\tPHY Dispatching frame to PHYH\n'
 b'[T][656]\tPHYH Dispatching frame.\n'
 b'[T][659]\tPHYH New data packet.\n'
 b'[T][662]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][801]\tMAC Done sending.\n'
 b'[V][804]\tMAC MAC data sent.\n'
 b'[D][804]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
2
16
644
801]\n'
 b'[V][890]\tMAC MAC data timeout.\n'
 b'[T][890]\tMAC Dispatching frame.\n'
 b'[T][896]\tMAC Find buffer.\n'
 b'[T][898]\tMAC Fill buffer.\n'
 b'[T][901]\tPHY FEC add MAC CRC.\n'
 b'[T][904]\tPHY Prepare header.\n'
 b'[T][906]\tPHY Calc CRC.\n'
 b'[T][909]\tPHY Dispatching frame to PHYH\n'
 b'[T][912]\tPHYH Dispatching frame.\n'
 b'[T][915]\tPHYH New data packet.\n'
 b'[T][930]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][934]\tFEC MAC CRC matched.\n'
 b'[T][934]\tMAC frame ready\n'
 b'[V][939]\tMAC MAC ACK received.\n'
 b'[V][940]\tMAC MAC ACK too late.\n'
 b'[D][940]\tMAIN Received Frame
 RSSI:151\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
930]\n'
 b'[T][1092]\tMAC Done sending.\n'
 b'[V][1095]\tMAC MAC data sent.\n'
 b'[D][1095]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
32
901
1092]\n'
 b'[V][1181]\tMAC MAC data timeout.\n'
 b'[T][1181]\tMAC Dispatching frame.\n'
 b'[T][1187]\tMAC Find buffer.\n'
 b'[T][1190]\tMAC Fill buffer.\n'
 b'[T][1193]\tPHY FEC add MAC CRC.\n'
 b'[T][1196]\tPHY Prepare header.\n'
 b'[T][1198]\tPHY Calc CRC.\n'
 b'[T][1201]\tPHY Dispatching frame to PHYH\n'
 b'[T][1204]\tPHYH Dispatching frame.\n'
 b'[T][1208]\tPHYH New data packet.\n'
 b'[T][1221]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1225]\tFEC MAC CRC matched.\n'
 b'[T][1225]\tMAC frame ready\n'
 b'[V][1231]\tMAC MAC ACK received.\n'
 b'[V][1231]\tMAC MAC ACK too late.\n'
 b'[D][1232]\tMAIN Received Frame
 RSSI:152\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1221]\n'
 b'[T][1418]\tMAC Done sending.\n'
 b'[V][1421]\tMAC MAC data sent.\n'
 b'[D][1422]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
60
64
1193
1418]\n'
 b'[V][1507]\tMAC MAC data timeout.\n'
 b'[T][1507]\tMAC Dispatching frame.\n'
 b'[T][1513]\tMAC Find buffer.\n'
 b'[T][1516]\tMAC Fill buffer.\n'
 b'[T][1519]\tPHY FEC add MAC CRC.\n'
 b'[T][1522]\tPHY Prepare header.\n'
 b'[T][1524]\tPHY Calc CRC.\n'
 b'[T][1527]\tPHY Dispatching frame to PHYH\n'
 b'[T][1530]\tPHYH Dispatching frame.\n'
 b'[T][1534]\tPHYH New data packet.\n'
 b'[T][1546]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1550]\tFEC MAC CRC matched.\n'
 b'[T][1550]\tMAC frame ready\n'
 b'[V][1556]\tMAC MAC ACK received.\n'
 b'[V][1556]\tMAC MAC ACK too late.\n'
 b'[D][1557]\tMAIN Received Frame
 RSSI:148\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1546]\n'
 b'[T][1721]\tMAC Done sending.\n'
 b'[V][1724]\tMAC MAC data sent.\n'
 b'[D][1725]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
38
128
1519
1721]\n'
 b'[V][1810]\tMAC MAC data timeout.\n'
 b'[T][1810]\tMAC Dispatching frame.\n'
 b'[T][1816]\tMAC Find buffer.\n'
 b'[T][1819]\tMAC Fill buffer.\n'
 b'[T][1822]\tPHY FEC add MAC CRC.\n'
 b'[T][1825]\tPHY Prepare header.\n'
 b'[T][1827]\tPHY Calc CRC.\n'
 b'[T][1830]\tPHY Dispatching frame to PHYH\n'
 b'[T][1833]\tPHYH Dispatching frame.\n'
 b'[T][1837]\tPHYH New data packet.\n'
 b'[T][1850]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1854]\tFEC MAC CRC matched.\n'
 b'[T][1854]\tMAC frame ready\n'
 b'[V][1860]\tMAC MAC ACK received.\n'
 b'[V][1860]\tMAC MAC ACK too late.\n'
 b'[D][1861]\tMAIN Received Frame
 RSSI:150\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1850]\n'
 b'[T][2008]\tMAC Done sending.\n'
 b'[V][2011]\tMAC MAC data sent.\n'
 b'[D][2012]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
21
128
1821
2008]\n'
 b'[V][2097]\tMAC MAC data timeout.\n'
 b'[T][2097]\tMAC Dispatching frame.\n'
 b'[T][2103]\tMAC Find buffer.\n'
 b'[T][2106]\tMAC Fill buffer.\n'
 b'[T][2109]\tPHY FEC add MAC CRC.\n'
 b'[T][2112]\tPHY Prepare header.\n'
 b'[T][2114]\tPHY Calc CRC.\n'
 b'[T][2117]\tPHY Dispatching frame to PHYH\n'
 b'[T][2120]\tPHYH Dispatching frame.\n'
 b'[T][2124]\tPHYH New data packet.\n'
 b'[T][2137]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2141]\tFEC MAC CRC matched.\n'
 b'[T][2141]\tMAC frame ready\n'
 b'[V][2146]\tMAC MAC ACK received.\n'
 b'[V][2147]\tMAC MAC ACK too late.\n'
 b'[D][2148]\tMAIN Received Frame
 RSSI:150\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2137]\n'
 b'[T][2325]\tMAC Done sending.\n'
 b'[V][2328]\tMAC MAC data sent.\n'
 b'[D][2329]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
51
128
2108
2325]\n'
 b'[V][2414]\tMAC MAC data timeout.\n'
 b'[D][2414]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2453]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2457]\tFEC MAC CRC matched.\n'
 b'[T][2457]\tMAC frame ready\n'
 b'[V][2463]\tMAC MAC ACK received.\n'
 b'[V][2463]\tMAC MAC ACK too late.\n'
 b'[D][2464]\tMAIN Received Frame
 RSSI:151\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2453]\n'][b'r\n'
 b'[I][3480]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][214]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][215]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][319]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][422]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][423]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][627]\tMAC Sending data.\n'
 b'[T][629]\tMAC Preparing frame.\n'
 b'[T][632]\tMAC Fill header.\n'
 b'[T][635]\tMAC Copy payload.\n'
 b'[T][637]\tMAC Dispatching frame.\n'
 b'[T][640]\tMAC Find buffer.\n'
 b'[T][643]\tMAC Fill buffer.\n'
 b'[T][645]\tPHY FEC add MAC CRC.\n'
 b'[T][648]\tPHY Prepare header.\n'
 b'[T][651]\tPHY Calc CRC.\n'
 b'[T][653]\tPHY Dispatching frame to PHYH\n'
 b'[T][657]\tPHYH Dispatching frame.\n'
 b'[T][660]\tPHYH New data packet.\n'
 b'[T][663]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][809]\tMAC Done sending.\n'
 b'[V][812]\tMAC MAC data sent.\n'
 b'[D][812]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
9
16
645
809]\n'
 b'[V][898]\tMAC MAC data timeout.\n'
 b'[T][898]\tMAC Dispatching frame.\n'
 b'[T][904]\tMAC Find buffer.\n'
 b'[T][906]\tMAC Fill buffer.\n'
 b'[T][909]\tPHY FEC add MAC CRC.\n'
 b'[T][912]\tPHY Prepare header.\n'
 b'[T][914]\tPHY Calc CRC.\n'
 b'[T][917]\tPHY Dispatching frame to PHYH\n'
 b'[T][920]\tPHYH Dispatching frame.\n'
 b'[T][923]\tPHYH New data packet.\n'
 b'[T][938]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][942]\tFEC MAC CRC matched.\n'
 b'[T][942]\tMAC frame ready\n'
 b'[V][947]\tMAC MAC ACK received.\n'
 b'[V][948]\tMAC MAC ACK too late.\n'
 b'[D][948]\tMAIN Received Frame
 RSSI:148\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
938]\n'
 b'[T][1103]\tMAC Done sending.\n'
 b'[V][1106]\tMAC MAC data sent.\n'
 b'[D][1107]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
28
32
909
1103]\n'
 b'[V][1192]\tMAC MAC data timeout.\n'
 b'[T][1192]\tMAC Dispatching frame.\n'
 b'[T][1198]\tMAC Find buffer.\n'
 b'[T][1201]\tMAC Fill buffer.\n'
 b'[T][1204]\tPHY FEC add MAC CRC.\n'
 b'[T][1207]\tPHY Prepare header.\n'
 b'[T][1209]\tPHY Calc CRC.\n'
 b'[T][1212]\tPHY Dispatching frame to PHYH\n'
 b'[T][1215]\tPHYH Dispatching frame.\n'
 b'[T][1219]\tPHYH New data packet.\n'
 b'[T][1232]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1236]\tFEC MAC CRC matched.\n'
 b'[T][1236]\tMAC frame ready\n'
 b'[V][1241]\tMAC MAC ACK received.\n'
 b'[V][1242]\tMAC MAC ACK too late.\n'
 b'[D][1243]\tMAIN Received Frame
 RSSI:149\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1232]\n'
 b'[T][1431]\tMAC Done sending.\n'
 b'[V][1434]\tMAC MAC data sent.\n'
 b'[D][1434]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
62
64
1203
1431]\n'
 b'[V][1520]\tMAC MAC data timeout.\n'
 b'[T][1520]\tMAC Dispatching frame.\n'
 b'[T][1526]\tMAC Find buffer.\n'
 b'[T][1529]\tMAC Fill buffer.\n'
 b'[T][1531]\tPHY FEC add MAC CRC.\n'
 b'[T][1534]\tPHY Prepare header.\n'
 b'[T][1537]\tPHY Calc CRC.\n'
 b'[T][1540]\tPHY Dispatching frame to PHYH\n'
 b'[T][1543]\tPHYH Dispatching frame.\n'
 b'[T][1547]\tPHYH New data packet.\n'
 b'[T][1559]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1563]\tFEC MAC CRC matched.\n'
 b'[T][1563]\tMAC frame ready\n'
 b'[V][1568]\tMAC MAC ACK received.\n'
 b'[V][1569]\tMAC MAC ACK too late.\n'
 b'[D][1570]\tMAIN Received Frame
 RSSI:150\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1559]\n'
 b'[T][1699]\tMAC Done sending.\n'
 b'[V][1702]\tMAC MAC data sent.\n'
 b'[D][1703]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
3
128
1531
1699]\n'
 b'[V][1788]\tMAC MAC data timeout.\n'
 b'[T][1788]\tMAC Dispatching frame.\n'
 b'[T][1794]\tMAC Find buffer.\n'
 b'[T][1797]\tMAC Fill buffer.\n'
 b'[T][1799]\tPHY FEC add MAC CRC.\n'
 b'[T][1802]\tPHY Prepare header.\n'
 b'[T][1805]\tPHY Calc CRC.\n'
 b'[T][1808]\tPHY Dispatching frame to PHYH\n'
 b'[T][1811]\tPHYH Dispatching frame.\n'
 b'[T][1815]\tPHYH New data packet.\n'
 b'[T][1828]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1832]\tFEC MAC CRC matched.\n'
 b'[T][1832]\tMAC frame ready\n'
 b'[V][1838]\tMAC MAC ACK received.\n'
 b'[V][1838]\tMAC MAC ACK too late.\n'
 b'[D][1839]\tMAIN Received Frame
 RSSI:149\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1828]\n'
 b'[T][2011]\tMAC Done sending.\n'
 b'[V][2014]\tMAC MAC data sent.\n'
 b'[D][2015]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
46
128
1799
2011]\n'
 b'[V][2100]\tMAC MAC data timeout.\n'
 b'[T][2100]\tMAC Dispatching frame.\n'
 b'[T][2106]\tMAC Find buffer.\n'
 b'[T][2109]\tMAC Fill buffer.\n'
 b'[T][2112]\tPHY FEC add MAC CRC.\n'
 b'[T][2115]\tPHY Prepare header.\n'
 b'[T][2117]\tPHY Calc CRC.\n'
 b'[T][2120]\tPHY Dispatching frame to PHYH\n'
 b'[T][2123]\tPHYH Dispatching frame.\n'
 b'[T][2127]\tPHYH New data packet.\n'
 b'[T][2139]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2143]\tFEC MAC CRC matched.\n'
 b'[T][2143]\tMAC frame ready\n'
 b'[V][2149]\tMAC MAC ACK received.\n'
 b'[V][2149]\tMAC MAC ACK too late.\n'
 b'[D][2150]\tMAIN Received Frame
 RSSI:147\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2139]\n'
 b'[T][2380]\tMAC Done sending.\n'
 b'[V][2383]\tMAC MAC data sent.\n'
 b'[D][2384]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
104
128
2112
2380]\n'
 b'[V][2469]\tMAC MAC data timeout.\n'
 b'[D][2469]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2509]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2513]\tFEC MAC CRC matched.\n'
 b'[T][2513]\tMAC frame ready\n'
 b'[V][2519]\tMAC MAC ACK received.\n'
 b'[V][2519]\tMAC MAC ACK too late.\n'
 b'[D][2520]\tMAIN Received Frame
 RSSI:146\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2509]\n'][b'r\n'
 b'[I][3529]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][205]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][206]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][305]\tRETRANS set to 5.\n'
 b'[V][305]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][406]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][406]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][612]\tMAC Sending data.\n'
 b'[T][615]\tMAC Preparing frame.\n'
 b'[T][618]\tMAC Fill header.\n'
 b'[T][620]\tMAC Copy payload.\n'
 b'[T][623]\tMAC Dispatching frame.\n'
 b'[T][626]\tMAC Find buffer.\n'
 b'[T][628]\tMAC Fill buffer.\n'
 b'[T][631]\tPHY FEC add MAC CRC.\n'
 b'[T][633]\tPHY Prepare header.\n'
 b'[T][636]\tPHY Calc CRC.\n'
 b'[T][638]\tPHY Dispatching frame to PHYH\n'
 b'[T][642]\tPHYH Dispatching frame.\n'
 b'[T][645]\tPHYH New data packet.\n'
 b'[T][648]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][793]\tMAC Done sending.\n'
 b'[V][796]\tMAC MAC data sent.\n'
 b'[D][796]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
8
16
630
793]\n'
 b'[V][882]\tMAC MAC data timeout.\n'
 b'[T][882]\tMAC Dispatching frame.\n'
 b'[T][888]\tMAC Find buffer.\n'
 b'[T][890]\tMAC Fill buffer.\n'
 b'[T][893]\tPHY FEC add MAC CRC.\n'
 b'[T][896]\tPHY Prepare header.\n'
 b'[T][898]\tPHY Calc CRC.\n'
 b'[T][901]\tPHY Dispatching frame to PHYH\n'
 b'[T][904]\tPHYH Dispatching frame.\n'
 b'[T][907]\tPHYH New data packet.\n'
 b'[T][924]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][928]\tFEC MAC CRC matched.\n'
 b'[T][928]\tMAC frame ready\n'
 b'[V][933]\tMAC MAC ACK received.\n'
 b'[V][934]\tMAC MAC ACK too late.\n'
 b'[D][934]\tMAIN Received Frame
 RSSI:147\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
924]\n'
 b'[T][1074]\tMAC Done sending.\n'
 b'[V][1077]\tMAC MAC data sent.\n'
 b'[D][1078]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
13
32
893
1074]\n'
 b'[V][1163]\tMAC MAC data timeout.\n'
 b'[T][1163]\tMAC Dispatching frame.\n'
 b'[T][1169]\tMAC Find buffer.\n'
 b'[T][1172]\tMAC Fill buffer.\n'
 b'[T][1175]\tPHY FEC add MAC CRC.\n'
 b'[T][1178]\tPHY Prepare header.\n'
 b'[T][1180]\tPHY Calc CRC.\n'
 b'[T][1183]\tPHY Dispatching frame to PHYH\n'
 b'[T][1186]\tPHYH Dispatching frame.\n'
 b'[T][1190]\tPHYH New data packet.\n'
 b'[T][1205]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1209]\tFEC MAC CRC matched.\n'
 b'[T][1209]\tMAC frame ready\n'
 b'[V][1215]\tMAC MAC ACK received.\n'
 b'[V][1215]\tMAC MAC ACK too late.\n'
 b'[D][1216]\tMAIN Received Frame
 RSSI:147\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1205]\n'
 b'[T][1353]\tMAC Done sending.\n'
 b'[V][1356]\tMAC MAC data sent.\n'
 b'[D][1357]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
11
64
1175
1353]\n'
 b'[V][1442]\tMAC MAC data timeout.\n'
 b'[T][1442]\tMAC Dispatching frame.\n'
 b'[T][1448]\tMAC Find buffer.\n'
 b'[T][1451]\tMAC Fill buffer.\n'
 b'[T][1454]\tPHY FEC add MAC CRC.\n'
 b'[T][1457]\tPHY Prepare header.\n'
 b'[T][1459]\tPHY Calc CRC.\n'
 b'[T][1462]\tPHY Dispatching frame to PHYH\n'
 b'[T][1465]\tPHYH Dispatching frame.\n'
 b'[T][1469]\tPHYH New data packet.\n'
 b'[T][1484]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1488]\tFEC MAC CRC matched.\n'
 b'[T][1488]\tMAC frame ready\n'
 b'[V][1493]\tMAC MAC ACK received.\n'
 b'[V][1494]\tMAC MAC ACK too late.\n'
 b'[D][1495]\tMAIN Received Frame
 RSSI:147\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1484]\n'
 b'[T][1732]\tMAC Done sending.\n'
 b'[V][1735]\tMAC MAC data sent.\n'
 b'[D][1736]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
111
128
1453
1732]\n'
 b'[V][1821]\tMAC MAC data timeout.\n'
 b'[T][1821]\tMAC Dispatching frame.\n'
 b'[T][1827]\tMAC Find buffer.\n'
 b'[T][1830]\tMAC Fill buffer.\n'
 b'[T][1833]\tPHY FEC add MAC CRC.\n'
 b'[T][1836]\tPHY Prepare header.\n'
 b'[T][1838]\tPHY Calc CRC.\n'
 b'[T][1841]\tPHY Dispatching frame to PHYH\n'
 b'[T][1845]\tPHYH Dispatching frame.\n'
 b'[T][1848]\tPHYH New data packet.\n'
 b'[T][1863]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1867]\tFEC MAC CRC matched.\n'
 b'[T][1867]\tMAC frame ready\n'
 b'[V][1873]\tMAC MAC ACK received.\n'
 b'[V][1873]\tMAC MAC ACK too late.\n'
 b'[D][1874]\tMAIN Received Frame
 RSSI:146\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1863]\n'
 b'[T][2064]\tMAC Done sending.\n'
 b'[V][2067]\tMAC MAC data sent.\n'
 b'[D][2068]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
64
128
1832
2064]\n'
 b'[V][2153]\tMAC MAC data timeout.\n'
 b'[T][2153]\tMAC Dispatching frame.\n'
 b'[T][2159]\tMAC Find buffer.\n'
 b'[T][2162]\tMAC Fill buffer.\n'
 b'[T][2164]\tPHY FEC add MAC CRC.\n'
 b'[T][2167]\tPHY Prepare header.\n'
 b'[T][2170]\tPHY Calc CRC.\n'
 b'[T][2173]\tPHY Dispatching frame to PHYH\n'
 b'[T][2176]\tPHYH Dispatching frame.\n'
 b'[T][2180]\tPHYH New data packet.\n'
 b'[T][2194]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2198]\tFEC MAC CRC matched.\n'
 b'[T][2198]\tMAC frame ready\n'
 b'[V][2204]\tMAC MAC ACK received.\n'
 b'[V][2204]\tMAC MAC ACK too late.\n'
 b'[D][2205]\tMAIN Received Frame
 RSSI:147\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2194]\n'
 b'[T][2458]\tMAC Done sending.\n'
 b'[V][2461]\tMAC MAC data sent.\n'
 b'[D][2462]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
127
128
2164
2458]\n'
 b'[V][2547]\tMAC MAC data timeout.\n'
 b'[D][2547]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2588]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2592]\tFEC MAC CRC matched.\n'
 b'[T][2592]\tMAC frame ready\n'
 b'[V][2597]\tMAC MAC ACK received.\n'
 b'[V][2598]\tMAC MAC ACK too late.\n'
 b'[D][2599]\tMAIN Received Frame
 RSSI:147\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2588]\n'][b'r\n'
 b'[I][3608]\tCORE resetting\n'
 b'a[DC]\n'
 b'[I][214]\tLOGGER Set logging level to 7 [S]\n'
 b'[V][214]\tCFG - GROUP[2] PARAMETER[0] ARGUMENT[7]\n'
 b'c[2
0
7]\n'
 b'[I][318]\tRETRANS set to 5.\n'
 b'[V][318]\tCFG - GROUP[1] PARAMETER[0] ARGUMENT[5]\n'
 b'c[1
0
5]\n'
 b'[I][422]\tPHY Set PHY FEC threshold to 30\n'
 b'[V][423]\tCFG - GROUP[0] PARAMETER[1] ARGUMENT[30]\n'
 b'c[0
1
30]\n'
 b'[T][623]\tMAC Sending data.\n'
 b'[T][626]\tMAC Preparing frame.\n'
 b'[T][629]\tMAC Fill header.\n'
 b'[T][631]\tMAC Copy payload.\n'
 b'[T][634]\tMAC Dispatching frame.\n'
 b'[T][637]\tMAC Find buffer.\n'
 b'[T][639]\tMAC Fill buffer.\n'
 b'[T][642]\tPHY FEC add MAC CRC.\n'
 b'[T][644]\tPHY Prepare header.\n'
 b'[T][647]\tPHY Calc CRC.\n'
 b'[T][649]\tPHY Dispatching frame to PHYH\n'
 b'[T][653]\tPHYH Dispatching frame.\n'
 b'[T][656]\tPHYH New data packet.\n'
 b'[T][659]\tMAC Frame prepared.\n'
 b'm[P
1
EB]\n'
 b'[T][809]\tMAC Done sending.\n'
 b'[V][812]\tMAC MAC data sent.\n'
 b'[D][812]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
D
DC->EB
4(13)
0
13
16
641
809]\n'
 b'[V][898]\tMAC MAC data timeout.\n'
 b'[T][898]\tMAC Dispatching frame.\n'
 b'[T][904]\tMAC Find buffer.\n'
 b'[T][906]\tMAC Fill buffer.\n'
 b'[T][909]\tPHY FEC add MAC CRC.\n'
 b'[T][912]\tPHY Prepare header.\n'
 b'[T][914]\tPHY Calc CRC.\n'
 b'[T][917]\tPHY Dispatching frame to PHYH\n'
 b'[T][920]\tPHYH Dispatching frame.\n'
 b'[T][923]\tPHYH New data packet.\n'
 b'[T][940]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][944]\tFEC MAC CRC matched.\n'
 b'[T][944]\tMAC frame ready\n'
 b'[V][949]\tMAC MAC ACK received.\n'
 b'[V][950]\tMAC MAC ACK too late.\n'
 b'[D][950]\tMAIN Received Frame
 RSSI:144\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
940]\n'
 b'[T][1102]\tMAC Done sending.\n'
 b'[V][1105]\tMAC MAC data sent.\n'
 b'[D][1106]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
25
32
909
1102]\n'
 b'[V][1191]\tMAC MAC data timeout.\n'
 b'[T][1191]\tMAC Dispatching frame.\n'
 b'[T][1197]\tMAC Find buffer.\n'
 b'[T][1200]\tMAC Fill buffer.\n'
 b'[T][1202]\tPHY FEC add MAC CRC.\n'
 b'[T][1205]\tPHY Prepare header.\n'
 b'[T][1208]\tPHY Calc CRC.\n'
 b'[T][1211]\tPHY Dispatching frame to PHYH\n'
 b'[T][1214]\tPHYH Dispatching frame.\n'
 b'[T][1218]\tPHYH New data packet.\n'
 b'[T][1233]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1237]\tFEC MAC CRC matched.\n'
 b'[T][1237]\tMAC frame ready\n'
 b'[V][1243]\tMAC MAC ACK received.\n'
 b'[V][1243]\tMAC MAC ACK too late.\n'
 b'[D][1244]\tMAIN Received Frame
 RSSI:145\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1233]\n'
 b'[T][1421]\tMAC Done sending.\n'
 b'[V][1424]\tMAC MAC data sent.\n'
 b'[D][1425]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
51
64
1202
1421]\n'
 b'[V][1510]\tMAC MAC data timeout.\n'
 b'[T][1510]\tMAC Dispatching frame.\n'
 b'[T][1516]\tMAC Find buffer.\n'
 b'[T][1519]\tMAC Fill buffer.\n'
 b'[T][1522]\tPHY FEC add MAC CRC.\n'
 b'[T][1525]\tPHY Prepare header.\n'
 b'[T][1527]\tPHY Calc CRC.\n'
 b'[T][1530]\tPHY Dispatching frame to PHYH\n'
 b'[T][1533]\tPHYH Dispatching frame.\n'
 b'[T][1537]\tPHYH New data packet.\n'
 b'[T][1552]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1556]\tFEC MAC CRC matched.\n'
 b'[T][1556]\tMAC frame ready\n'
 b'[V][1562]\tMAC MAC ACK received.\n'
 b'[V][1562]\tMAC MAC ACK too late.\n'
 b'[D][1563]\tMAIN Received Frame
 RSSI:145\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1552]\n'
 b'[T][1694]\tMAC Done sending.\n'
 b'[V][1697]\tMAC MAC data sent.\n'
 b'[D][1698]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
5
128
1521
1694]\n'
 b'[V][1783]\tMAC MAC data timeout.\n'
 b'[T][1783]\tMAC Dispatching frame.\n'
 b'[T][1789]\tMAC Find buffer.\n'
 b'[T][1792]\tMAC Fill buffer.\n'
 b'[T][1795]\tPHY FEC add MAC CRC.\n'
 b'[T][1798]\tPHY Prepare header.\n'
 b'[T][1800]\tPHY Calc CRC.\n'
 b'[T][1803]\tPHY Dispatching frame to PHYH\n'
 b'[T][1806]\tPHYH Dispatching frame.\n'
 b'[T][1810]\tPHYH New data packet.\n'
 b'[T][1824]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][1828]\tFEC MAC CRC matched.\n'
 b'[T][1828]\tMAC frame ready\n'
 b'[V][1834]\tMAC MAC ACK received.\n'
 b'[V][1834]\tMAC MAC ACK too late.\n'
 b'[D][1835]\tMAIN Received Frame
 RSSI:143\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
1824]\n'
 b'[T][1963]\tMAC Done sending.\n'
 b'[V][1966]\tMAC MAC data sent.\n'
 b'[D][1967]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
2
128
1794
1963]\n'
 b'[V][2052]\tMAC MAC data timeout.\n'
 b'[T][2052]\tMAC Dispatching frame.\n'
 b'[T][2058]\tMAC Find buffer.\n'
 b'[T][2061]\tMAC Fill buffer.\n'
 b'[T][2064]\tPHY FEC add MAC CRC.\n'
 b'[T][2067]\tPHY Prepare header.\n'
 b'[T][2069]\tPHY Calc CRC.\n'
 b'[T][2072]\tPHY Dispatching frame to PHYH\n'
 b'[T][2075]\tPHYH Dispatching frame.\n'
 b'[T][2079]\tPHYH New data packet.\n'
 b'[T][2094]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2098]\tFEC MAC CRC matched.\n'
 b'[T][2098]\tMAC frame ready\n'
 b'[V][2103]\tMAC MAC ACK received.\n'
 b'[V][2104]\tMAC MAC ACK too late.\n'
 b'[D][2105]\tMAIN Received Frame
 RSSI:146\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2094]\n'
 b'[T][2332]\tMAC Done sending.\n'
 b'[V][2335]\tMAC MAC data sent.\n'
 b'[D][2336]\tMAIN Frame sent.\n'
 b'm[T]\n'
 b's[T
DR
DC->EB
4(13)
0
101
128
2064
2332]\n'
 b'[V][2421]\tMAC MAC data timeout.\n'
 b'[D][2421]\tMAIN Frame done.\n'
 b'm[D]\n'
 b'[T][2462]\tFEC calculated MAC CRC: 0x1DCA\n'
 b'[V][2466]\tFEC MAC CRC matched.\n'
 b'[T][2466]\tMAC frame ready\n'
 b'[V][2472]\tMAC MAC ACK received.\n'
 b'[V][2472]\tMAC MAC ACK too late.\n'
 b'[D][2473]\tMAIN Received Frame
 RSSI:143\n'
 b'm[R
A]\n'
 b's[R
A
EB->DC
0(9)
0
0
0
0
2462]\n']