{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 14:23:40 2017 " "Info: Processing started: Mon Oct 02 14:23:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SeqParReg -c SeqParReg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SeqParReg -c SeqParReg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "C1 " "Info: Assuming node \"C1\" is an undefined clock" {  } { { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 512 -64 104 528 "C1" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C1 register register inst1 inst2 320.1 MHz Internal " "Info: Clock \"C1\" Internal fmax is restricted to 320.1 MHz between source register \"inst1\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.750 ns + Longest register register " "Info: + Longest register to register delay is 0.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LC_X36_Y32_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y32_N0; Fanout = 2; REG Node = 'inst1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 432 496 416 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.273 ns) 0.750 ns inst2 2 REG LC_X36_Y32_N5 1 " "Info: 2: + IC(0.477 ns) + CELL(0.273 ns) = 0.750 ns; Loc. = LC_X36_Y32_N5; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { inst1 inst2 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 624 688 416 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 36.40 % ) " "Info: Total cell delay = 0.273 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.477 ns ( 63.60 % ) " "Info: Total interconnect delay = 0.477 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { inst1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { inst1 {} inst2 {} } { 0.000ns 0.477ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C1 destination 7.397 ns + Shortest register " "Info: + Shortest clock path from clock \"C1\" to destination register is 7.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns C1 1 CLK PIN_A6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A6; Fanout = 3; CLK Node = 'C1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 512 -64 104 528 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.463 ns) + CELL(0.629 ns) 7.397 ns inst2 2 REG LC_X36_Y32_N5 1 " "Info: 2: + IC(5.463 ns) + CELL(0.629 ns) = 7.397 ns; Loc. = LC_X36_Y32_N5; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { C1 inst2 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 624 688 416 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 26.15 % ) " "Info: Total cell delay = 1.934 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.463 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst2 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C1 source 7.397 ns - Longest register " "Info: - Longest clock path from clock \"C1\" to source register is 7.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns C1 1 CLK PIN_A6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A6; Fanout = 3; CLK Node = 'C1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 512 -64 104 528 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.463 ns) + CELL(0.629 ns) 7.397 ns inst1 2 REG LC_X36_Y32_N0 2 " "Info: 2: + IC(5.463 ns) + CELL(0.629 ns) = 7.397 ns; Loc. = LC_X36_Y32_N0; Fanout = 2; REG Node = 'inst1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { C1 inst1 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 432 496 416 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 26.15 % ) " "Info: Total cell delay = 1.934 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.463 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst1 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst2 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst1 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 432 496 416 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 624 688 416 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { inst1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { inst1 {} inst2 {} } { 0.000ns 0.477ns } { 0.000ns 0.273ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst2 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst1 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 624 688 416 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst D C1 -0.181 ns register " "Info: tsu for register \"inst\" (data pin = \"D\", clock pin = \"C1\") is -0.181 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.183 ns + Longest pin register " "Info: + Longest pin to register delay is 7.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns D 1 PIN PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A8; Fanout = 1; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 352 -64 104 368 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.605 ns) + CELL(0.273 ns) 7.183 ns inst 2 REG LC_X36_Y32_N3 2 " "Info: 2: + IC(5.605 ns) + CELL(0.273 ns) = 7.183 ns; Loc. = LC_X36_Y32_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { D inst } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 224 288 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 21.97 % ) " "Info: Total cell delay = 1.578 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 78.03 % ) " "Info: Total interconnect delay = 5.605 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.183 ns" { D inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.183 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 5.605ns } { 0.000ns 1.305ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 224 288 416 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C1 destination 7.397 ns - Shortest register " "Info: - Shortest clock path from clock \"C1\" to destination register is 7.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns C1 1 CLK PIN_A6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A6; Fanout = 3; CLK Node = 'C1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 512 -64 104 528 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.463 ns) + CELL(0.629 ns) 7.397 ns inst 2 REG LC_X36_Y32_N3 2 " "Info: 2: + IC(5.463 ns) + CELL(0.629 ns) = 7.397 ns; Loc. = LC_X36_Y32_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { C1 inst } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 224 288 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 26.15 % ) " "Info: Total cell delay = 1.934 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.463 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.183 ns" { D inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.183 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 5.605ns } { 0.000ns 1.305ns 0.273ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "C1 Y2 inst2 12.579 ns register " "Info: tco from clock \"C1\" to destination pin \"Y2\" through register \"inst2\" is 12.579 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C1 source 7.397 ns + Longest register " "Info: + Longest clock path from clock \"C1\" to source register is 7.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns C1 1 CLK PIN_A6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A6; Fanout = 3; CLK Node = 'C1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 512 -64 104 528 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.463 ns) + CELL(0.629 ns) 7.397 ns inst2 2 REG LC_X36_Y32_N5 1 " "Info: 2: + IC(5.463 ns) + CELL(0.629 ns) = 7.397 ns; Loc. = LC_X36_Y32_N5; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { C1 inst2 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 624 688 416 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 26.15 % ) " "Info: Total cell delay = 1.934 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.463 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst2 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 624 688 416 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.984 ns + Longest register pin " "Info: + Longest register to pin delay is 4.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC_X36_Y32_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y32_N5; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 624 688 416 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.522 ns) 1.185 ns inst5 2 COMB LC_X36_Y32_N4 1 " "Info: 2: + IC(0.663 ns) + CELL(0.522 ns) = 1.185 ns; Loc. = LC_X36_Y32_N4; Fanout = 1; COMB Node = 'inst5'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { inst2 inst5 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 248 720 784 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(1.865 ns) 4.984 ns Y2 3 PIN PIN_A13 0 " "Info: 3: + IC(1.934 ns) + CELL(1.865 ns) = 4.984 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'Y2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { inst5 Y2 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 264 872 1048 280 "Y2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 47.89 % ) " "Info: Total cell delay = 2.387 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.597 ns ( 52.11 % ) " "Info: Total interconnect delay = 2.597 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { inst2 inst5 Y2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { inst2 {} inst5 {} Y2 {} } { 0.000ns 0.663ns 1.934ns } { 0.000ns 0.522ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst2 {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { inst2 inst5 Y2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { inst2 {} inst5 {} Y2 {} } { 0.000ns 0.663ns 1.934ns } { 0.000ns 0.522ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C2 Y2 11.684 ns Longest " "Info: Longest tpd from source pin \"C2\" to destination pin \"Y2\" is 11.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns C2 1 PIN PIN_A7 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A7; Fanout = 3; PIN Node = 'C2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 200 -64 104 216 "C2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.322 ns) + CELL(0.258 ns) 7.885 ns inst5 2 COMB LC_X36_Y32_N4 1 " "Info: 2: + IC(6.322 ns) + CELL(0.258 ns) = 7.885 ns; Loc. = LC_X36_Y32_N4; Fanout = 1; COMB Node = 'inst5'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.580 ns" { C2 inst5 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 248 720 784 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(1.865 ns) 11.684 ns Y2 3 PIN PIN_A13 0 " "Info: 3: + IC(1.934 ns) + CELL(1.865 ns) = 11.684 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'Y2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { inst5 Y2 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 264 872 1048 280 "Y2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.428 ns ( 29.34 % ) " "Info: Total cell delay = 3.428 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.256 ns ( 70.66 % ) " "Info: Total interconnect delay = 8.256 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.684 ns" { C2 inst5 Y2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "11.684 ns" { C2 {} C2~out0 {} inst5 {} Y2 {} } { 0.000ns 0.000ns 6.322ns 1.934ns } { 0.000ns 1.305ns 0.258ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst D C1 0.227 ns register " "Info: th for register \"inst\" (data pin = \"D\", clock pin = \"C1\") is 0.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C1 destination 7.397 ns + Longest register " "Info: + Longest clock path from clock \"C1\" to destination register is 7.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns C1 1 CLK PIN_A6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A6; Fanout = 3; CLK Node = 'C1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 512 -64 104 528 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.463 ns) + CELL(0.629 ns) 7.397 ns inst 2 REG LC_X36_Y32_N3 2 " "Info: 2: + IC(5.463 ns) + CELL(0.629 ns) = 7.397 ns; Loc. = LC_X36_Y32_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { C1 inst } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 224 288 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 26.15 % ) " "Info: Total cell delay = 1.934 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.463 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 224 288 416 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.183 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns D 1 PIN PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_A8; Fanout = 1; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 352 -64 104 368 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.605 ns) + CELL(0.273 ns) 7.183 ns inst 2 REG LC_X36_Y32_N3 2 " "Info: 2: + IC(5.605 ns) + CELL(0.273 ns) = 7.183 ns; Loc. = LC_X36_Y32_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { D inst } "NODE_NAME" } } { "SeqParReg.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/SeqParReg/SeqParReg.bdf" { { 336 224 288 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 21.97 % ) " "Info: Total cell delay = 1.578 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 78.03 % ) " "Info: Total interconnect delay = 5.605 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.183 ns" { D inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.183 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 5.605ns } { 0.000ns 1.305ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { C1 inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.397 ns" { C1 {} C1~out0 {} inst {} } { 0.000ns 0.000ns 5.463ns } { 0.000ns 1.305ns 0.629ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.183 ns" { D inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.183 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 5.605ns } { 0.000ns 1.305ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 14:23:40 2017 " "Info: Processing ended: Mon Oct 02 14:23:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
