git clone --depth 1 --no-tags https://github.com/EslamMahmoud1/winner_loser_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625171147
git clone --depth 1 --no-tags https://github.com/AnhLe1501/BTL_RISC-V_32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611880297
git clone --depth 1 --no-tags https://github.com/jpy794/ShoortsonCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611247086
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab3_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602332959
git clone --depth 1 --no-tags https://github.com/Splasher1804/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604051113
git clone --depth 1 --no-tags https://github.com/joecha5/TDD_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602755987
git clone --depth 1 --no-tags https://github.com/nueroscience/labonchip2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603097489
git clone --depth 1 --no-tags https://github.com/irinamorel/TSC-laborator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604565785
git clone --depth 1 --no-tags https://github.com/Chuning99/Robertson-s-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604381576
git clone --depth 1 --no-tags https://github.com/ranadewa/Verilog-for-ASIC-FPGA-Design-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605254425
git clone --depth 1 --no-tags https://github.com/harshluffy1996/GNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604758927
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606863053
git clone --depth 1 --no-tags https://github.com/gyaanantia/fm_radio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610478821
git clone --depth 1 --no-tags https://github.com/kirollos9/verification_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611985817
git clone --depth 1 --no-tags https://github.com/lathifsharieff/AXILite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611470101
git clone --depth 1 --no-tags https://github.com/imhcyx/axi.vh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617292356
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/Async-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616178579
git clone --depth 1 --no-tags https://github.com/thanavignesh/uvm_project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616434224
git clone --depth 1 --no-tags https://github.com/karthdjd/UVM_PROJECT_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616388398
git clone --depth 1 --no-tags https://github.com/ChrISBae21/OtterPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615497299
git clone --depth 1 --no-tags https://github.com/ahmedatef935/Hardware-Wrapper-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615721092
git clone --depth 1 --no-tags https://github.com/MikeFo5629/SoCET_Half_Precision_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616226161
git clone --depth 1 --no-tags https://github.com/LurenAA/ddr3_mig_v1_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607053217
git clone --depth 1 --no-tags https://github.com/kamble7/SV_23_group8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607821365
git clone --depth 1 --no-tags https://github.com/leonku0114/Guitar-Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609854485
git clone --depth 1 --no-tags https://github.com/fabianchs/taller_digital_LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609640809
git clone --depth 1 --no-tags https://github.com/ShashankC27/hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619383963
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/system-verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606330389
git clone --depth 1 --no-tags https://github.com/thanavignesh/UVM_PROJECT_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615672868
git clone --depth 1 --no-tags https://github.com/GaneshSai720/Three-stage-pipelined-convolution-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612741063
git clone --depth 1 --no-tags https://github.com/bartokon/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613559789
git clone --depth 1 --no-tags https://github.com/YuriDants/Huffman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622756314
git clone --depth 1 --no-tags https://github.com/cstzo/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620860609
git clone --depth 1 --no-tags https://github.com/BhuvanYadav1/SV_PRO_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617438100
git clone --depth 1 --no-tags https://github.com/sumiravishan/RGB-to-Grayscale-conversion-Methods.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628496414
git clone --depth 1 --no-tags https://github.com/zhangliang1997/gpgpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623766067
git clone --depth 1 --no-tags https://github.com/Jetoson/Timer-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624119400
git clone --depth 1 --no-tags https://github.com/sanjanachawla/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612473599
git clone --depth 1 --no-tags https://github.com/varunven/riscv-processor-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611496546
git clone --depth 1 --no-tags https://github.com/nkpavan1/common_hardware_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612557031
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625744773
git clone --depth 1 --no-tags https://github.com/jefferyxu1/RPSC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601849954
git clone --depth 1 --no-tags https://github.com/DilukshaRukmal/RISCV-32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600757263
git clone --depth 1 --no-tags https://github.com/k-31413/check1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602091428
git clone --depth 1 --no-tags https://github.com/hosseins17/Booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603750200
git clone --depth 1 --no-tags https://github.com/Antonia2000/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604016839
git clone --depth 1 --no-tags https://github.com/gyaanantia/udp_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604018108
git clone --depth 1 --no-tags https://github.com/masonJamesWheeler/Verilog-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605300050
git clone --depth 1 --no-tags https://github.com/pnarahar/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605685289
git clone --depth 1 --no-tags https://github.com/Chengjing-314/cse141_compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603835665
git clone --depth 1 --no-tags https://github.com/Yashovardhan15/100-Days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606024489
git clone --depth 1 --no-tags https://github.com/avinash91231/avinash_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602391914
git clone --depth 1 --no-tags https://github.com/Ash2982/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608007537
git clone --depth 1 --no-tags https://github.com/soudaminia06/16-bit-CPU-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599432965
git clone --depth 1 --no-tags https://github.com/ECE581-2023-WINTER/final_project_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609255442
git clone --depth 1 --no-tags https://github.com/Future-2100/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606974185
git clone --depth 1 --no-tags https://github.com/abclop99/cse-141l-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606898756
git clone --depth 1 --no-tags https://github.com/alex2kameboss/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604565228
git clone --depth 1 --no-tags https://github.com/JaishreeJ/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604501535
git clone --depth 1 --no-tags https://github.com/InsideFra/RISCV-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603030983
git clone --depth 1 --no-tags https://github.com/tartunian/digital-design-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604977286
git clone --depth 1 --no-tags https://github.com/openhwgroup/cva5-accelerators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600920604
git clone --depth 1 --no-tags https://github.com/Codrad/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604048309
git clone --depth 1 --no-tags https://github.com/RobertZ2011/mariscal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602816462
git clone --depth 1 --no-tags https://github.com/Nawras-Ahamed/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623073703
git clone --depth 1 --no-tags https://github.com/abhigna97/Last-Level-Cache-design-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621968385
git clone --depth 1 --no-tags https://github.com/nil1g18/Digital-Signal-Repeater-Phase-locked-Loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625526326
git clone --depth 1 --no-tags https://github.com/JohanelSteve/Introduccion-en-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623761775
git clone --depth 1 --no-tags https://github.com/Nagarjun444/constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600643155
git clone --depth 1 --no-tags https://github.com/mmx-cmu/632_trng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604874982
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607563978
git clone --depth 1 --no-tags https://github.com/akashdevuni/PIPELINED_FIR_FILTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602156355
git clone --depth 1 --no-tags https://github.com/NathanHirata/BLACKJACK-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601498356
git clone --depth 1 --no-tags https://github.com/enaronvie/Homework-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603581437
git clone --depth 1 --no-tags https://github.com/Teodor57/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604013061
git clone --depth 1 --no-tags https://github.com/Atti19/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604048723
git clone --depth 1 --no-tags https://github.com/eftikoro/CompArchCourseDUTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614457699
git clone --depth 1 --no-tags https://github.com/MameMame777/Iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615943504
git clone --depth 1 --no-tags https://github.com/dougr33d/vroom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615768940
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-jorge_padilla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621549120
git clone --depth 1 --no-tags https://github.com/nick71sayers/Elec-241-CW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620989980
git clone --depth 1 --no-tags https://github.com/Parretto/fald.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608547133
git clone --depth 1 --no-tags https://github.com/jadhavsiid/3-bit-Full-Subtracter--EDA_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620387023
git clone --depth 1 --no-tags https://github.com/ae-lopez16/18224.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623253666
git clone --depth 1 --no-tags https://github.com/lsjbh45/processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611638659
git clone --depth 1 --no-tags https://github.com/daisukex/sc-sim-pkg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611565109
git clone --depth 1 --no-tags https://github.com/SimonFV/sfallas_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605257639
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605426321
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab4_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608281491
git clone --depth 1 --no-tags https://github.com/panther03/ECE-554-ClassProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609321837
git clone --depth 1 --no-tags https://github.com/otterice/JAYprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613167211
git clone --depth 1 --no-tags https://github.com/SadPenguin1/Thi-t-k-m-ph-ng-b-x-l-RISC-V-32I-b-ng-ng-n-ng-l-p-tr-nh-ph-n-c-ng-Verilo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612223926
git clone --depth 1 --no-tags https://github.com/Palavelli-Naidu/Braun_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612491781
git clone --depth 1 --no-tags https://github.com/rvsv39/module-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612087113
git clone --depth 1 --no-tags https://github.com/OscarAraya18/oaraya_computer_architecture_1_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613670431
git clone --depth 1 --no-tags https://github.com/DanUCSD/lab5-starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612752819
git clone --depth 1 --no-tags https://github.com/tsepanx/nand2tetris-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614058778
git clone --depth 1 --no-tags https://github.com/allainerain/MIPS-scp-extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622845227
git clone --depth 1 --no-tags https://github.com/jayanthsk23/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608782802
git clone --depth 1 --no-tags https://github.com/milanlazic97/-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608718078
