// Seed: 2775725870
module module_0 (
    output tri  id_0
    , id_4,
    output wand id_1,
    output tri1 id_2
);
  assign module_2.id_0 = 0;
  wire id_5;
  localparam id_6 = 1;
  assign module_1.id_3 = 0;
  logic id_7;
  logic id_8;
  logic [1 'b0 : -1] id_9, id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    output wire id_0,
    output wire id_1,
    output uwire _id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
  wire id_6;
  logic [1 : id_2] id_7;
endmodule
module module_2 (
    output logic id_0,
    output logic id_1,
    input wand id_2,
    input supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output wor id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  always @(negedge id_3 or -1 - -1 - id_8) $unsigned(10);
  ;
  always @(*)
    #1
      if (-1) begin : LABEL_0
        $clog2(38);
        ;
      end else begin : LABEL_1
        id_0 <= id_8;
        id_1 <= -1;
      end
endmodule
