
---------- Begin Simulation Statistics ----------
final_tick                                 1059058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160267                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402800                       # Number of bytes of host memory used
host_op_rate                                   278441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.63                       # Real time elapsed on the host
host_tick_rate                               83825871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2024805                       # Number of instructions simulated
sim_ops                                       3517830                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001059                       # Number of seconds simulated
sim_ticks                                  1059058000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               422094                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22647                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            448212                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233250                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          422094                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188844                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473128                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10822                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11212                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2316384                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1892559                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22737                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339003                       # Number of branches committed
system.cpu.commit.bw_lim_events                588688                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          832263                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2024805                       # Number of instructions committed
system.cpu.commit.committedOps                3517830                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2272587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.547941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.730380                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1131072     49.77%     49.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       166283      7.32%     57.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       162837      7.17%     64.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       223707      9.84%     74.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       588688     25.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2272587                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73010                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3463750                       # Number of committed integer instructions.
system.cpu.commit.loads                        484394                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19963      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2768527     78.70%     79.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36612      1.04%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2840      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6200      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11143      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12082      0.34%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6495      0.18%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1076      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465318     13.23%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155202      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19076      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3517830                       # Class of committed instruction
system.cpu.commit.refs                         651665                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2024805                       # Number of Instructions Simulated
system.cpu.committedOps                       3517830                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.307605                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.307605                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         9123                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34611                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51428                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5292                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1000450                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4552448                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   283776                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1106610                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  22792                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85285                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      562335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2063                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      184744                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           137                       # TLB misses on write requests
system.cpu.fetch.Branches                      473128                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    230917                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2158871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2748435                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   45584                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178698                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             316508                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244072                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038067                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2498913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.924798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1196347     47.87%     47.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    70623      2.83%     50.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57017      2.28%     52.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74458      2.98%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1100468     44.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2498913                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117291                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64299                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    211410400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    211410400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    211410000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    211410000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    211410000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    211410000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8022000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8021600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4343600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4352400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4438000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4422800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76090000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76110000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1608672800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26804                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   366492                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.516319                       # Inst execution rate
system.cpu.iew.exec_refs                       748842                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     184732                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  682813                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                592631                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               503                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               194336                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4350026                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                564110                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32511                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4014675                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3318                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8589                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  22792                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14726                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            38811                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          257                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       108235                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27064                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18937                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7867                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5645226                       # num instructions consuming a value
system.cpu.iew.wb_count                       3993232                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566416                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3197549                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.508220                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3999876                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6224398                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3449751                       # number of integer regfile writes
system.cpu.ipc                               0.764757                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.764757                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25504      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3171153     78.35%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40065      0.99%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4250      0.11%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6747      0.17%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14501      0.36%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13624      0.34%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7000      0.17%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2020      0.05%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               549368     13.57%     94.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              174000      4.30%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24460      0.60%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13225      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4047189                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88048                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              177394                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        84790                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             125866                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3933637                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10432608                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3908442                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5056413                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4348929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4047189                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1097                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          832185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16714                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            365                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1252598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2498913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.619580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672928                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1136841     45.49%     45.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              163853      6.56%     52.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              289922     11.60%     63.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              329696     13.19%     76.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              578601     23.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2498913                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.528599                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      231022                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           343                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8292                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1431                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               592631                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              194336                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1515172                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2647646                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  822768                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4821192                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               35                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  42815                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   331713                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13902                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4534                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11718077                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4482304                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6136304                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1136138                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72851                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  22792                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                166159                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1315089                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150451                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7117215                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                860                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198137                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            906                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6033992                       # The number of ROB reads
system.cpu.rob.rob_writes                     8927328                       # The number of ROB writes
system.cpu.timesIdled                            1460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38360                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              419                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          655                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            656                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               84                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12034                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1303                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7920                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1308                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1308                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12034                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       937280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       937280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  937280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13342                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11135520                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28954780                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17764                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4052                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23789                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                893                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2056                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2056                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17764                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7489                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50690                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58179                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       165184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1279168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1444352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10195                       # Total snoops (count)
system.l2bus.snoopTraffic                       83456                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30014                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014227                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118426                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29587     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      427      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30014                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20686797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19099857                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3099996                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       227684                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           227684                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       227684                       # number of overall hits
system.cpu.icache.overall_hits::total          227684                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3232                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3232                       # number of overall misses
system.cpu.icache.overall_misses::total          3232                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162790000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162790000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162790000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162790000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       230916                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       230916                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       230916                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       230916                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013996                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013996                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013996                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013996                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50368.193069                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50368.193069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50368.193069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50368.193069                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          650                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          650                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          650                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          650                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2582                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131450800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131450800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131450800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131450800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011182                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011182                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011182                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011182                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50910.457010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50910.457010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50910.457010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50910.457010                       # average overall mshr miss latency
system.cpu.icache.replacements                   2326                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       227684                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          227684                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3232                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       230916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       230916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50368.193069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50368.193069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          650                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          650                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131450800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131450800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011182                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011182                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50910.457010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50910.457010                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.384040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              210616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2326                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.548581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.384040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            464414                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           464414                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       654767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           654767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       654767                       # number of overall hits
system.cpu.dcache.overall_hits::total          654767                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34906                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34906                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34906                       # number of overall misses
system.cpu.dcache.overall_misses::total         34906                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1672762399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1672762399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1672762399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1672762399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       689673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       689673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       689673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       689673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050612                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050612                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47921.915974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47921.915974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47921.915974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47921.915974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28674                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               747                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.385542                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2119                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2749                       # number of writebacks
system.cpu.dcache.writebacks::total              2749                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22454                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12452                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17238                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    566911199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    566911199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    566911199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    261990812                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828902011                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018055                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018055                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024994                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45527.722374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45527.722374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45527.722374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54741.080652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48085.741443                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       489579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          489579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570057600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570057600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       522396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       522396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47842.813176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47842.813176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10396                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10396                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    467034800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    467034800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44924.470950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44924.470950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102704799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102704799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49164.575874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49164.575874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99876399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99876399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48578.015078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48578.015078                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4786                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4786                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    261990812                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    261990812                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54741.080652                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54741.080652                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.043024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              626252                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.624152                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   721.797401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   254.245623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.704880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.248287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          236                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          788                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.230469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1396584                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1396584                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             782                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5011                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1190                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6983                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            782                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5011                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1190                       # number of overall hits
system.l2cache.overall_hits::total               6983                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1799                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7441                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3596                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12836                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1799                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7441                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3596                       # number of overall misses
system.l2cache.overall_misses::total            12836                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121757600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    509514000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    249176278                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    880447878                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121757600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    509514000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    249176278                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    880447878                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2581                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12452                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4786                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19819                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2581                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12452                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4786                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19819                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.697017                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.597575                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.751358                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.647661                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.697017                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.597575                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.751358                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.647661                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67680.711506                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68473.861040                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69292.624583                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68592.075257                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67680.711506                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68473.861040                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69292.624583                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68592.075257                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1303                       # number of writebacks
system.l2cache.writebacks::total                 1303                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1799                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7433                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3581                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12813                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1799                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7433                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3581                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          529                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13342                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107365600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    449808000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    219996293                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    777169893                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107365600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    449808000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    219996293                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31598307                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808768200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.697017                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.596932                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.748224                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.646501                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.697017                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.596932                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.748224                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.673192                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59680.711506                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60515.000673                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61434.318068                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60654.795364                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59680.711506                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60515.000673                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61434.318068                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59732.149338                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60618.213161                       # average overall mshr miss latency
system.l2cache.replacements                      9301                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2749                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2749                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2749                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2749                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          341                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          341                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          529                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          529                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31598307                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31598307                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59732.149338                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59732.149338                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          745                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              745                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1311                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1311                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91093600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91093600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2056                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2056                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637646                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637646                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69484.057971                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69484.057971                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1308                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1308                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80571600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80571600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.636187                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.636187                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61599.082569                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61599.082569                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          782                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4266                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1190                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1799                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6130                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3596                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11525                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121757600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    418420400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    249176278                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    789354278                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10396                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4786                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17763                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.697017                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.589650                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.751358                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.648821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67680.711506                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68257.814029                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69292.624583                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68490.609805                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1799                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3581                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11505                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107365600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    369236400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    219996293                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    696598293                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.697017                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.589169                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.748224                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.647695                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59680.711506                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60283.493878                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61434.318068                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60547.439635                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3708.655835                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25757                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9301                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.769272                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.095412                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   266.152922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2316.769380                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   973.970583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.667538                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003197                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.064979                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565618                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237786                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033854                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905434                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1238                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2858                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          147                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1072                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1034                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1695                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.302246                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.697754                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320213                       # Number of tag accesses
system.l2cache.tags.data_accesses              320213                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1059058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          475712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       229184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              853888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83392                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83392                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1799                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7433                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3581                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          529                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13342                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1303                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1303                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108715481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          449184086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    216403634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31968032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              806271233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108715481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108715481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78741674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78741674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78741674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108715481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         449184086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    216403634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31968032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             885012908                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1068437200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17768506                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403824                       # Number of bytes of host memory used
host_op_rate                                 30890565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                               81454221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2044335                       # Number of instructions simulated
sim_ops                                       3556496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000009                       # Number of seconds simulated
sim_ticks                                     9379200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2844                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3082                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1725                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2844                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1119                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4736                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     805                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          173                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     17233                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6347                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               295                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3938                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5956                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5396                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                19530                       # Number of instructions committed
system.cpu.commit.committedOps                  38666                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        20127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.921101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.685655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6640     32.99%     32.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3574     17.76%     50.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          603      3.00%     53.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3354     16.66%     70.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5956     29.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        20127                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      19540                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  742                       # Number of function calls committed.
system.cpu.commit.int_insts                     23875                       # Number of committed integer instructions.
system.cpu.commit.loads                          4325                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           59      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            21123     54.63%     54.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     54.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.13%     54.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2989      7.73%     62.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.08%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.06%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1674      4.33%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.12%     67.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             74      0.19%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.05%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         2718      7.03%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         1534      3.97%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          667      1.73%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          717      1.85%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1238      3.20%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            959      2.48%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3087      7.98%     95.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1656      4.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             38666                       # Class of committed instruction
system.cpu.commit.refs                           6940                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       19530                       # Number of Instructions Simulated
system.cpu.committedOps                         38666                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.200614                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.200614                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3552                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  47075                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     5028                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     12464                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    298                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   289                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4945                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2741                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        4736                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3997                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         16662                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    33                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          24757                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.201979                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               4671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2530                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.055826                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              21631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.249226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.897944                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     8249     38.14%     38.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      922      4.26%     42.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      914      4.23%     46.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      281      1.30%     47.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11265     52.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                21631                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     30596                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    17618                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1555200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1555200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1555600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1555600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1555600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1555200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       344000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       343600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       344000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       344000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       787600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       782800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       786000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       787200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       781600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       777200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       778000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       16992800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  328                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4105                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.796955                       # Inst execution rate
system.cpu.iew.exec_refs                         7683                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2741                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2171                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5105                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                84                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2921                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               44062                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4942                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               479                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 42135                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    298                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              835                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          780                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          307                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          265                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             63                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     40405                       # num instructions consuming a value
system.cpu.iew.wb_count                         41992                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.666749                       # average fanout of values written-back
system.cpu.iew.wb_producers                     26940                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.790856                       # insts written-back per cycle
system.cpu.iew.wb_sent                          42082                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    31719                       # number of integer regfile reads
system.cpu.int_regfile_writes                   16064                       # number of integer regfile writes
system.cpu.ipc                               0.832907                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.832907                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               132      0.31%      0.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 23332     54.75%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.12%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3407      8.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.08%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.08%     63.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1865      4.38%     67.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   72      0.17%     67.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  82      0.19%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 34      0.08%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            2842      6.67%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1538      3.61%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             677      1.59%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            717      1.68%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1469      3.45%     85.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1049      2.46%     87.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3547      8.32%     95.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1734      4.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  42614                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   21033                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               42121                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        20806                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              23926                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  21449                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              64883                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        21186                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             25535                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      44041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     42614                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               145                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6046                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         21631                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.970043                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.551945                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6820     31.53%     31.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 996      4.60%     36.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4753     21.97%     58.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4136     19.12%     77.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4926     22.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           21631                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.817383                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3997                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                36                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              190                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5105                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2921                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   17015                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            23448                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2794                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 36397                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    206                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     5338                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    26                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                107400                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  46033                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               44431                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     12429                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    259                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    298                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   428                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     8033                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             33304                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            35564                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       391                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        58233                       # The number of ROB reads
system.cpu.rob.rob_writes                       89630                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            131                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            85                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 42                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            43                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                43                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      43    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  43                       # Request fanout histogram
system.membus.reqLayer2.occupancy               42000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy              88500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  65                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            19                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                90                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             66                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           85                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     196                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                115                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034783                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.184031                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      111     96.52%     96.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  115                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63999                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         9379200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3965                       # number of overall hits
system.cpu.icache.overall_hits::total            3965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1587600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1587600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1587600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1587600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3997                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49612.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49612.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49612.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49612.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1479600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1479600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1479600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1479600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007255                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51020.689655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51020.689655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51020.689655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51020.689655                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1587600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1587600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49612.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49612.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1479600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1479600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51020.689655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51020.689655                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2763                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             98.678571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8022                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8022                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         6659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6659                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6659                       # number of overall hits
system.cpu.dcache.overall_hits::total            6659                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           60                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           60                       # number of overall misses
system.cpu.dcache.overall_misses::total            60                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2768800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2768800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2768800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2768800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         6719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46146.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46146.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46146.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46146.666667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           26                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1468800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1468800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1468800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1496396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        43200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        43200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        43200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40443.135135                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           60                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2768800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2768800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46146.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46146.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1468800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1468800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        43200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        43200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         2615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.648649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   790.543884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   233.456116                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          232                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.226562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             13475                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            13475                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  26                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 26                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                40                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               40                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1387200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1292800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2680000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1387200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1292800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2680000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.758621                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.529412                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.606061                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.758621                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.529412                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.606061                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63054.545455                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71822.222222                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        67000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63054.545455                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71822.222222                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        67000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1219200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1148800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2368000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1219200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1148800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       163197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2531197                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.758621                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.606061                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.758621                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.651515                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 55418.181818                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63822.222222                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        59200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 55418.181818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63822.222222                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        54399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58865.046512                       # average overall mshr miss latency
system.l2cache.replacements                        44                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       163197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       163197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        54399                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        54399                       # average HardPFReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1387200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1292800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2680000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.758621                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.529412                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.606061                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63054.545455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71822.222222                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        67000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1219200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1148800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2368000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.758621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.606061                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 55418.181818                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63822.222222                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        59200                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    151                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   44                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.431818                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.106107                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   921.937479                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1909.655450                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1118.646409                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   110.654555                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008571                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.225082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.466224                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.273107                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1230                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2866                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          151                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1074                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          961                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1843                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.300293                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.699707                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1092                       # Number of tag accesses
system.l2cache.tags.data_accesses                1092                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      9379200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   42                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          143295803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          122824974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     20470829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              286591607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     143295803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         143295803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        34118048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              34118048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        34118048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         143295803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         122824974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     20470829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             320709655                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1256604800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1097949                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415088                       # Number of bytes of host memory used
host_op_rate                                  1936483                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.14                       # Real time elapsed on the host
host_tick_rate                               87728438                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2354874                       # Number of instructions simulated
sim_ops                                       4153502                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000188                       # Number of seconds simulated
sim_ticks                                   188167600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74169                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7211                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             75445                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28730                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            45439                       # Number of indirect misses.
system.cpu.branchPred.lookups                   88830                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6156                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5373                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    349644                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   206634                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7254                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      66613                       # Number of branches committed
system.cpu.commit.bw_lim_events                 81653                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           97741                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               310539                       # Number of instructions committed
system.cpu.commit.committedOps                 597006                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       387749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.539671                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.625321                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       171379     44.20%     44.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        46689     12.04%     56.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        40379     10.41%     66.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        47649     12.29%     78.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        81653     21.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       387749                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      14005                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 5331                       # Number of function calls committed.
system.cpu.commit.int_insts                    586650                       # Number of committed integer instructions.
system.cpu.commit.loads                         79287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3892      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           448732     75.16%     75.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1447      0.24%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             7205      1.21%     77.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            646      0.11%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             122      0.02%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2092      0.35%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1276      0.21%     78.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2702      0.45%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           107      0.02%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          250      0.04%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           76101     12.75%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          46456      7.78%     99.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3186      0.53%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2552      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            597006                       # Class of committed instruction
system.cpu.commit.refs                         128295                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      310539                       # Number of Instructions Simulated
system.cpu.committedOps                        597006                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.514847                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.514847                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           54                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          180                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          308                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            36                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 33570                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 750872                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   168789                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    201243                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7295                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5335                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       88831                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           168                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       52316                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            34                       # TLB misses on write requests
system.cpu.fetch.Branches                       88830                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     59741                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        233315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2178                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         411115                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           267                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   14590                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188832                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             175302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34886                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.873934                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             416232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.876170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.905771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   198825     47.77%     47.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16188      3.89%     51.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11090      2.66%     54.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17962      4.32%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   172167     41.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               416232                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     18730                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10478                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     33394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     33394400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     33394400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     33394400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     33394400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     33394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1784000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1783600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       106400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       106800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       106400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       106000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       709600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       709600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     14422400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     14438000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     14418800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     14418800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      264877600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           54187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9053                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    71651                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.398088                       # Inst execution rate
system.cpu.iew.exec_refs                       141000                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      52299                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24991                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 93880                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                237                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               271                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55778                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              694734                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 88701                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10200                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                657687                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   483                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7295                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   546                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3621                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14595                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6770                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             53                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7808                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1245                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    687483                       # num instructions consuming a value
system.cpu.iew.wb_count                        652912                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638055                       # average fanout of values written-back
system.cpu.iew.wb_producers                    438652                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.387937                       # insts written-back per cycle
system.cpu.iew.wb_sent                         654814                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   977706                       # number of integer regfile reads
system.cpu.int_regfile_writes                  532343                       # number of integer regfile writes
system.cpu.ipc                               0.660133                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.660133                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5693      0.85%      0.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                500916     75.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1449      0.22%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7470      1.12%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 798      0.12%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.04%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  160      0.02%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2311      0.35%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1381      0.21%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2741      0.41%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                205      0.03%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             250      0.04%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                87562     13.11%     91.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50355      7.54%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3647      0.55%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2680      0.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 667884                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   15281                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               30594                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14933                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              18009                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 646910                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1724161                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       637979                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            774512                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     694369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    667884                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 365                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           97738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2752                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            227                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       122210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        416232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.604596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.608099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              175922     42.27%     42.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               42299     10.16%     52.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               51394     12.35%     64.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               63671     15.30%     80.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               82946     19.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          416232                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.419764                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       59788                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           100                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3831                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2223                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                93880                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55778                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  282878                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           470419                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   27885                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                686248                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    360                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   173979                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    605                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   307                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1838369                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 732825                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              839574                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    200934                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1433                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7295                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3189                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   153350                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             21012                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1098413                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2950                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                176                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4172                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            194                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1000843                       # The number of ROB reads
system.cpu.rob.rob_writes                     1418281                       # The number of ROB writes
system.cpu.timesIdled                            2915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         6416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           73                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          12832                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               73                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           66                       # Transaction distribution
system.membus.trans_dist::CleanEvict              624                       # Transaction distribution
system.membus.trans_dist::ReadExReq                59                       # Transaction distribution
system.membus.trans_dist::ReadExResp               59                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           667                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        50752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        50752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               726                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     726    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 726                       # Request fanout histogram
system.membus.reqLayer2.occupancy              672427                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1566873                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6354                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           167                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              6989                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 62                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                62                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6354                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        18066                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1182                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   19248                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       385408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   417088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               745                       # Total snoops (count)
system.l2bus.snoopTraffic                        4224                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7161                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010473                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.101809                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     7086     98.95%     98.95% # Request fanout histogram
system.l2bus.snoop_fanout::1                       75      1.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7161                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              473997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              5227958                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7227198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       188167600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        53374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            53374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        53374                       # number of overall hits
system.cpu.icache.overall_hits::total           53374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6367                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6367                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6367                       # number of overall misses
system.cpu.icache.overall_misses::total          6367                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    100838000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100838000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100838000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100838000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        59741                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        59741                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        59741                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        59741                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.106577                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.106577                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.106577                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.106577                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15837.600126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15837.600126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15837.600126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15837.600126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          345                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          345                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6022                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6022                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6022                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86486400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86486400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86486400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86486400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.100802                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.100802                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.100802                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.100802                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14361.740286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14361.740286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14361.740286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14361.740286                       # average overall mshr miss latency
system.cpu.icache.replacements                   6022                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        53374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           53374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6367                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6367                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100838000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100838000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        59741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        59741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.106577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.106577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15837.600126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15837.600126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          345                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86486400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86486400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.100802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.100802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14361.740286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14361.740286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               80276                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.786875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            125504                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           125504                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       133498                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           133498                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       133498                       # number of overall hits
system.cpu.dcache.overall_hits::total          133498                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          635                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            635                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          635                       # number of overall misses
system.cpu.dcache.overall_misses::total           635                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27927600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27927600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27927600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27927600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       134133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       134133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       134133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       134133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004734                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43980.472441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43980.472441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43980.472441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43980.472441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                38                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          101                       # number of writebacks
system.cpu.dcache.writebacks::total               101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15982400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15982400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15982400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2125558                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18107958                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002609                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002609                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        45664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        45664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        45664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48308.136364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45959.284264                       # average overall mshr miss latency
system.cpu.dcache.replacements                    394                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23894800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23894800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        85108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        85108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41701.221640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41701.221640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11999200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11999200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41663.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41663.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4032800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4032800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65045.161290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65045.161290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           62                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3983200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3983200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64245.161290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64245.161290                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2125558                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2125558                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48308.136364                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 48308.136364                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              186021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1418                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.185472                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   825.838806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   198.161194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.806483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.193517                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            268660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           268660                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            5540                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             137                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5691                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           5540                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            137                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           14                       # number of overall hits
system.l2cache.overall_hits::total               5691                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           482                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           213                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               725                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          482                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          213                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           30                       # number of overall misses
system.l2cache.overall_misses::total              725                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     32714800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     14398400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1980772                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     49093972                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     32714800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     14398400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1980772                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     49093972                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         6022                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          350                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            6416                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6022                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          350                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           6416                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.080040                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.681818                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112999                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.080040                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.681818                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112999                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67873.029046                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67598.122066                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66025.733333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67715.823448                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67873.029046                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67598.122066                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66025.733333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67715.823448                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             66                       # number of writebacks
system.l2cache.writebacks::total                   66                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          482                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          212                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          724                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          482                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          212                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          727                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     28858800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     12646000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1740772                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     43245572                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     28858800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     12646000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1740772                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       180396                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     43425968                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.080040                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.681818                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112843                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.080040                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.681818                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.113310                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59873.029046                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59650.943396                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58025.733333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59731.453039                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59873.029046                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59650.943396                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58025.733333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        60132                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59733.105915                       # average overall mshr miss latency
system.l2cache.replacements                       740                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       180396                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       180396                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        60132                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        60132                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           59                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             59                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3882400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3882400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.951613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.951613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65803.389831                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65803.389831                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           59                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           59                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3410400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3410400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.951613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.951613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57803.389831                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57803.389831                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         5540                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          134                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5688                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          482                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          154                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          666                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     32714800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10516000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1980772                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     45211572                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6022                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          288                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6354                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.080040                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.534722                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.681818                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.104816                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67873.029046                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68285.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66025.733333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67885.243243                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          482                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          153                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          665                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28858800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9235600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1740772                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     39835172                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.080040                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.681818                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.104658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59873.029046                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60363.398693                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58025.733333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59902.514286                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25549                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4836                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.283085                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.799441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1179.660599                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1772.275935                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1001.346482                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   103.917544                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009473                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.288003                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.432685                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244469                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.025370                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1015                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3081                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          970                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2657                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247803                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752197                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               103380                       # Number of tag accesses
system.l2cache.tags.data_accesses              103380                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    188167600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           30848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               46528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        30848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          30848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4224                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4224                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              482                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              212                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  727                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            66                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  66                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          163938957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           72105931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     10203669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1020367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              247268924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     163938957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         163938957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        22448073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              22448073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        22448073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         163938957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          72105931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     10203669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1020367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             269716997                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
