library ieee;
use ieee.std_logic_1164.all;
use work.mips_pkg.all;

entity mux_two_to_one is

	generic(	WSIZE	:	natural	:= 32);
	port(
		sel	:	in std_logic;
		A		:	in std_logic_vector(WSIZE-1 downto 0);
		B		:	in std_logic_vector(WSIZE-1 downto 0);
		X		:	out std_logic_vector(WSIZE-1 downto 0)
	);
end mux_two_to_one;

architecture behavioral of mux_two_to_one is
	begin
		X	<=	A when (sel = '0') else B;
end behavioral;
		