<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 2</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
function search ()     { return false; }
// -->
</script>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 ><tr><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#bottom_of_page';"><a target="_top" href="hierarchy-s.html#bottom_of_page">Prev Page</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=21 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--P';"><a target="_top" href="hierarchy-s.p7.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--V';"><a target="_top" href="hierarchy-s.p10.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--W';"><a target="_top" href="hierarchy-s.p10.html#index--W">W</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p11.html#index--Z';"><a target="_top" href="hierarchy-s.p11.html#index--Z">Z</a></td></tr></table></center>
<center><h3>Signals index</h3></center>
<a name="index--C"></a>
<center><table class=NB cols=1 ><tr><td align="center" width="100%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='#top_of_page';"><a target="_top" href="#top_of_page">C</a></td></tr></table></center>
&nbsp;<b><a name="c___read_file"></a><a  href="read_file.v.html#53">c : read_file</a></b> : integer
<br>
&nbsp;<b><a name="calibration_pattern___ddr3_model"></a><a  href="ddr3_model.sv.html#264">calibration_pattern : ddr3_model</a></b> : wire
<br>
&nbsp;<b><a name="calib_done___m_maintn"></a><a  href="maintn.v.html#702">calib_done : m_maintn</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_init_calib_complete___DRAM_conRV">DRAM_conRV:dram_con:o_init_calib_complete</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="card_stat___sd_loader"></a><a  href="sd_loader.v.html#100">card_stat : sd_loader</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#card_stat___sd_reader">sd_reader:u_sd_reader:card_stat</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="card_stat___sd_reader"></a><a  href="sd_reader.v.html#27">card_stat : sd_reader</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#card_stat___sd_loader">sd_loader:u_sd_reader:card_stat</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="card_type___sd_loader"></a><a  href="sd_loader.v.html#101">card_type : sd_loader</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#card_type___sd_reader">sd_reader:u_sd_reader:card_type</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="card_type___sd_reader"></a><a  href="sd_reader.v.html#28">card_type : sd_reader</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#card_type___sd_loader">sd_loader:u_sd_reader:card_type</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="cas_latency___ddr2_model"></a><a  href="ddr2_model.v.html#202">cas_latency : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="cas_latency___ddr3_model"></a><a  href="ddr3_model.sv.html#190">cas_latency : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="cas_n___ddr2_model"></a><a  href="ddr2_model.v.html#163">cas_n : ddr2_model</a></b> : input
<br>
&nbsp;<b><a name="cas_n___ddr3_model"></a><a  href="ddr3_model.sv.html#145">cas_n : ddr3_model</a></b> : input
<br>
&nbsp;<b><a name="cas_n_in___ddr2_model"></a><a  href="ddr2_model.v.html#369">cas_n_in : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="cas_n_in___ddr3_model"></a><a  href="ddr3_model.sv.html#461">cas_n_in : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cas_write_latency___ddr3_model"></a><a  href="ddr3_model.sv.html#207">cas_write_latency : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="cause___m_RVCoreM"></a><a  href="rvcorem.v.html#531">cause : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="cfg_busy___sdram"></a><a  href="sdram.v.html#245">cfg_busy : sdram</a></b> : reg
<br>
&nbsp;<b><a name="cfg_now___sdram"></a><a  href="sdram.v.html#112">cfg_now : sdram</a></b> : reg
<br>
&nbsp;<b><a name="check_dm_tdipw___ddr2_model"></a><a  href="ddr2_model.v.html#306">check_dm_tdipw : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="check_dm_tdipw___ddr3_model"></a><a  href="ddr3_model.sv.html#346">check_dm_tdipw : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="check_dq_tdipw___ddr2_model"></a><a  href="ddr2_model.v.html#307">check_dq_tdipw : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="check_dq_tdipw___ddr3_model"></a><a  href="ddr3_model.sv.html#347">check_dq_tdipw : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_dqs_high___ddr2_model"></a><a  href="ddr2_model.v.html#304">check_write_dqs_high : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_dqs_high___ddr3_model"></a><a  href="ddr3_model.sv.html#344">check_write_dqs_high : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_dqs_low___ddr2_model"></a><a  href="ddr2_model.v.html#305">check_write_dqs_low : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_dqs_low___ddr3_model"></a><a  href="ddr3_model.sv.html#345">check_write_dqs_low : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_postamble___ddr2_model"></a><a  href="ddr2_model.v.html#302">check_write_postamble : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_postamble___ddr3_model"></a><a  href="ddr3_model.sv.html#342">check_write_postamble : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_preamble___ddr2_model"></a><a  href="ddr2_model.v.html#303">check_write_preamble : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="check_write_preamble___ddr3_model"></a><a  href="ddr3_model.sv.html#343">check_write_preamble : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="ck___ddr2_model"></a><a  href="ddr2_model.v.html#158">ck : ddr2_model</a></b> : input
<br>
&nbsp;<b><a name="ck___ddr3_model"></a><a  href="ddr3_model.sv.html#140">ck : ddr3_model</a></b> : input
<br>
&nbsp;<b><a name="cke___ddr2_model"></a><a  href="ddr2_model.v.html#160">cke : ddr2_model</a></b> : input
<br>
&nbsp;<b><a name="cke___ddr3_model"></a><a  href="ddr3_model.sv.html#142">cke : ddr3_model</a></b> : input
<br>
&nbsp;<b><a name="cke_in___ddr2_model"></a><a  href="ddr2_model.v.html#366">cke_in : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="cke_in___ddr3_model"></a><a  href="ddr3_model.sv.html#458">cke_in : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="ck_activate___ddr3_model"></a><a  href="ddr3_model.sv.html#280">ck_activate : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_bank_read___ddr2_model"></a><a  href="ddr2_model.v.html#273">ck_bank_read : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_bank_read___ddr3_model"></a><a  href="ddr3_model.sv.html#295">ck_bank_read : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_bank_write___ddr2_model"></a><a  href="ddr2_model.v.html#272">ck_bank_write : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_bank_write___ddr3_model"></a><a  href="ddr3_model.sv.html#294">ck_bank_write : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_cke___ddr2_model"></a><a  href="ddr2_model.v.html#269">ck_cke : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_cke_cmd___ddr3_model"></a><a  href="ddr3_model.sv.html#293">ck_cke_cmd : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#261">ck_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_cntr___ddr3_model"></a><a  href="ddr3_model.sv.html#275">ck_cntr : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_dll_reset___ddr2_model"></a><a  href="ddr2_model.v.html#271">ck_dll_reset : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_dll_reset___ddr3_model"></a><a  href="ddr3_model.sv.html#292">ck_dll_reset : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_freq_change___ddr3_model"></a><a  href="ddr3_model.sv.html#289">ck_freq_change : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_group_activate___ddr3_model"></a><a  href="ddr3_model.sv.html#296">ck_group_activate : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_group_read___ddr3_model"></a><a  href="ddr3_model.sv.html#298">ck_group_read : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_group_write___ddr3_model"></a><a  href="ddr3_model.sv.html#297">ck_group_write : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_in___ddr2_model"></a><a  href="ddr2_model.v.html#364">ck_in : ddr2_model</a></b> : reg (used in @posedge)
<br>
&nbsp;<b><a name="ck_in___ddr3_model"></a><a  href="ddr3_model.sv.html#456">ck_in : ddr3_model</a></b> : reg (used in @posedge)
<br>
&nbsp;<b><a name="ck_load_mode___ddr2_model"></a><a  href="ddr2_model.v.html#262">ck_load_mode : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_load_mode___ddr3_model"></a><a  href="ddr3_model.sv.html#277">ck_load_mode : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_n___ddr2_model"></a><a  href="ddr2_model.v.html#159">ck_n : ddr2_model</a></b> : input
<br>
&nbsp;<b><a name="ck_n___ddr3_model"></a><a  href="ddr3_model.sv.html#141">ck_n : ddr3_model</a></b> : input
<br>
&nbsp;<b><a name="ck_n_in___ddr2_model"></a><a  href="ddr2_model.v.html#365">ck_n_in : ddr2_model</a></b> : reg (used in @posedge)
<br>
&nbsp;<b><a name="ck_n_in___ddr3_model"></a><a  href="ddr3_model.sv.html#457">ck_n_in : ddr3_model</a></b> : reg (used in @posedge)
<br>
&nbsp;<b><a name="ck_odt___ddr2_model"></a><a  href="ddr2_model.v.html#270">ck_odt : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_odt___ddr3_model"></a><a  href="ddr3_model.sv.html#290">ck_odt : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_odth8___ddr3_model"></a><a  href="ddr3_model.sv.html#291">ck_odth8 : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_power_down___ddr2_model"></a><a  href="ddr2_model.v.html#266">ck_power_down : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_power_down___ddr3_model"></a><a  href="ddr3_model.sv.html#286">ck_power_down : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_precharge___ddr3_model"></a><a  href="ddr3_model.sv.html#279">ck_precharge : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_read___ddr2_model"></a><a  href="ddr2_model.v.html#264">ck_read : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_read___ddr3_model"></a><a  href="ddr3_model.sv.html#282">ck_read : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_refresh___ddr3_model"></a><a  href="ddr3_model.sv.html#278">ck_refresh : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_self_refresh___ddr2_model"></a><a  href="ddr2_model.v.html#268">ck_self_refresh : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_self_refresh___ddr3_model"></a><a  href="ddr3_model.sv.html#288">ck_self_refresh : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_slow_exit_pd___ddr2_model"></a><a  href="ddr2_model.v.html#267">ck_slow_exit_pd : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_slow_exit_pd___ddr3_model"></a><a  href="ddr3_model.sv.html#287">ck_slow_exit_pd : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_txpr___ddr3_model"></a><a  href="ddr3_model.sv.html#276">ck_txpr : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_write___ddr2_model"></a><a  href="ddr2_model.v.html#263">ck_write : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_write___ddr3_model"></a><a  href="ddr3_model.sv.html#281">ck_write : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_write_ap___ddr2_model"></a><a  href="ddr2_model.v.html#265">ck_write_ap : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_zqcs___ddr3_model"></a><a  href="ddr3_model.sv.html#285">ck_zqcs : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_zqinit___ddr3_model"></a><a  href="ddr3_model.sv.html#283">ck_zqinit : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="ck_zqoper___ddr3_model"></a><a  href="ddr3_model.sv.html#284">ck_zqoper : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="CLK___busarbiter"></a><a  href="busarbiter.v.html#8">CLK : busarbiter</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:ba:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___clkdivider"></a><a  href="clkdivider.v.html#6">clk : clkdivider</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:cd:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___DRAMController"></a><a  href="dram.v.html#438">clk : DRAMController</a></b> : wire (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ui_clk&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___DRAM_conRV"></a><a  href="memorytn.v.html#45">clk : DRAM_conRV</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk___MemoryController">MemoryController:memory:clk</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:dram_con:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___DRAM_con_witout_cache"></a><a  href="dram.v.html#85">clk : DRAM_con_witout_cache</a></b> : wire (used in @posedge) (used in @negedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">clk_wiz_1:clkgen1:clk_out1&nbsp;, <a href="hierarchy-s.p10.html#wclk___AsyncFIFO">AsyncFIFO:afifo1:wclk</a>&nbsp;, <a href="hierarchy-s.p7.html#rclk___AsyncFIFO">AsyncFIFO:afifo2:rclk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___max7219"></a><a  href="max7219.v.html#8">clk : max7219</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:max7219:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___MemoryController"></a><a  href="memory_controller.v.html#11">clk : MemoryController</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk___sdram">sdram:u_sdram:clk</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk___DRAM_conRV">DRAM_conRV:memory:clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_alu_im"></a><a  href="rvcorem.v.html#997">CLK : m_alu_im</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_div_unit">m_div_unit:divunit:CLK</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_RVCoreM">m_RVCoreM:ALU_IM:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_bram"></a><a  href="memory.v.html#602">CLK : m_bram</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#ADDR_WIDTH___m_dram_cache">m_dram_cache:mem:ADDR_WIDTH</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_dram_cache">m_dram_cache:mem:CLK</a>&nbsp;, <a href="hierarchy-s.p3.html#D_WIDTH___m_dram_cache">m_dram_cache:mem:D_WIDTH</a>&nbsp;, <a href="hierarchy-s.p4.html#ENTRY___m_dram_cache">m_dram_cache:mem:ENTRY</a>&nbsp;, <a href="hierarchy-s.p2.html#clog2___m_dram_cache">m_dram_cache:mem:clog2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_bram2"></a><a  href="memory.v.html#622">CLK : m_bram2</a></b> : input (used in @posedge)
<br>
&nbsp;<b><a name="CLK___m_bu_mem"></a><a  href="memsim.v.html#494">CLK : m_bu_mem</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_dram_sim">m_dram_sim:idbmem:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_col_bram"></a><a  href="memory.v.html#642">CLK : m_col_bram</a></b> : input (used in @posedge)
<br>
&nbsp;<b><a name="CLK___m_console"></a><a  href="console.v.html#12">CLK : m_console</a></b> : input (used in @posedge)
<br>
&nbsp;<b><a name="CLK___m_cpummu"></a><a  href="cpummu.v.html#7">CLK : m_cpummu</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_mmu">m_mmu:mmu:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_RVCoreM">m_RVCoreM:p:CLK</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:core0:pll_clk</a>&nbsp;, <a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:core1:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_debug_key"></a><a  href="debug.v.html#114">CLK : m_debug_key</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_UartTx2">m_UartTx2:UartTx0:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_disk"></a><a  href="disk.v.html#12">CLK : m_disk</a></b> : input (used in @posedge)
<br>
&nbsp;<b><a name="CLK___m_div_unit"></a><a  href="rvcorem.v.html#919">CLK : m_div_unit</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_div_unit_core">m_div_unit_core:divcore:CLK</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_alu_im">m_alu_im:divunit:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_div_unit_core"></a><a  href="rvcorem.v.html#961">CLK : m_div_unit_core</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_div_unit">m_div_unit:divcore:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_dram_cache"></a><a  href="memory.v.html#765">CLK : m_dram_cache</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_bram">m_bram:mem:CLK</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_clk___cache_ctrl">cache_ctrl:cache:o_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_dram_sim"></a><a  href="memsim.v.html#590">CLK : m_dram_sim</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_bu_mem">m_bu_mem:idbmem:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_lm_mc"></a><a  href="microc.v.html#216">CLK : m_lm_mc</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_RVuc">m_RVuc:lm_mc:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_main"></a><a  href="main.v.html#16">CLK : m_main</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">clk_wiz_0:m_clkgen0:clk_in1&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_maintn"></a><a  href="maintn.v.html#14">CLK : m_maintn</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clkin___Gowin_rPLL_nes">Gowin_rPLL_nes:pll_nes:clkin</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_mmu"></a><a  href="mmu.v.html#20">CLK : m_mmu</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_tlb">m_tlb:TLB_inst_r:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_tlb">m_tlb:TLB_data_r:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_tlb">m_tlb:TLB_data_w:CLK</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_cpummu">m_cpummu:mmu:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CORE_CLK___m_main">m_main:c:CORE_CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_regfile"></a><a  href="rvcorem.v.html#23">CLK : m_regfile</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_RVCoreM">m_RVCoreM:regs:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_RVuc">m_RVuc:regs:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_RVCoreM"></a><a  href="rvcorem.v.html#60">CLK : m_RVCoreM</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_regfile">m_regfile:regs:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_alu_im">m_alu_im:ALU_IM:CLK</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_cpummu">m_cpummu:p:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CORE_CLK___m_main">m_main:p:CORE_CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_RVuc"></a><a  href="microc.v.html#22">CLK : m_RVuc</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_regfile">m_regfile:regs:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_lm_mc">m_lm_mc:lm_mc:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_sbu_mem"></a><a  href="memsim.v.html#609">CLK : m_sbu_mem</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_sdram_sim">m_sdram_sim:idbmem:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_sdram_sim"></a><a  href="memsim.v.html#711">CLK : m_sdram_sim</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_sbu_mem">m_sbu_mem:idbmem:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_tlb"></a><a  href="mmu.v.html#289">CLK : m_tlb</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_mmu">m_mmu:TLB_inst_r:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_mmu">m_mmu:TLB_data_r:CLK</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_mmu">m_mmu:TLB_data_w:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___m_UartTx2"></a><a  href="debug.v.html#23">CLK : m_UartTx2</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_debug_key">m_debug_key:UartTx0:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___PLOADER"></a><a  href="loader.v.html#23">CLK : PLOADER</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___serialc">serialc:serc:CLK</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:ploader:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___read_file"></a><a  href="read_file.v.html#46">clk : read_file</a></b> : input (used in @posedge)
<br>
&nbsp;<b><a name="clk___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#15">clk : sdcmd_ctrl</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk___sd_reader">sd_reader:u_sdcmd_ctrl:clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___sdram"></a><a  href="sdram.v.html#64">clk : sdram</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk___MemoryController">MemoryController:u_sdram:clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk___sd_reader"></a><a  href="sd_reader.v.html#21">clk : sd_reader</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk___sdcmd_ctrl">sdcmd_ctrl:u_sdcmd_ctrl:clk</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk27mhz___sd_loader">sd_loader:u_sd_reader:clk27mhz</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___serialc"></a><a  href="loader.v.html#118">CLK : serialc</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___PLOADER">PLOADER:serc:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CLK___UartTx"></a><a  href="loader.v.html#68">CLK : UartTx</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:UartTx0:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk27mhz___sd_loader"></a><a  href="sd_loader.v.html#9">clk27mhz : sd_loader</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk___sd_reader">sd_reader:u_sd_reader:clk</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:sd_loader:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkcnt___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#70">clkcnt : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="clkdiv___clkdivider"></a><a  href="clkdivider.v.html#8">clkdiv : clkdivider</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clkdiv___m_maintn">m_maintn:cd:clkdiv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkdiv___max7219"></a><a  href="max7219.v.html#8">clkdiv : max7219</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clkdiv___m_maintn">m_maintn:max7219:clkdiv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkdiv___m_maintn"></a><a  href="maintn.v.html#823">clkdiv : m_maintn</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clkdiv___max7219">max7219:max7219:clkdiv</a>&nbsp;, <a href="hierarchy-s.p2.html#clkdiv___clkdivider">clkdivider:cd:clkdiv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkdiv___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#20">clkdiv : sdcmd_ctrl</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clkdiv___sd_reader">sd_reader:u_sdcmd_ctrl:clkdiv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkdiv___sd_reader"></a><a  href="sd_reader.v.html#55">clkdiv : sd_reader</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clkdiv___sdcmd_ctrl">sdcmd_ctrl:u_sdcmd_ctrl:clkdiv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkdivr___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#69">clkdivr : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="clkin___Gowin_rPLL_nes"></a><a  href="gowin_rpll.v.html#13">clkin : Gowin_rPLL_nes</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">rPLL:rpll_inst:CLKIN&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_maintn">m_maintn:pll_nes:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkout___Gowin_rPLL_nes"></a><a  href="gowin_rpll.v.html#9">clkout : Gowin_rPLL_nes</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">rPLL:rpll_inst:CLKOUT&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#pll_clk___m_maintn">m_maintn:pll_nes:pll_clk</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkoutd3_o___Gowin_rPLL_nes"></a><a  href="gowin_rpll.v.html#17">clkoutd3_o : Gowin_rPLL_nes</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">rPLL:rpll_inst:CLKOUTD3&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkoutd_o___Gowin_rPLL_nes"></a><a  href="gowin_rpll.v.html#16">clkoutd_o : Gowin_rPLL_nes</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">rPLL:rpll_inst:CLKOUTD&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkoutp___Gowin_rPLL_nes"></a><a  href="gowin_rpll.v.html#10">clkoutp : Gowin_rPLL_nes</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">rPLL:rpll_inst:CLKOUTP&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk_sdram___m_maintn">m_maintn:pll_nes:clk_sdram</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clkoutp_o___Gowin_rPLL_nes"></a><a  href="gowin_rpll.v.html#15">clkoutp_o : Gowin_rPLL_nes</a></b> : wire
<br>
&nbsp;<b><a name="clk_out___max7219"></a><a  href="max7219.v.html#10">clk_out : max7219</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MAX7219_CLK___m_maintn">m_maintn:max7219:MAX7219_CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk_sdram___DRAM_conRV"></a><a  href="memorytn.v.html#47">clk_sdram : DRAM_conRV</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk_sdram___MemoryController">MemoryController:memory:clk_sdram</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk_sdram___m_maintn">m_maintn:dram_con:clk_sdram</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk_sdram___MemoryController"></a><a  href="memory_controller.v.html#12">clk_sdram : MemoryController</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk_sdram___sdram">sdram:u_sdram:clk_sdram</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk_sdram___DRAM_conRV">DRAM_conRV:memory:clk_sdram</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk_sdram___m_maintn"></a><a  href="maintn.v.html#47">clk_sdram : m_maintn</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clkoutp___Gowin_rPLL_nes">Gowin_rPLL_nes:pll_nes:clkoutp</a>&nbsp;, <a href="hierarchy-s.p2.html#clk_sdram___DRAM_conRV">DRAM_conRV:dram_con:clk_sdram</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clk_sdram___sdram"></a><a  href="sdram.v.html#65">clk_sdram : sdram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#clk_sdram___MemoryController">MemoryController:u_sdram:clk_sdram</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="clog2___m_dram_cache"></a><a  href="memory.v.html#793">clog2 : m_dram_cache</a></b> : wire (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_bram">m_bram:mem:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="cmd___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#24">cmd : sdcmd_ctrl</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#cmd___sd_reader">sd_reader:u_sdcmd_ctrl:cmd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="cmd___sd_reader"></a><a  href="sd_reader.v.html#53">cmd : sd_reader</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#cmd___sdcmd_ctrl">sdcmd_ctrl:u_sdcmd_ctrl:cmd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="cmd___UartTx"></a><a  href="loader.v.html#71">cmd : UartTx</a></b> : reg
<br>
&nbsp;<b><a name="cmd8_cnt___sd_reader"></a><a  href="sd_reader.v.html#62">cmd8_cnt : sd_reader</a></b> : reg
<br>
&nbsp;<b><a name="cmd_addr_string___ddr2_model"></a><a  href="ddr2_model.v.html#320">cmd_addr_string : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_addr_string___ddr3_model"></a><a  href="ddr3_model.sv.html#361">cmd_addr_string : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_n_in___ddr2_model"></a><a  href="ddr2_model.v.html#410">cmd_n_in : ddr2_model</a></b> : wire
<br>
&nbsp;<b><a name="cmd_n_in___ddr3_model"></a><a  href="ddr3_model.sv.html#510">cmd_n_in : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_n_in_pipeline___ddr3_model"></a><a  href="ddr3_model.sv.html#332">cmd_n_in_pipeline : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_string___ddr2_model"></a><a  href="ddr2_model.v.html#231">cmd_string : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_string___ddr3_model"></a><a  href="ddr3_model.sv.html#231">cmd_string : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_tran_i___ddr3_model"></a><a  href="ddr3_model.sv.html#330">cmd_tran_i : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_tran_index___ddr3_model"></a><a  href="ddr3_model.sv.html#330">cmd_tran_index : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cmd_tran_pipeline___ddr3_model"></a><a  href="ddr3_model.sv.html#331">cmd_tran_pipeline : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cnt___busarbiter"></a><a  href="busarbiter.v.html#45">cnt : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="cnt___clkdivider"></a><a  href="clkdivider.v.html#10">cnt : clkdivider</a></b> : reg
<br>
&nbsp;<b><a name="cnt___serialc"></a><a  href="loader.v.html#124">cnt : serialc</a></b> : reg
<br>
&nbsp;<b><a name="cnt___UartTx"></a><a  href="loader.v.html#73">cnt : UartTx</a></b> : reg
<br>
&nbsp;<b><a name="cnt1___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#71">cnt1 : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="cnt2___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#72">cnt2 : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="cnt3___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#73">cnt3 : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="cnt4___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#74">cnt4 : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="cnt_start___serialc"></a><a  href="loader.v.html#125">cnt_start : serialc</a></b> : reg
<br>
&nbsp;<b><a name="col_pipeline___ddr2_model"></a><a  href="ddr2_model.v.html#293">col_pipeline : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="col_pipeline___ddr3_model"></a><a  href="ddr3_model.sv.html#327">col_pipeline : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="command_reg___max7219"></a><a  href="max7219.v.html#41">command_reg : max7219</a></b> : reg
<br>
&nbsp;<b><a name="Config___m_console"></a><a  href="console.v.html#32">Config : m_console</a></b> : reg
<br>
&nbsp;<b><a name="Config___m_disk"></a><a  href="disk.v.html#31">Config : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="ConfigGeneration___m_console"></a><a  href="console.v.html#30">ConfigGeneration : m_console</a></b> : reg
<br>
&nbsp;<b><a name="ConfigGeneration___m_disk"></a><a  href="disk.v.html#29">ConfigGeneration : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="cons_fifo___m_maintn"></a><a  href="maintn.v.html#418">cons_fifo : m_maintn</a></b> : reg
<br>
&nbsp;<b><a name="CORE_CLK___m_main"></a><a  href="main.v.html#73">CORE_CLK : m_main</a></b> : wire (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_clk___m_7segcon">m_7segcon:m_7segcon:w_clk</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_mmu">m_mmu:c:CLK</a>&nbsp;, <a href="hierarchy-s.p6.html#o_clk___m_mmu">m_mmu:c:o_clk</a>&nbsp;, <a href="hierarchy-s.p2.html#CLK___m_RVCoreM">m_RVCoreM:p:CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CORE_RST_X___m_cpummu"></a><a  href="cpummu.v.html#51">CORE_RST_X : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_RVCoreM">m_RVCoreM:p:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="CORE_RST_X___m_main"></a><a  href="main.v.html#268">CORE_RST_X : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_rst_x___m_7segcon">m_7segcon:m_7segcon:w_rst_x</a>&nbsp;, <a href="hierarchy-s.p7.html#RST_X___m_RVCoreM">m_RVCoreM:p:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="counter___max7219"></a><a  href="max7219.v.html#42">counter : max7219</a></b> : reg
<br>
&nbsp;<b><a name="cs_n___ddr2_model"></a><a  href="ddr2_model.v.html#161">cs_n : ddr2_model</a></b> : input
<br>
&nbsp;<b><a name="cs_n___ddr3_model"></a><a  href="ddr3_model.sv.html#143">cs_n : ddr3_model</a></b> : input
<br>
&nbsp;<b><a name="cs_n_in___ddr2_model"></a><a  href="ddr2_model.v.html#367">cs_n_in : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="cs_n_in___ddr3_model"></a><a  href="ddr3_model.sv.html#459">cs_n_in : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="cycle___sdram"></a><a  href="sdram.v.html#113">cycle : sdram</a></b> : reg
<br>
&nbsp;<b><a name="cycles___MemoryController"></a><a  href="memory_controller.v.html#47">cycles : MemoryController</a></b> : reg
<br>
&nbsp;<b><a name="c_addr___cache_ctrl"></a><a  href="memory.v.html#505">c_addr : cache_ctrl</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_addr___m_dram_cache">m_dram_cache:cache:w_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="c_clr___cache_ctrl"></a><a  href="memory.v.html#503">c_clr : cache_ctrl</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_clr___m_dram_cache">m_dram_cache:cache:w_clr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="c_idata___cache_ctrl"></a><a  href="memory.v.html#506">c_idata : cache_ctrl</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_idata___m_dram_cache">m_dram_cache:cache:w_idata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="c_odata___cache_ctrl"></a><a  href="memory.v.html#507">c_odata : cache_ctrl</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_odata___m_dram_cache">m_dram_cache:cache:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="c_oe___cache_ctrl"></a><a  href="memory.v.html#502">c_oe : cache_ctrl</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_oe___m_dram_cache">m_dram_cache:cache:w_oe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="c_we___cache_ctrl"></a><a  href="memory.v.html#504">c_we : cache_ctrl</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_we___m_dram_cache">m_dram_cache:cache:w_we</a>&nbsp;</td></tr>
</table></div>
<center><table class=NB cols=21 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--P';"><a target="_top" href="hierarchy-s.p7.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--V';"><a target="_top" href="hierarchy-s.p10.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--W';"><a target="_top" href="hierarchy-s.p10.html#index--W">W</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p11.html#index--Z';"><a target="_top" href="hierarchy-s.p11.html#index--Z">Z</a></td></tr></table></center>
<center><table class=NB cols=8 ><tr><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html';"><a target="_top" href="hierarchy-s.p3.html">Next Page</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Mon Oct 30 14:02:55 2023</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
