// Seed: 1229631724
module module_0 (
    output wor id_0,
    output wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wire id_10,
    output wire id_11,
    input tri1 id_12,
    output wire id_13
    , id_15
);
  wire id_16;
  assign module_1.type_11 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input supply0 id_2,
    input wand id_3,
    output tri0 id_4,
    input wor id_5,
    input wire id_6
);
  assign id_4 = "" & 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_0,
      id_5,
      id_4,
      id_2,
      id_5,
      id_3,
      id_4,
      id_6,
      id_4
  );
  always @(id_3 === 1, negedge 1) id_1 <= 1;
  always @(id_0 or 1);
  wire id_8;
endmodule
