Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 21:10:03 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  280         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (123)
6. checking no_output_delay (149)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (123)
--------------------------------
 There are 123 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (149)
---------------------------------
 There are 149 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.240        0.000                      0                 8606        0.070        0.000                      0                 8606        4.020        0.000                       0                  4379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.240        0.000                      0                 8606        0.070        0.000                      0                 8606        4.020        0.000                       0                  4379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 4.153ns (61.632%)  route 2.585ns (38.368%))
  Logic Levels:           19  (CARRY4=17 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1_n_4
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.711 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.711    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[60]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y109        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 3.566ns (53.712%)  route 3.073ns (46.288%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.778     7.488    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y80         LUT4 (Prop_lut4_I0_O)        0.124     7.612 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1/O
                         net (fo=1, routed)           0.000     7.612    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1_n_4
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y80         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 3.566ns (53.740%)  route 3.070ns (46.260%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.774     7.485    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.124     7.609 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1/O
                         net (fo=1, routed)           0.000     7.609    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1_n_4
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y81         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 3.566ns (53.737%)  route 3.070ns (46.263%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.775     7.485    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y80         LUT4 (Prop_lut4_I0_O)        0.124     7.609 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1/O
                         net (fo=1, routed)           0.000     7.609    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1_n_4
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y80         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 3.566ns (53.756%)  route 3.068ns (46.244%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.772     7.483    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.124     7.607 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1/O
                         net (fo=1, routed)           0.000     7.607    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1_n_4
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y81         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.058ns (61.083%)  route 2.585ns (38.917%))
  Logic Levels:           19  (CARRY4=17 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1_n_4
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.616 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.616    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[61]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y109        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 4.042ns (60.989%)  route 2.585ns (39.011%))
  Logic Levels:           19  (CARRY4=17 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1_n_4
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.600 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.600    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[59]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y109        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 4.039ns (60.972%)  route 2.585ns (39.028%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.597    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[56]
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y108        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.566ns (54.241%)  route 3.008ns (45.759%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.713     7.423    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X48Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.547 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738[0]_i_1/O
                         net (fo=1, routed)           0.000     7.547    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738[0]_i_1_n_4
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y78         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 4.018ns (60.848%)  route 2.585ns (39.152%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.576 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[58]
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y108        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y62         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/Q
                         net (fo=1, routed)           0.106     0.657    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[21]
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y62         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.108     0.659    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[15]
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[6]/Q
                         net (fo=1, routed)           0.108     0.682    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[6]
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X27Y112        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[3]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2[3]
    SLICE_X26Y112        LUT4 (Prop_lut4_I0_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/p_0_in[3]
    SLICE_X26Y112        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X26Y112        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y112        FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y85         FDRE                                         r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[18]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/output_stream_TDATA_reg[18]
    SLICE_X58Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1[18]_i_1__2/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in[18]
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y90         FDRE                                         r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/output_stream_TDATA_reg[29]
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1[29]_i_1__2/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in[29]
    SLICE_X58Y90         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y90         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X34Y60         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/Q
                         net (fo=1, routed)           0.125     0.699    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[17]
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y102        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[31]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/add_ln58_8_reg_15015[31]
    SLICE_X46Y102        FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y102        FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y103        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[35]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/add_ln58_8_reg_15015[35]
    SLICE_X46Y103        FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y103        FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y104        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln58_8_reg_15015_reg[39]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/add_ln58_8_reg_15015[39]
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/phi_mul1_reg_4795_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  bd_0_i/hls_inst/inst/layer2_activations_4_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  bd_0_i/hls_inst/inst/layer2_activations_5_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  bd_0_i/hls_inst/inst/layer2_activations_6_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  bd_0_i/hls_inst/inst/layer2_activations_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  bd_0_i/hls_inst/inst/layer3_activations_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y70  bd_0_i/hls_inst/inst/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y70  bd_0_i/hls_inst/inst/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y93  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y93  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y70  bd_0_i/hls_inst/inst/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y70  bd_0_i/hls_inst/inst/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y93  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y93  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y97  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_arlen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X58Y95         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[0]/Q
                         net (fo=0)                   0.973     2.464    m_axi_gmem_arlen[0]
                                                                      r  m_axi_gmem_arlen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_arlen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X58Y95         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/Q
                         net (fo=0)                   0.973     2.464    m_axi_gmem_arlen[1]
                                                                      r  m_axi_gmem_arlen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[0]
                                                                      r  output_stream_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y90         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[15]
                                                                      r  output_stream_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[16]
                                                                      r  output_stream_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[18]
                                                                      r  output_stream_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y88         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[21]
                                                                      r  output_stream_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y88         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[23]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[23]
                                                                      r  output_stream_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y90         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[25]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[25]
                                                                      r  output_stream_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X58Y90         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[29]
                                                                      r  output_stream_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_stream_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X29Y111        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.410     0.948    input_stream_tready
                                                                      r  input_stream_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.burst_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_arvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.burst_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.burst_valid_reg/Q
                         net (fo=6, unset)            0.410     0.948    m_axi_gmem_arvalid
                                                                      r  m_axi_gmem_arvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_rready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X37Y62         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/Q
                         net (fo=4, unset)            0.410     0.948    m_axi_gmem_rready
                                                                      r  m_axi_gmem_rready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y97         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y97         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[10]
                                                                      r  m_axi_gmem_araddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y97         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[11]
                                                                      r  m_axi_gmem_araddr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y97         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[12]
                                                                      r  m_axi_gmem_araddr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y97         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[13]
                                                                      r  m_axi_gmem_araddr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y98         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[14]
                                                                      r  m_axi_gmem_araddr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X57Y98         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[15]
                                                                      r  m_axi_gmem_araddr[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          2820 Endpoints
Min Delay          2820 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.928ns  (logic 0.124ns (1.389%)  route 8.804ns (98.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.831     8.928    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X29Y111        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X29Y111        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.928ns  (logic 0.124ns (1.389%)  route 8.804ns (98.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.831     8.928    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X29Y111        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X29Y111        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.928ns  (logic 0.124ns (1.389%)  route 8.804ns (98.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.831     8.928    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X29Y111        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X29Y111        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.928ns  (logic 0.124ns (1.389%)  route 8.804ns (98.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.831     8.928    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X29Y111        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X29Y111        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_W1_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.675ns  (logic 0.124ns (1.429%)  route 8.551ns (98.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.578     8.675    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X33Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_W1_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X33Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_W1_reg[34]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_W1_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.675ns  (logic 0.124ns (1.429%)  route 8.551ns (98.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.578     8.675    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X33Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_W1_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X33Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_W1_reg[35]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.675ns  (logic 0.124ns (1.429%)  route 8.551ns (98.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.578     8.675    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.675ns  (logic 0.124ns (1.429%)  route 8.551ns (98.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.578     8.675    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.675ns  (logic 0.124ns (1.429%)  route 8.551ns (98.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.578     8.675    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[8]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.675ns  (logic 0.124ns (1.429%)  route 8.551ns (98.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_rst_n
    SLICE_X53Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_i_1/O
                         net (fo=1035, routed)        7.578     8.675    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_rowsW1_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[2] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[0]
    SLICE_X27Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X27Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[1]
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[4] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[2]
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[5] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[3]
    SLICE_X27Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X27Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[6] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[4]
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[6]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[0]
    SLICE_X33Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[10]
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[11]
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[12]
    SLICE_X36Y62         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X36Y62         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X33Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C





