#
#  Pocket SDR device settings
#
#  [CH1] F_LO = 1569.420 MHz, F_ADC = 24.000 MHz (I ), F_FILT =  6.0 MHz, BW_FILT =  4.2 MHz
#  [CH2] F_LO = 1176.450 MHz, F_ADC =  0.000 MHz (IQ), F_FILT =  0.0 MHz, BW_FILT = 23.4 MHz

[CH1]
CHIPEN          =       1  # Chip enable (0:disable,1:enable)
IDLE            =       0  # Idle enable (0:operating-mode,1:idle-mode)
MIXPOLE         =       0  # Mixer pole selection (0:13MHz,1:36MHz)
LNAMODE         =       0  # LNA mode selection (0:high-band,1:low-band,2:disable)
MIXERMODE       =       0  # Mixer mode selection (0:high-band,1:low-band,2:disable)
FCEN            =      94  # IF filter center frequency: (128-FCEN)/2*{0.195|0.66|0.355} MHz
FBW             =       2  # IF filter BW (0:2.5MHz,1:8.7MHz,2:4.2MHz,3:23.4MHz,4:36MHz,7:16.4MHz)
F3OR5           =       1  # Filter order selection (0:5th,1:3rd)
FCENX           =       1  # Polyphase filter selection (0:lowpass,1:bandpass)
FGAIN           =       1  # IF filter gain setting (0:-6dB,1:normal)
ANAIMON         =       0  # Enable continuous spectrum monitoring (0:disable,1:enable)
IQEN            =       0  # I and Q channel enable (0:I-CH-only,1:I/Q-CH)
GAINREF         =     170  # AGC gain reference value (0-4095)
SPI_SDIO_CONFIG =       0  # SPI SDIO pin config (0:none,1:pull-down,2:pull-up,3:bus-hold)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:gain-set-by-GAININ)
FORMAT          =       1  # Output data format (0:unsigned,1:sign-magnitude,2:2's-complement)
BITS            =       2  # Number of bits in ADC (0:1bit,2:2bit,4:3bit)
DRVCFG          =       0  # Output driver config (0:CMOS-logic,2:analog)
DIEID           =       0  # Identifiers version of IC
GAININ          =      58  # PGA gain value programming in steps of approx 1dB per LSB (0-63)
HILODEN         =       1  # Enable output driver to drive high loads (0:disable,1:enable)
FHIPEN          =       0  # Enable of highpass coupling between filter and PGA (0:disable,1:enable)
PGAIEN          =       1  # I-CH PGA enable (0:disable,1:enable)
PGAQEN          =       0  # Q-CH PGA enable (0:disable,1:enable)
STRMEN          =       0  # Enable DSP interface (0:disable,1:enable)
STRMSTART       =       0  # Enable data streaming (rising edge)
STRMSTOP        =       0  # Disable data streaming (rising edge)
STRMBITS        =       1  # Number of bits streamed (1:IMSB/ILSB,3:IMSB/ILSB/QMSB/QLSB)
STAMPEN         =       1  # Enable insersion of frame numbers (0:disable,1:enable)
TIMESYNCEN      =       1  # Enable output of time sync pulse when streaming enabled by STRMEN
DATASYNCEN      =       0  # Enable sync pulse at DATASYNC
STRMRST         =       0  # Reset all counters
LOBAND          =       0  # Local oscillator band selection (0:L1,1:L2/L5)
REFOUTEN        =       1  # Output clock buffer enable (0:disable,1:enable)
IXTAL           =       1  # Current programing for XTAL (1:normal,3:high-current)
ICP             =       0  # Charge pump current selection (0:0.5mA,1:1mA)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
PWRSAV          =       0  # Enable PLL power-save mode (0:disable,1:enable)
NDIV            =      65  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1023)
FDIV            =  411566  # PLL fractional division ratio (0-1048575)
EXTADCCLK       =       0  # External ADC clock selection (0:internal,1:ADC_CLKIN)
PREFRACDIV_SEL  =       0  # Clock pre-divider selection (0:bypass,1:enable)
REFCLK_L_CNT    =       0  # Clock pre-divider L counter value (0-4095): L_CNT/(4096-M_CNT+L_CNT)
REFCLK_M_CNT    =       0  # Clock pre-divider M counter value (0-4095)
ADCCLK          =       0  # Integer clock div/mul selection (0:enable,1:bypass)
REFDIV          =       3  # Integer clock div/mul ratio (0:x2,1:1/4,2:1/2,3:x1,4:x4)
FCLKIN          =       0  # ADC clock divider selection (0:bypass,1:enable)
ADCCLK_L_CNT    =       0  # ADC clock divider L counter value (0-4095): L_CNT/(4096-M_CNT+L_CNT)
ADCCLK_M_CNT    =       0  # ADC clock divider M counter value (0-4095)
CLKOUT_SEL      =       1  # CLKOUT selection (0:integer-clock-div/mul,1:ADC-clock)
MODE            =       0  # DSP interface mode selection

[CH2]
CHIPEN          =       1  # Chip enable (0:disable,1:enable)
IDLE            =       0  # Idle enable (0:operating-mode,1:idle-mode)
MIXPOLE         =       0  # Mixer pole selection (0:13MHz,1:36MHz)
LNAMODE         =       1  # LNA mode selection (0:high-band,1:low-band,2:disable)
MIXERMODE       =       1  # Mixer mode selection (0:high-band,1:low-band,2:disable)
FCEN            =       0  # IF filter center frequency: (128-FCEN)/2*{0.195|0.66|0.355} MHz
FBW             =       3  # IF filter BW (0:2.5MHz,1:8.7MHz,2:4.2MHz,3:23.4MHz,4:36MHz,7:16.4MHz)
F3OR5           =       1  # Filter order selection (0:5th,1:3rd)
FCENX           =       0  # Polyphase filter selection (0:lowpass,1:bandpass)
FGAIN           =       1  # IF filter gain setting (0:-6dB,1:normal)
ANAIMON         =       0  # Enable continuous spectrum monitoring (0:disable,1:enable)
IQEN            =       1  # I and Q channel enable (0:I-CH-only,1:I/Q-CH)
GAINREF         =     170  # AGC gain reference value (0-4095)
SPI_SDIO_CONFIG =       0  # SPI SDIO pin config (0:none,1:pull-down,2:pull-up,3:bus-hold)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:gain-set-by-GAININ)
FORMAT          =       1  # Output data format (0:unsigned,1:sign-magnitude,2:2's-complement)
BITS            =       2  # Number of bits in ADC (0:1bit,2:2bit,4:3bit)
DRVCFG          =       0  # Output driver config (0:CMOS-logic,2:analog)
DIEID           =       0  # Identifiers version of IC
GAININ          =      58  # PGA gain value programming in steps of approx 1dB per LSB (0-63)
HILODEN         =       1  # Enable output driver to drive high loads (0:disable,1:enable)
FHIPEN          =       0  # Enable of highpass coupling between filter and PGA (0:disable,1:enable)
PGAIEN          =       1  # I-CH PGA enable (0:disable,1:enable)
PGAQEN          =       1  # Q-CH PGA enable (0:disable,1:enable)
STRMEN          =       0  # Enable DSP interface (0:disable,1:enable)
STRMSTART       =       0  # Enable data streaming (rising edge)
STRMSTOP        =       0  # Disable data streaming (rising edge)
STRMBITS        =       1  # Number of bits streamed (1:IMSB/ILSB,3:IMSB/ILSB/QMSB/QLSB)
STAMPEN         =       1  # Enable insersion of frame numbers (0:disable,1:enable)
TIMESYNCEN      =       1  # Enable output of time sync pulse when streaming enabled by STRMEN
DATASYNCEN      =       0  # Enable sync pulse at DATASYNC
STRMRST         =       0  # Reset all counters
LOBAND          =       1  # Local oscillator band selection (0:L1,1:L2/L5)
REFOUTEN        =       0  # Output clock buffer enable (0:disable,1:enable)
IXTAL           =       1  # Current programing for XTAL (1:normal,3:high-current)
ICP             =       0  # Charge pump current selection (0:0.5mA,1:1mA)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
PWRSAV          =       0  # Enable PLL power-save mode (0:disable,1:enable)
NDIV            =      49  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1023)
FDIV            =   19661  # PLL fractional division ratio (0-1048575)
EXTADCCLK       =       1  # External ADC clock selection (0:internal,1:ADC_CLKIN)
PREFRACDIV_SEL  =       0  # Clock pre-divider selection (0:bypass,1:enable)
REFCLK_L_CNT    =       0  # Clock pre-divider L counter value (0-4095): L_CNT/(4096-M_CNT+L_CNT)
REFCLK_M_CNT    =       0  # Clock pre-divider M counter value (0-4095)
ADCCLK          =       0  # Integer clock div/mul selection (0:enable,1:bypass)
REFDIV          =       3  # Integer clock div/mul ratio (0:x2,1:1/4,2:1/2,3:x1,4:x4)
FCLKIN          =       0  # ADC clock divider selection (0:bypass,1:enable)
ADCCLK_L_CNT    =       0  # ADC clock divider L counter value (0-4095): L_CNT/(4096-M_CNT+L_CNT)
ADCCLK_M_CNT    =       0  # ADC clock divider M counter value (0-4095)
CLKOUT_SEL      =       1  # CLKOUT selection (0:integer-clock-div/mul,1:ADC-clock)
MODE            =       0  # DSP interface mode selection
