// Code your design here
module or_gate(
 input a,b, // Input signal
 output y // Output signal
);
 // Assign the output as the logical negation of the input
 assign y = a | b;
endmodule