[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/cp0"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CP0|CP0>io_dataout",
    "sources":[
      "~CP0|CP0>io_CP0ctr",
      "~CP0|CP0>io_IsExc",
      "~CP0|CP0>io_index"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CP0|CP0>io_EX_MEM_Flush",
    "sources":[
      "~CP0|CP0>io_CP0ctr",
      "~CP0|CP0>io_IsExc",
      "~CP0|CP0>io_dataout",
      "~CP0|CP0>io_index"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CP0|CP0>io_ExcHapp",
    "sources":[
      "~CP0|CP0>io_CP0ctr",
      "~CP0|CP0>io_IsExc",
      "~CP0|CP0>io_dataout",
      "~CP0|CP0>io_index"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CP0|CP0>io_MEM_WB_Flush",
    "sources":[
      "~CP0|CP0>io_CP0ctr",
      "~CP0|CP0>io_IsExc",
      "~CP0|CP0>io_dataout",
      "~CP0|CP0>io_index"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CP0|CP0>io_ID_EX_Flush",
    "sources":[
      "~CP0|CP0>io_CP0ctr",
      "~CP0|CP0>io_IsExc",
      "~CP0|CP0>io_dataout",
      "~CP0|CP0>io_index"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CP0|CP0>io_IF_ID_Flush",
    "sources":[
      "~CP0|CP0>io_CP0ctr",
      "~CP0|CP0>io_IsExc",
      "~CP0|CP0>io_dataout",
      "~CP0|CP0>io_index"
    ]
  }
]