Analysis & Synthesis report for SM_1038_TASK_5
Wed Feb 16 19:07:28 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SM_1038_BLOCK_DAIGRAM|uart_controller:inst4|current_state_1
 11. State Machine - |SM_1038_BLOCK_DAIGRAM|uart_controller:inst4|current_state
 12. State Machine - |SM_1038_BLOCK_DAIGRAM|uart:inst5|current_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: uart:inst5
 20. Parameter Settings for User Entity Instance: uart_controller:inst4
 21. Parameter Settings for User Entity Instance: control_bot:inst1
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Signal Tap Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 16 19:07:28 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; SM_1038_TASK_5                              ;
; Top-level Entity Name              ; SM_1038_BLOCK_DAIGRAM                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,451                                       ;
;     Total combinational functions  ; 1,190                                       ;
;     Dedicated logic registers      ; 1,926                                       ;
; Total registers                    ; 1926                                        ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 13,952                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                           ; Setting               ; Default Value      ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                           ; EP4CE22F17C6          ;                    ;
; Top-level entity name                                            ; SM_1038_BLOCK_DAIGRAM ; SM_1038_TASK_5     ;
; Family name                                                      ; Cyclone IV E          ; Cyclone V          ;
; Use smart compilation                                            ; Off                   ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                      ; Off                   ; Off                ;
; Restructure Multiplexers                                         ; Auto                  ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                   ; Off                ;
; Preserve fewer node names                                        ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                ; Enable             ;
; Verilog Version                                                  ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                  ; Auto               ;
; Safe State Machine                                               ; Off                   ; Off                ;
; Extract Verilog State Machines                                   ; On                    ; On                 ;
; Extract VHDL State Machines                                      ; On                    ; On                 ;
; Ignore Verilog initial constructs                                ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                    ; On                 ;
; Parallel Synthesis                                               ; On                    ; On                 ;
; DSP Block Balancing                                              ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                               ; On                    ; On                 ;
; Power-Up Don't Care                                              ; On                    ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                   ; Off                ;
; Remove Duplicate Registers                                       ; On                    ; On                 ;
; Ignore CARRY Buffers                                             ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                   ; Off                ;
; Ignore LCELL Buffers                                             ; Off                   ; Off                ;
; Ignore SOFT Buffers                                              ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                   ; Off                ;
; Optimization Technique                                           ; Balanced              ; Balanced           ;
; Carry Chain Length                                               ; 70                    ; 70                 ;
; Auto Carry Chains                                                ; On                    ; On                 ;
; Auto Open-Drain Pins                                             ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                   ; Off                ;
; Auto ROM Replacement                                             ; On                    ; On                 ;
; Auto RAM Replacement                                             ; On                    ; On                 ;
; Auto DSP Block Replacement                                       ; On                    ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                    ; On                 ;
; Strict RAM Replacement                                           ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                   ; Off                ;
; Auto RAM Block Balancing                                         ; On                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                   ; Off                ;
; Auto Resource Sharing                                            ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                   ; Off                ;
; Timing-Driven Synthesis                                          ; On                    ; On                 ;
; Report Parameter Settings                                        ; On                    ; On                 ;
; Report Source Assignments                                        ; On                    ; On                 ;
; Report Connectivity Checks                                       ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                   ; Off                ;
; Synchronization Register Chain Length                            ; 2                     ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation ;
; HDL message level                                                ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                   ; 100                ;
; Clock MUX Protection                                             ; On                    ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                   ; Off                ;
; Block Design Naming                                              ; Auto                  ; Auto               ;
; SDC constraint protection                                        ; Off                   ; Off                ;
; Synthesis Effort                                                 ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                    ; On                 ;
+------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; SM_1038_LINE_FOLLOW.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v                                              ;             ;
; SM_1038_ADC_CONVERT.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v                                              ;             ;
; SM_1038_MOTOR_SPEED.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v                                              ;             ;
; SM_1038_COLOR_DETECTION.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v                                          ;             ;
; SM_1038_MESSAGE_TRANSFER.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MESSAGE_TRANSFER.v                                         ;             ;
; SM_1038_UART.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_UART.v                                                     ;             ;
; SM_1038_BLOCK_DAIGRAM.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_a824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/altsyncram_a824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                              ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;             ;
; db/cntr_5ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_5ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sld13c5db92/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 2,451        ;
;                                             ;              ;
; Total combinational functions               ; 1190         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 576          ;
;     -- 3 input functions                    ; 254          ;
;     -- <=2 input functions                  ; 360          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 978          ;
;     -- arithmetic mode                      ; 212          ;
;                                             ;              ;
; Total registers                             ; 1926         ;
;     -- Dedicated logic registers            ; 1926         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 26           ;
; Total memory bits                           ; 13952        ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 1272         ;
; Total fan-out                               ; 11169        ;
; Average fan-out                             ; 3.40         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |SM_1038_BLOCK_DAIGRAM                                                                                                                  ; 1190 (1)            ; 1926 (0)                  ; 13952       ; 0            ; 0       ; 0         ; 26   ; 0            ; |SM_1038_BLOCK_DAIGRAM                                                                                                                                                                                                                                                                                                                                            ; SM_1038_BLOCK_DAIGRAM             ; work         ;
;    |adc_convert:inst|                                                                                                                   ; 73 (73)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|adc_convert:inst                                                                                                                                                                                                                                                                                                                           ; adc_convert                       ; work         ;
;    |colour_sensor:inst3|                                                                                                                ; 36 (36)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|colour_sensor:inst3                                                                                                                                                                                                                                                                                                                        ; colour_sensor                     ; work         ;
;    |control_bot:inst1|                                                                                                                  ; 97 (97)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|control_bot:inst1                                                                                                                                                                                                                                                                                                                          ; control_bot                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 659 (2)             ; 1582 (218)                ; 13952       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 657 (0)             ; 1364 (0)                  ; 13952       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 657 (89)            ; 1364 (510)                ; 13952       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 13952       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_a824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 13952       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a824:auto_generated                                                                                                                                                 ; altsyncram_a824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 257 (1)             ; 561 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 218 (0)             ; 545 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 327 (327)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 218 (0)             ; 218 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 38 (38)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 174 (10)            ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_5ii:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ii:auto_generated                                                             ; cntr_5ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 109 (109)           ; 109 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart:inst5|                                                                                                                         ; 105 (105)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|uart:inst5                                                                                                                                                                                                                                                                                                                                 ; uart                              ; work         ;
;    |uart_controller:inst4|                                                                                                              ; 95 (95)             ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SM_1038_BLOCK_DAIGRAM|uart_controller:inst4                                                                                                                                                                                                                                                                                                                      ; uart_controller                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 109          ; 128          ; 109          ; 13952 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SM_1038_BLOCK_DAIGRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |SM_1038_BLOCK_DAIGRAM|uart_controller:inst4|current_state_1              ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; current_state_1.IDLE ; current_state_1.WAIT ; current_state_1.SEND ;
+----------------------+----------------------+----------------------+----------------------+
; current_state_1.IDLE ; 0                    ; 0                    ; 0                    ;
; current_state_1.SEND ; 1                    ; 0                    ; 1                    ;
; current_state_1.WAIT ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |SM_1038_BLOCK_DAIGRAM|uart_controller:inst4|current_state        ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; current_state.IDLE ; current_state.WAIT ; current_state.SEND ;
+--------------------+--------------------+--------------------+--------------------+
; current_state.IDLE ; 0                  ; 0                  ; 0                  ;
; current_state.SEND ; 1                  ; 0                  ; 1                  ;
; current_state.WAIT ; 1                  ; 1                  ; 0                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SM_1038_BLOCK_DAIGRAM|uart:inst5|current_state                                                                                               ;
+----------------------------+---------------------------+----------------------------+----------------------------+--------------------+-----------------------+
; Name                       ; current_state.TX_STOP_BIT ; current_state.TX_DATA_BITS ; current_state.TX_START_BIT ; current_state.IDLE ; current_state.CLEANUP ;
+----------------------------+---------------------------+----------------------------+----------------------------+--------------------+-----------------------+
; current_state.IDLE         ; 0                         ; 0                          ; 0                          ; 0                  ; 0                     ;
; current_state.TX_START_BIT ; 0                         ; 0                          ; 1                          ; 1                  ; 0                     ;
; current_state.TX_DATA_BITS ; 0                         ; 1                          ; 0                          ; 1                  ; 0                     ;
; current_state.TX_STOP_BIT  ; 1                         ; 0                          ; 0                          ; 1                  ; 0                     ;
; current_state.CLEANUP      ; 0                         ; 0                          ; 0                          ; 1                  ; 1                     ;
+----------------------------+---------------------------+----------------------------+----------------------------+--------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                            ; Reason for Removal                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; control_bot:inst1|r_elctro_start                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|previous_color_in[0..2]                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; colour_sensor:inst3|r_red[0..5]                                                                                                                                          ; Lost fanout                                 ;
; colour_sensor:inst3|old_sig                                                                                                                                              ; Lost fanout                                 ;
; colour_sensor:inst3|r_red[6]                                                                                                                                             ; Lost fanout                                 ;
; colour_sensor:inst3|r_blue[0..6]                                                                                                                                         ; Lost fanout                                 ;
; colour_sensor:inst3|r_green[0..6]                                                                                                                                        ; Lost fanout                                 ;
; colour_sensor:inst3|freq_counter[0..6]                                                                                                                                   ; Lost fanout                                 ;
; uart_controller:inst4|msg[3][4]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[3][3]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[3][2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[3][1]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[3][0]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[2][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[2][6]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[2][5]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[2][3]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[2][1]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[2][0]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[1][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[1][6]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[1][5]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[1][4]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[1][3]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[1][2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[1][1]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[1][0]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[0][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[0][6]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[0][5]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[0][4]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[0][3]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[0][2]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[0][1]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[0][0]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[3][5]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[3][6]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[3][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[4][0]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[4][1]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[4][2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[4][3]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[4][4]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[4][5]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[4][6]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[4][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[5][0]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[5][1]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[5][2]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[5][3]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[5][4]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[5][5]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[5][6]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[5][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[6][0]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[6][1]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[6][2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[6][3]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[6][4]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[6][5]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[6][6]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[6][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[7][0]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[7][1]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[7][2]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[7][3]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[7][4]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[7][5]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[7][6]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[7][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[8][0]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[8][1]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[8][2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[8][3]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[8][4]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[8][5]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[8][6]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[8][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[9][0]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[9][1]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[9][2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[9][3]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[9][4]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[9][5]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[9][6]                                                                                                                                          ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[9][7]                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[10][0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[10][1]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[10][2]                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[10][3]                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[10][4]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[10][5]                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[10][6]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[10][7]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[11][0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[11][1]                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[11][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[11][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[11][4]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[11][5]                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; uart_controller:inst4|msg[11][6]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|msg[11][7]                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|temp_msg[2..4,6,7,9,12,14..16,20,21,23,25,28,30,31,33..35,38..40,44,45,47,48,50,53,55..57,59..61,63,65,68,70..73,75,77,79,81,84,86,87,90,91,93,95] ; Stuck at GND due to stuck port data_in      ;
; uart_controller:inst4|r_tx_byte[7]                                                                                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart:inst5|r_tx_byte[7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; pwm:inst2|counter[0..6]                                                                                                                                                  ; Lost fanout                                 ;
; pwm:inst2|clk_o                                                                                                                                                          ; Lost fanout                                 ;
; pwm:inst2|count[0..3]                                                                                                                                                    ; Lost fanout                                 ;
; uart:inst5|current_state~7                                                                                                                                               ; Lost fanout                                 ;
; uart:inst5|current_state~8                                                                                                                                               ; Lost fanout                                 ;
; uart_controller:inst4|current_state.SEND                                                                                                                                 ; Lost fanout                                 ;
; uart_controller:inst4|current_state.WAIT                                                                                                                                 ; Lost fanout                                 ;
; uart_controller:inst4|current_state.IDLE                                                                                                                                 ; Lost fanout                                 ;
; Total Number of Removed Registers = 199                                                                                                                                  ;                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------------+
; control_bot:inst1|r_elctro_start ; Stuck at VCC              ; uart_controller:inst4|msg[3][4], uart_controller:inst4|msg[3][3],              ;
;                                  ; due to stuck port data_in ; uart_controller:inst4|msg[3][2], uart_controller:inst4|msg[3][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[3][0], uart_controller:inst4|msg[2][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[2][6], uart_controller:inst4|msg[2][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[2][3], uart_controller:inst4|msg[2][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[2][0], uart_controller:inst4|msg[1][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[1][6], uart_controller:inst4|msg[1][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[1][4], uart_controller:inst4|msg[1][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[1][2], uart_controller:inst4|msg[1][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[1][0], uart_controller:inst4|msg[0][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[0][6], uart_controller:inst4|msg[0][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[0][4], uart_controller:inst4|msg[0][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[0][2], uart_controller:inst4|msg[0][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[0][0], uart_controller:inst4|msg[3][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[3][6], uart_controller:inst4|msg[3][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[4][0], uart_controller:inst4|msg[4][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[4][2], uart_controller:inst4|msg[4][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[4][4], uart_controller:inst4|msg[4][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[4][6], uart_controller:inst4|msg[4][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[5][0], uart_controller:inst4|msg[5][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[5][2], uart_controller:inst4|msg[5][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[5][4], uart_controller:inst4|msg[5][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[5][6], uart_controller:inst4|msg[5][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[6][0], uart_controller:inst4|msg[6][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[6][2], uart_controller:inst4|msg[6][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[6][4], uart_controller:inst4|msg[6][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[6][6], uart_controller:inst4|msg[6][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[7][0], uart_controller:inst4|msg[7][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[7][2], uart_controller:inst4|msg[7][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[7][4], uart_controller:inst4|msg[7][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[7][6], uart_controller:inst4|msg[7][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[8][0], uart_controller:inst4|msg[8][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[8][2], uart_controller:inst4|msg[8][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[8][4], uart_controller:inst4|msg[8][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[8][6], uart_controller:inst4|msg[8][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[9][0], uart_controller:inst4|msg[9][1],              ;
;                                  ;                           ; uart_controller:inst4|msg[9][2], uart_controller:inst4|msg[9][3],              ;
;                                  ;                           ; uart_controller:inst4|msg[9][4], uart_controller:inst4|msg[9][5],              ;
;                                  ;                           ; uart_controller:inst4|msg[9][6], uart_controller:inst4|msg[9][7],              ;
;                                  ;                           ; uart_controller:inst4|msg[10][0], uart_controller:inst4|msg[10][1],            ;
;                                  ;                           ; uart_controller:inst4|msg[10][2], uart_controller:inst4|msg[10][3],            ;
;                                  ;                           ; uart_controller:inst4|msg[10][4], uart_controller:inst4|msg[10][5],            ;
;                                  ;                           ; uart_controller:inst4|msg[10][6], uart_controller:inst4|msg[10][7],            ;
;                                  ;                           ; uart_controller:inst4|msg[11][0], uart_controller:inst4|msg[11][1],            ;
;                                  ;                           ; uart_controller:inst4|msg[11][2], uart_controller:inst4|msg[11][3],            ;
;                                  ;                           ; uart_controller:inst4|msg[11][4], uart_controller:inst4|msg[11][5],            ;
;                                  ;                           ; uart_controller:inst4|msg[11][6], uart_controller:inst4|msg[11][7],            ;
;                                  ;                           ; uart_controller:inst4|temp_msg[2], uart_controller:inst4|temp_msg[3],          ;
;                                  ;                           ; uart_controller:inst4|temp_msg[4], uart_controller:inst4|temp_msg[6],          ;
;                                  ;                           ; uart_controller:inst4|temp_msg[7], uart_controller:inst4|temp_msg[9],          ;
;                                  ;                           ; uart_controller:inst4|temp_msg[12], uart_controller:inst4|temp_msg[14],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[15], uart_controller:inst4|temp_msg[16],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[20], uart_controller:inst4|temp_msg[21],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[23], uart_controller:inst4|temp_msg[25],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[28], uart_controller:inst4|temp_msg[30],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[31], uart_controller:inst4|temp_msg[33],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[34], uart_controller:inst4|temp_msg[35],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[38], uart_controller:inst4|temp_msg[39],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[40], uart_controller:inst4|temp_msg[44],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[45], uart_controller:inst4|temp_msg[47],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[48], uart_controller:inst4|temp_msg[50],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[53], uart_controller:inst4|temp_msg[55],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[56], uart_controller:inst4|temp_msg[57],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[59], uart_controller:inst4|temp_msg[60],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[61], uart_controller:inst4|temp_msg[63],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[65], uart_controller:inst4|temp_msg[68],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[70], uart_controller:inst4|temp_msg[71],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[72], uart_controller:inst4|temp_msg[73],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[75], uart_controller:inst4|temp_msg[77],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[79], uart_controller:inst4|temp_msg[81],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[84], uart_controller:inst4|temp_msg[86],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[87], uart_controller:inst4|temp_msg[90],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[91], uart_controller:inst4|temp_msg[93],        ;
;                                  ;                           ; uart_controller:inst4|temp_msg[95], uart_controller:inst4|r_tx_byte[7],        ;
;                                  ;                           ; uart:inst5|r_tx_byte[7]                                                        ;
; pwm:inst2|counter[6]             ; Lost Fanouts              ; pwm:inst2|counter[5], pwm:inst2|clk_o, pwm:inst2|count[3], pwm:inst2|count[2], ;
;                                  ;                           ; pwm:inst2|count[1], pwm:inst2|count[0]                                         ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1926  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 564   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 772   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart:inst5|r_tx_serial                                                                                                                                                                                                                                                                                                          ; 2       ;
; adc_convert:inst|r_chip_select[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; adc_convert:inst|count[0]                                                                                                                                                                                                                                                                                                       ; 5       ;
; uart:inst5|counter[0]                                                                                                                                                                                                                                                                                                           ; 3       ;
; control_bot:inst1|count[0]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SM_1038_BLOCK_DAIGRAM|adc_convert:inst|count[1]          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SM_1038_BLOCK_DAIGRAM|control_bot:inst1|count[16]        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |SM_1038_BLOCK_DAIGRAM|uart_controller:inst4|r_tx_byte[2] ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |SM_1038_BLOCK_DAIGRAM|uart:inst5|counter[15]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst5 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; IDLE           ; 000   ; Unsigned Binary                ;
; TX_START_BIT   ; 001   ; Unsigned Binary                ;
; TX_DATA_BITS   ; 010   ; Unsigned Binary                ;
; TX_STOP_BIT    ; 011   ; Unsigned Binary                ;
; CLEANUP        ; 100   ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                           ;
; SEND           ; 01    ; Unsigned Binary                           ;
; WAIT           ; 10    ; Unsigned Binary                           ;
; red_cl         ; 001   ; Unsigned Binary                           ;
; blue_cl        ; 010   ; Unsigned Binary                           ;
; green_cl       ; 100   ; Unsigned Binary                           ;
; pick           ; 1     ; Unsigned Binary                           ;
; depose         ; 0     ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_bot:inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; wait_for_node  ; 0000  ; Unsigned Binary                       ;
; node_1         ; 0001  ; Unsigned Binary                       ;
; node_2         ; 0010  ; Unsigned Binary                       ;
; node_3         ; 0011  ; Unsigned Binary                       ;
; node_4         ; 0100  ; Unsigned Binary                       ;
; node_5         ; 0101  ; Unsigned Binary                       ;
; node_6         ; 0110  ; Unsigned Binary                       ;
; node_7         ; 0111  ; Unsigned Binary                       ;
; node_8         ; 1000  ; Unsigned Binary                       ;
; node_0         ; 1001  ; Unsigned Binary                       ;
; follow_line    ; 000   ; Unsigned Binary                       ;
; turn_R         ; 001   ; Unsigned Binary                       ;
; turn_L         ; 011   ; Unsigned Binary                       ;
; go_st          ; 110   ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 109                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 109                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 348                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 109                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 109                 ; 109              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 130                         ;
; cycloneiii_ff         ; 254                         ;
;     ENA               ; 175                         ;
;     ENA SCLR          ; 4                           ;
;     plain             ; 75                          ;
; cycloneiii_lcell_comb ; 410                         ;
;     arith             ; 136                         ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 274                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 155                         ;
;                       ;                             ;
; Max LUT depth         ; 8.70                        ;
; Average LUT depth     ; 4.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                      ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; A1_A                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; A1_A                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; A1_B                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; A1_B                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; B1_A                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; B1_A                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; B2_B                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; B2_B                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; clk_50                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                              ; N/A     ;
; elctro                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_bot:inst1|r_elctro_d        ; N/A     ;
; elctro                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_bot:inst1|r_elctro_d        ; N/A     ;
; uart_controller:inst4|temp_msg[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[0]   ; N/A     ;
; uart_controller:inst4|temp_msg[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[0]   ; N/A     ;
; uart_controller:inst4|temp_msg[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[10]  ; N/A     ;
; uart_controller:inst4|temp_msg[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[10]  ; N/A     ;
; uart_controller:inst4|temp_msg[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[11]  ; N/A     ;
; uart_controller:inst4|temp_msg[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[11]  ; N/A     ;
; uart_controller:inst4|temp_msg[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[13]  ; N/A     ;
; uart_controller:inst4|temp_msg[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[13]  ; N/A     ;
; uart_controller:inst4|temp_msg[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[17]  ; N/A     ;
; uart_controller:inst4|temp_msg[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[17]  ; N/A     ;
; uart_controller:inst4|temp_msg[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[18]  ; N/A     ;
; uart_controller:inst4|temp_msg[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[18]  ; N/A     ;
; uart_controller:inst4|temp_msg[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[19]  ; N/A     ;
; uart_controller:inst4|temp_msg[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[19]  ; N/A     ;
; uart_controller:inst4|temp_msg[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[1]   ; N/A     ;
; uart_controller:inst4|temp_msg[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[1]   ; N/A     ;
; uart_controller:inst4|temp_msg[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[22]  ; N/A     ;
; uart_controller:inst4|temp_msg[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[22]  ; N/A     ;
; uart_controller:inst4|temp_msg[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[24]  ; N/A     ;
; uart_controller:inst4|temp_msg[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[24]  ; N/A     ;
; uart_controller:inst4|temp_msg[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[26]  ; N/A     ;
; uart_controller:inst4|temp_msg[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[26]  ; N/A     ;
; uart_controller:inst4|temp_msg[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[27]  ; N/A     ;
; uart_controller:inst4|temp_msg[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[27]  ; N/A     ;
; uart_controller:inst4|temp_msg[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[29]  ; N/A     ;
; uart_controller:inst4|temp_msg[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[29]  ; N/A     ;
; uart_controller:inst4|temp_msg[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[32]  ; N/A     ;
; uart_controller:inst4|temp_msg[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[32]  ; N/A     ;
; uart_controller:inst4|temp_msg[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[36]  ; N/A     ;
; uart_controller:inst4|temp_msg[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[36]  ; N/A     ;
; uart_controller:inst4|temp_msg[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[37]  ; N/A     ;
; uart_controller:inst4|temp_msg[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[37]  ; N/A     ;
; uart_controller:inst4|temp_msg[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[41]  ; N/A     ;
; uart_controller:inst4|temp_msg[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[41]  ; N/A     ;
; uart_controller:inst4|temp_msg[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[42]  ; N/A     ;
; uart_controller:inst4|temp_msg[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[42]  ; N/A     ;
; uart_controller:inst4|temp_msg[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[43]  ; N/A     ;
; uart_controller:inst4|temp_msg[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[43]  ; N/A     ;
; uart_controller:inst4|temp_msg[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[46]  ; N/A     ;
; uart_controller:inst4|temp_msg[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[46]  ; N/A     ;
; uart_controller:inst4|temp_msg[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[49]  ; N/A     ;
; uart_controller:inst4|temp_msg[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[49]  ; N/A     ;
; uart_controller:inst4|temp_msg[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[51]  ; N/A     ;
; uart_controller:inst4|temp_msg[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[51]  ; N/A     ;
; uart_controller:inst4|temp_msg[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[52]  ; N/A     ;
; uart_controller:inst4|temp_msg[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[52]  ; N/A     ;
; uart_controller:inst4|temp_msg[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[54]  ; N/A     ;
; uart_controller:inst4|temp_msg[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[54]  ; N/A     ;
; uart_controller:inst4|temp_msg[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[58]  ; N/A     ;
; uart_controller:inst4|temp_msg[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[58]  ; N/A     ;
; uart_controller:inst4|temp_msg[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[5]   ; N/A     ;
; uart_controller:inst4|temp_msg[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[5]   ; N/A     ;
; uart_controller:inst4|temp_msg[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[62]  ; N/A     ;
; uart_controller:inst4|temp_msg[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[62]  ; N/A     ;
; uart_controller:inst4|temp_msg[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[64] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[64]  ; N/A     ;
; uart_controller:inst4|temp_msg[64] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[64]  ; N/A     ;
; uart_controller:inst4|temp_msg[65] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[65] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[66] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[66]  ; N/A     ;
; uart_controller:inst4|temp_msg[66] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[66]  ; N/A     ;
; uart_controller:inst4|temp_msg[67] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[67]  ; N/A     ;
; uart_controller:inst4|temp_msg[67] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[67]  ; N/A     ;
; uart_controller:inst4|temp_msg[68] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[68] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[69] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[69]  ; N/A     ;
; uart_controller:inst4|temp_msg[69] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[69]  ; N/A     ;
; uart_controller:inst4|temp_msg[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[70] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[70] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[71] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[71] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[72] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[72] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[73] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[73] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[74] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[74]  ; N/A     ;
; uart_controller:inst4|temp_msg[74] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[74]  ; N/A     ;
; uart_controller:inst4|temp_msg[75] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[75] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[76] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[76]  ; N/A     ;
; uart_controller:inst4|temp_msg[76] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[76]  ; N/A     ;
; uart_controller:inst4|temp_msg[77] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[77] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[78] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[78]  ; N/A     ;
; uart_controller:inst4|temp_msg[78] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[78]  ; N/A     ;
; uart_controller:inst4|temp_msg[79] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[79] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[80] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[80]  ; N/A     ;
; uart_controller:inst4|temp_msg[80] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[80]  ; N/A     ;
; uart_controller:inst4|temp_msg[81] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[81] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[82] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[82]  ; N/A     ;
; uart_controller:inst4|temp_msg[82] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[82]  ; N/A     ;
; uart_controller:inst4|temp_msg[83] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[83]  ; N/A     ;
; uart_controller:inst4|temp_msg[83] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[83]  ; N/A     ;
; uart_controller:inst4|temp_msg[84] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[84] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[85] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[85]  ; N/A     ;
; uart_controller:inst4|temp_msg[85] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[85]  ; N/A     ;
; uart_controller:inst4|temp_msg[86] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[86] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[87] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[87] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[88] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[88]  ; N/A     ;
; uart_controller:inst4|temp_msg[88] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[88]  ; N/A     ;
; uart_controller:inst4|temp_msg[89] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[89]  ; N/A     ;
; uart_controller:inst4|temp_msg[89] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[89]  ; N/A     ;
; uart_controller:inst4|temp_msg[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[8]   ; N/A     ;
; uart_controller:inst4|temp_msg[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[8]   ; N/A     ;
; uart_controller:inst4|temp_msg[90] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[90] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[91] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[91] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[92] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[92]  ; N/A     ;
; uart_controller:inst4|temp_msg[92] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[92]  ; N/A     ;
; uart_controller:inst4|temp_msg[93] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[93] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[94] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[94]  ; N/A     ;
; uart_controller:inst4|temp_msg[94] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|temp_msg[94]  ; N/A     ;
; uart_controller:inst4|temp_msg[95] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[95] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|temp_msg[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|tx_byte[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[0]  ; N/A     ;
; uart_controller:inst4|tx_byte[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[0]  ; N/A     ;
; uart_controller:inst4|tx_byte[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[1]  ; N/A     ;
; uart_controller:inst4|tx_byte[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[1]  ; N/A     ;
; uart_controller:inst4|tx_byte[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[2]  ; N/A     ;
; uart_controller:inst4|tx_byte[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[2]  ; N/A     ;
; uart_controller:inst4|tx_byte[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[3]  ; N/A     ;
; uart_controller:inst4|tx_byte[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[3]  ; N/A     ;
; uart_controller:inst4|tx_byte[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[4]  ; N/A     ;
; uart_controller:inst4|tx_byte[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[4]  ; N/A     ;
; uart_controller:inst4|tx_byte[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[5]  ; N/A     ;
; uart_controller:inst4|tx_byte[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[5]  ; N/A     ;
; uart_controller:inst4|tx_byte[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[6]  ; N/A     ;
; uart_controller:inst4|tx_byte[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst4|r_tx_byte[6]  ; N/A     ;
; uart_controller:inst4|tx_byte[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; uart_controller:inst4|tx_byte[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Feb 16 19:06:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SM_1038_TASK_5 -c SM_1038_TASK_5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(266): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 266
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(271): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 271
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(280): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 280
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(285): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 285
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(296): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 296
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(301): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 301
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(348): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 348
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(355): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 355
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(367): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 367
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(372): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 372
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(382): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 382
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(387): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 387
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(397): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 397
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(402): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 402
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(413): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 413
Warning (10090): Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(418): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 418
Info (12021): Found 1 design units, including 1 entities, in source file sm_1038_line_follow.v
    Info (12023): Found entity 1: control_bot File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sm_1038_adc_convert.v
    Info (12023): Found entity 1: adc_convert File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sm_1038_motor_speed.v
    Info (12023): Found entity 1: pwm File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sm_1038_color_detection.v
    Info (12023): Found entity 1: colour_sensor File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sm_1038_message_transfer.v
    Info (12023): Found entity 1: uart_controller File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MESSAGE_TRANSFER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sm_1038_uart.v
    Info (12023): Found entity 1: uart File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_UART.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sm_1038_block_daigram.bdf
    Info (12023): Found entity 1: SM_1038_BLOCK_DAIGRAM
Info (12127): Elaborating entity "SM_1038_BLOCK_DAIGRAM" for the top level hierarchy
Info (12128): Elaborating entity "uart" for hierarchy "uart:inst5"
Warning (10230): Verilog HDL assignment warning at SM_1038_UART.v(95): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_UART.v Line: 95
Info (12128): Elaborating entity "uart_controller" for hierarchy "uart_controller:inst4"
Warning (10855): Verilog HDL warning at SM_1038_MESSAGE_TRANSFER.v(69): initial value for variable temp_msg should be constant File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MESSAGE_TRANSFER.v Line: 69
Info (10264): Verilog HDL Case Statement information at SM_1038_MESSAGE_TRANSFER.v(94): all case item expressions in this case statement are onehot File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MESSAGE_TRANSFER.v Line: 94
Info (12128): Elaborating entity "control_bot" for hierarchy "control_bot:inst1"
Warning (10858): Verilog HDL warning at SM_1038_LINE_FOLLOW.v(48): object r_speed_a1_a used but never assigned File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 48
Warning (10858): Verilog HDL warning at SM_1038_LINE_FOLLOW.v(49): object r_speed_a1_b used but never assigned File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 49
Warning (10858): Verilog HDL warning at SM_1038_LINE_FOLLOW.v(50): object r_speed_b1_a used but never assigned File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 50
Warning (10858): Verilog HDL warning at SM_1038_LINE_FOLLOW.v(51): object r_speed_b1_b used but never assigned File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 51
Warning (10858): Verilog HDL warning at SM_1038_LINE_FOLLOW.v(54): object c_d used but never assigned File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(55): object "counter" assigned a value but never read File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(56): object "current_node" assigned a value but never read File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(57): object "next_node" assigned a value but never read File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(61): object "action_to_take" assigned a value but never read File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 61
Warning (10230): Verilog HDL assignment warning at SM_1038_LINE_FOLLOW.v(187): truncated value with size 32 to match size of target (21) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 187
Warning (10030): Net "r_speed_a1_a" at SM_1038_LINE_FOLLOW.v(48) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 48
Warning (10030): Net "r_speed_a1_b" at SM_1038_LINE_FOLLOW.v(49) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 49
Warning (10030): Net "r_speed_b1_a" at SM_1038_LINE_FOLLOW.v(50) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 50
Warning (10030): Net "r_speed_b1_b" at SM_1038_LINE_FOLLOW.v(51) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 51
Warning (10030): Net "c_d" at SM_1038_LINE_FOLLOW.v(54) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v Line: 54
Info (12128): Elaborating entity "adc_convert" for hierarchy "adc_convert:inst"
Warning (10230): Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(35): truncated value with size 2 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v Line: 35
Warning (10230): Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(57): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v Line: 57
Warning (10230): Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(77): truncated value with size 32 to match size of target (5) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v Line: 77
Warning (10230): Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(81): truncated value with size 32 to match size of target (5) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v Line: 81
Warning (10230): Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(130): truncated value with size 32 to match size of target (12) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v Line: 130
Warning (10230): Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(180): truncated value with size 32 to match size of target (3) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v Line: 180
Info (12128): Elaborating entity "colour_sensor" for hierarchy "colour_sensor:inst3"
Warning (10230): Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(30): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v Line: 30
Warning (10230): Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v Line: 31
Warning (10230): Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(32): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v Line: 32
Warning (10230): Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(40): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v Line: 40
Warning (10230): Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(76): truncated value with size 32 to match size of target (20) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v Line: 76
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:inst2"
Warning (10230): Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(34): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v Line: 34
Warning (10230): Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v Line: 47
Warning (10230): Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v Line: 48
Warning (10230): Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v Line: 49
Warning (10230): Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(50): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v Line: 50
Warning (10230): Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(57): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf
    Info (12023): Found entity 1: altsyncram_a824 File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/altsyncram_a824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf
    Info (12023): Found entity 1: cntr_5ii File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_5ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.16.19:07:11 Progress: Loading sld13c5db92/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S0" is stuck at VCC
    Warning (13410): Pin "S1" is stuck at GND
    Warning (13410): Pin "l_1" is stuck at GND
    Warning (13410): Pin "l_2" is stuck at GND
    Warning (13410): Pin "l_3" is stuck at GND
    Warning (13410): Pin "l_4" is stuck at GND
    Warning (13410): Pin "A1_A" is stuck at GND
    Warning (13410): Pin "A1_B" is stuck at GND
    Warning (13410): Pin "B1_A" is stuck at GND
    Warning (13410): Pin "B2_B" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 46 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_TASK_5.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 251 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "signal"
Info (21057): Implemented 2612 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 2472 logic cells
    Info (21064): Implemented 109 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Wed Feb 16 19:07:28 2022
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_TASK_5.map.smsg.


