0.7
2020.2
May 22 2024
19:03:11
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.sim/sim_1/impl/timing/xsim/testbench_top_level_time_impl.v,1739743483,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,,clk_wiz_0;clk_wiz_0_clk_wiz;fifo_generator_0;fifo_generator_0_HD2;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_generic_cstr_HD21;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_width_HD22;fifo_generator_0_blk_mem_gen_prim_wrapper_HD23;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_top_HD20;fifo_generator_0_blk_mem_gen_v8_4_8;fifo_generator_0_blk_mem_gen_v8_4_8_HD18;fifo_generator_0_blk_mem_gen_v8_4_8_synth;fifo_generator_0_blk_mem_gen_v8_4_8_synth_HD19;fifo_generator_0_clk_x_pntrs;fifo_generator_0_clk_x_pntrs_HD7;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_ramfifo_HD6;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_top_HD5;fifo_generator_0_fifo_generator_v13_2_10;fifo_generator_0_fifo_generator_v13_2_10_HD3;fifo_generator_0_fifo_generator_v13_2_10_synth;fifo_generator_0_fifo_generator_v13_2_10_synth_HD4;fifo_generator_0_memory;fifo_generator_0_memory_HD17;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_bin_cntr_HD12;fifo_generator_0_rd_logic;fifo_generator_0_rd_logic_HD10;fifo_generator_0_rd_status_flags_as;fifo_generator_0_rd_status_flags_as_HD11;fifo_generator_0_reset_blk_ramfifo;fifo_generator_0_reset_blk_ramfifo_HD24;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_bin_cntr_HD16;fifo_generator_0_wr_logic;fifo_generator_0_wr_logic_HD13;fifo_generator_0_wr_status_flags_as;fifo_generator_0_wr_status_flags_as_HD15;fifo_generator_0_xpm_cdc_gray;fifo_generator_0_xpm_cdc_gray_HD8;fifo_generator_0_xpm_cdc_gray__2;fifo_generator_0_xpm_cdc_gray__2_HD9;fifo_generator_0_xpm_cdc_single;fifo_generator_0_xpm_cdc_single_HD26;fifo_generator_0_xpm_cdc_single__2;fifo_generator_0_xpm_cdc_single__2_HD27;fifo_generator_0_xpm_cdc_sync_rst;fifo_generator_0_xpm_cdc_sync_rst_HD28;fifo_generator_0_xpm_cdc_sync_rst__2;fifo_generator_0_xpm_cdc_sync_rst__2_HD29;glbl;simple_io,,,../../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,1739742206,verilog,,,,testbench_top_level,,,../../../../../First_Project.ip_user_files/ipstatic,,,,,
