From https://github.com/freecores/robust_axi2ahb
Run through source translator to create usable verilog.
The upstream source prior to translation is LGPL.
