Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/usr/local/projects/steps_cpu/cpu_on_board/ --output-directory=/usr/local/projects/steps_cpu/cpu_on_board/upclk/ --report-file=bsf:/usr/local/projects/steps_cpu/cpu_on_board/upclk.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/usr/local/projects/steps_cpu/cpu_on_board/upclk.qsys
Progress: Loading cpu_on_board/upclk.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding up_clocks_0 [altera_up_clocks 13.0]
Progress: Parameterizing module up_clocks_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/usr/local/projects/steps_cpu/cpu_on_board/ --output-directory=/usr/local/projects/steps_cpu/cpu_on_board/upclk/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/usr/local/projects/steps_cpu/cpu_on_board/upclk.sopcinfo --report-file=html:/usr/local/projects/steps_cpu/cpu_on_board/upclk.html --report-file=qip:/usr/local/projects/steps_cpu/cpu_on_board/upclk/synthesis/upclk.qip --report-file=cmp:/usr/local/projects/steps_cpu/cpu_on_board/upclk.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/usr/local/projects/steps_cpu/cpu_on_board/upclk.qsys --language=VERILOG
Progress: Loading cpu_on_board/upclk.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding up_clocks_0 [altera_up_clocks 13.0]
Progress: Parameterizing module up_clocks_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: upclk: Generating upclk "upclk" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 2 connections
Info: reset_adaptation_transform: After transform: 3 modules, 4 connections
Info: merlin_mm_transform: After transform: 3 modules, 4 connections
Info: up_clocks_0: Starting Generation of Required Clocks for DE-Series Boards
Info: up_clocks_0: "upclk" instantiated altera_up_clocks "up_clocks_0"
Info: rst_controller: "upclk" instantiated altera_reset_controller "rst_controller"
Info: upclk: Done upclk" with 3 modules, 5 files, 24500 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
