{
    "DESIGN_NAME": "four_bit_adder",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "PL_TARGET_DENSITY": 0.66,
    "DESIGN_IS_CORE": false,
    "FP_PDN_CORE_RING": false,
    "RT_MAX_LAYER": "met4",
   "FP_SIZING": "absolute",
    "PL_TARGET_DENSITY": 0.66,
    "DIE_AREA": "0 0 50 50",
    "FP_ASPECT_RATIO": 2
}
