
---------- Begin Simulation Statistics ----------
final_tick                                 1085076800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179460                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402748                       # Number of bytes of host memory used
host_op_rate                                   311736                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.42                       # Real time elapsed on the host
host_tick_rate                               94980741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2050167                       # Number of instructions simulated
sim_ops                                       3561318                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001085                       # Number of seconds simulated
sim_ticks                                  1085076800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435329                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24616                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238300                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197029                       # Number of indirect misses.
system.cpu.branchPred.lookups                  488209                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11118                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12430                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2351520                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1928043                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24675                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341854                       # Number of branches committed
system.cpu.commit.bw_lim_events                590867                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          892202                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2050167                       # Number of instructions committed
system.cpu.commit.committedOps                3561318                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2319588                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.535324                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723006                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1154735     49.78%     49.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177421      7.65%     57.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169266      7.30%     64.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227299      9.80%     74.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       590867     25.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2319588                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73106                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9268                       # Number of function calls committed.
system.cpu.commit.int_insts                   3506855                       # Number of committed integer instructions.
system.cpu.commit.loads                        487666                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20275      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2803273     78.71%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1531      0.04%     79.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37861      1.06%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.17%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11160      0.31%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.34%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1091      0.03%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468568     13.16%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157539      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19098      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3561318                       # Class of committed instruction
system.cpu.commit.refs                         657274                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2050167                       # Number of Instructions Simulated
system.cpu.committedOps                       3561318                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.323157                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.323157                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7815                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33865                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49161                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4251                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1025374                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4674534                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   290423                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1133268                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24739                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89477                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      572178                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2184                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189002                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      488209                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240940                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2210606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4613                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2826259                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           465                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49478                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179972                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             327381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249418                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.041865                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2563281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.932898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1221000     47.63%     47.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72936      2.85%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59697      2.33%     52.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76362      2.98%     55.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1133286     44.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2563281                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118254                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64897                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215758000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215757600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215757600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215757600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215757600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215757600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8686400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8686000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       553200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       553200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4327600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4531200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77668800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77585200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77647600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77656800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1642400000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29133                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372577                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.510343                       # Inst execution rate
system.cpu.iew.exec_refs                       762983                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     188991                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692379                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604879                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                931                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               499                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199471                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4453454                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573992                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35229                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4097098                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3350                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7963                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24739                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14215                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39420                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117211                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29862                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20687                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8446                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5750851                       # num instructions consuming a value
system.cpu.iew.wb_count                       4073984                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566562                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3258215                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.501823                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4081376                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6349411                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3524772                       # number of integer regfile writes
system.cpu.ipc                               0.755768                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.755768                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26327      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3236366     78.32%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1573      0.04%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41858      1.01%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4306      0.10%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6796      0.16%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14707      0.36%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13720      0.33%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7030      0.17%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2025      0.05%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559891     13.55%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178426      4.32%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24778      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13303      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4132330                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88869                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179047                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85420                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127978                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4017134                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10667445                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3988564                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5217678                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4452326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4132330                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1128                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          892125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18554                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            396                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1334867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2563281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167107     45.53%     45.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173069      6.75%     52.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              297556     11.61%     63.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              338047     13.19%     77.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587502     22.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2563281                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.523331                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      241015                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           312                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12785                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4179                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604879                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199471                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1544489                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2712693                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  840738                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4888838                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              274                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47370                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   341348                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14446                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4887                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12019377                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4597591                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6296099                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1163360                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74815                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24739                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173786                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1407238                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151859                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7307945                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19310                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                865                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207916                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6182241                       # The number of ROB reads
system.cpu.rob.rob_writes                     9151648                       # The number of ROB writes
system.cpu.timesIdled                            1475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37722                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              413                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          695                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            695                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              101                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22596                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1332                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7906                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12015                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       940160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       940160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  940160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13358                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11196446                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28993154                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17430                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4093                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23447                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                942                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2071                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2071                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17430                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7557                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49664                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57221                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1424640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10263                       # Total snoops (count)
system.l2bus.snoopTraffic                       85376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29762                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014179                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118231                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29340     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      422      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29762                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20275599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18698793                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3126000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       237665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237665                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       237665                       # number of overall hits
system.cpu.icache.overall_hits::total          237665                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3274                       # number of overall misses
system.cpu.icache.overall_misses::total          3274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165563600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165563600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165563600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165563600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240939                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240939                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240939                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240939                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013589                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013589                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013589                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013589                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50569.211973                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50569.211973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50569.211973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50569.211973                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          669                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132323600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132323600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132323600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132323600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50796.007678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50796.007678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50796.007678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50796.007678                       # average overall mshr miss latency
system.cpu.icache.replacements                   2349                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       237665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237665                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165563600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165563600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50569.211973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50569.211973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132323600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132323600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50796.007678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50796.007678                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.446794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.602384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.446794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            484483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           484483                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665985                       # number of overall hits
system.cpu.dcache.overall_hits::total          665985                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35128                       # number of overall misses
system.cpu.dcache.overall_misses::total         35128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1709184800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1709184800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1709184800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1709184800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       701113                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       701113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       701113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       701113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050103                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050103                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48655.909816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48655.909816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48655.909816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48655.909816                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29734                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.698264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1816                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2761                       # number of writebacks
system.cpu.dcache.writebacks::total              2761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22501                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22501                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4269                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16896                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580553600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580553600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580553600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    244107886                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824661486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45977.160054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45977.160054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45977.160054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57181.514640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48808.089844                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1604349200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1604349200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       531499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       531499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48591.610383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48591.610383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478704400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478704400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45349.033725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45349.033725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104835600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104835600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012446                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012446                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49661.582189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49661.582189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101849200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101849200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49178.754225                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49178.754225                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4269                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4269                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    244107886                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    244107886                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57181.514640                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57181.514640                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.599646                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.887223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   750.383218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.216428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1419122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1419122                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             799                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4968                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          906                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6673                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            799                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4968                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          906                       # number of overall hits
system.l2cache.overall_hits::total               6673                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1804                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7659                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3363                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12826                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1804                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7659                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3363                       # number of overall misses
system.l2cache.overall_misses::total            12826                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122457200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523388000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    234137347                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    879982547                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122457200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523388000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    234137347                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    879982547                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2603                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12627                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4269                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19499                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2603                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12627                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4269                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19499                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.693046                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606557                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.787772                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657777                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.693046                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606557                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.787772                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657777                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67880.931264                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68336.336336                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69621.572108                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68609.273897                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67880.931264                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68336.336336                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69621.572108                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68609.273897                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1332                       # number of writebacks
system.l2cache.writebacks::total                 1332                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7651                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3347                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12802                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7651                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3347                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          556                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13358                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108025200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461862400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    206782165                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776669765                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108025200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461862400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    206782165                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32576659                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809246424                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.693046                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605924                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.784024                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656546                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.693046                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605924                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.784024                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685061                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59880.931264                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60366.278918                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61781.345981                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60667.846040                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59880.931264                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60366.278918                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61781.345981                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58591.113309                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60581.406199                       # average overall mshr miss latency
system.l2cache.replacements                      9319                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          332                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          332                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          556                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          556                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32576659                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32576659                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58591.113309                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58591.113309                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          727                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              727                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93203600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93203600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2071                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2071                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648962                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648962                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69347.916667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69347.916667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82441600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82441600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648479                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648479                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61386.150410                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61386.150410                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          799                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4241                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5946                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1804                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6315                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3363                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11482                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122457200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    430184400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    234137347                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    786778947                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2603                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10556                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4269                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17428                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.693046                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598238                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.787772                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658825                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67880.931264                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68121.045131                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69621.572108                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68522.813708                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6308                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3347                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11459                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108025200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379420800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    206782165                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694228165                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.693046                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597575                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.784024                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657505                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59880.931264                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60149.143944                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61781.345981                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60583.660442                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3714.492941                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25353                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9319                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.720571                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.235175                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   273.951521                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2381.788825                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   905.180307                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.337113                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002987                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066883                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.581491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220991                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034506                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906859                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1143                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2953                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          147                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1905                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279053                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720947                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315111                       # Number of tag accesses
system.l2cache.tags.data_accesses              315111                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1085076800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       214208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              854912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85248                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85248                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7651                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3347                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          556                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13358                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1332                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1332                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106403528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          451271283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    197412755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32793992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787881558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106403528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106403528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78564024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78564024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78564024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106403528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         451271283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    197412755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32793992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             866445582                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1133872400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4376385                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403772                       # Number of bytes of host memory used
host_op_rate                                  7511140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.50                       # Real time elapsed on the host
host_tick_rate                               97563748                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2188497                       # Number of instructions simulated
sim_ops                                       3756528                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    48795600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5060                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               190                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5019                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4504                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5060                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              556                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5160                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      54                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    435886                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   117332                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               190                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4664                       # Number of branches committed
system.cpu.commit.bw_lim_events                 17988                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3431                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               138330                       # Number of instructions committed
system.cpu.commit.committedOps                 195210                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       119131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.638616                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.285311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        14464     12.14%     12.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        66328     55.68%     67.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4123      3.46%     71.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16228     13.62%     84.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17988     15.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       119131                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                    194929                       # Number of committed integer instructions.
system.cpu.commit.loads                         13127                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          144      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           173106     88.68%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.03%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.01%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.02%     88.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     88.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.02%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.02%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.01%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           13011      6.67%     95.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           8510      4.36%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.06%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            195210                       # Class of committed instruction
system.cpu.commit.refs                          21709                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      138330                       # Number of Instructions Simulated
system.cpu.committedOps                        195210                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.881869                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.881869                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 58327                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 200483                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10975                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     28255                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    193                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 22337                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       13369                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             8                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8685                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        5160                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     13360                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        105980                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    47                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         143242                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.042299                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              13914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4558                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.174221                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             120087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.693880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.847949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    60707     50.55%     50.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4462      3.72%     54.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8269      6.89%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4183      3.48%     64.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42466     35.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               120087                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       688                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      393                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     11642400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     11642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     11642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     11642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     11642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     11642400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2210400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2208800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2209200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2206400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       78833200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  216                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4794                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.616293                       # Inst execution rate
system.cpu.iew.exec_refs                        22050                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8685                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1222                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 13592                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                67                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8728                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              198641                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 13365                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               129                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                197170                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    193                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    14                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              648                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          465                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          147                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             98                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    514363                       # num instructions consuming a value
system.cpu.iew.wb_count                        197111                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.341955                       # average fanout of values written-back
system.cpu.iew.wb_producers                    175889                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.615810                       # insts written-back per cycle
system.cpu.iew.wb_sent                         197129                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   424141                       # number of integer regfile reads
system.cpu.int_regfile_writes                  183159                       # number of integer regfile writes
system.cpu.ipc                               1.133955                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.133955                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               216      0.11%      0.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                174641     88.52%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.03%     88.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  28      0.01%     88.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     88.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.02%     88.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.04%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.04%     88.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.02%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 34      0.02%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                13222      6.70%     95.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8600      4.36%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             172      0.09%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             92      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 197299                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     571                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1151                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          546                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                998                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 196512                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             513640                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       196565                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            201077                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     198620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    197299                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               106                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        120087                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.642967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.028657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17757     14.79%     14.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33743     28.10%     42.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               47816     39.82%     82.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               15160     12.62%     95.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5611      4.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          120087                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.617351                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       13360                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8166                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8051                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                13592                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8728                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   31672                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           121989                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   14866                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                298649                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  39258                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    22330                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                901163                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 199783                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              304406                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     38685                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    448                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    193                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 43666                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5756                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1017                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           428980                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            347                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     70807                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       299784                       # The number of ROB reads
system.cpu.rob.rob_writes                      398239                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           53                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            106                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            66                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 33                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                33                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      33    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  33                       # Request fanout histogram
system.membus.reqLayer2.occupancy               29600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              71400                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  53                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             9                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                77                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             53                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     159                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     3840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                33                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 86                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023256                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.151599                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       84     97.67%     97.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   86                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        48795600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        13330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        13330                       # number of overall hits
system.cpu.icache.overall_hits::total           13330                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            30                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1579200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1579200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1579200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1579200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        13360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        13360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        13360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        13360                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002246                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002246                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002246                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002246                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        52640                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        52640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        52640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        52640                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1467200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1467200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1467200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1467200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        52400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        52400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        52400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        52400                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        13330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13330                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            30                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1579200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1579200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        13360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        13360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        52640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        52640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1467200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1467200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        52400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        52400                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14216                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            507.714286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             26748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            26748                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        21256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            21256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        21256                       # number of overall hits
system.cpu.dcache.overall_hits::total           21256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           46                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             46                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           46                       # number of overall misses
system.cpu.dcache.overall_misses::total            46                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2020000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2020000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21302                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21302                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21302                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002159                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43913.043478                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43913.043478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43913.043478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43913.043478                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           21                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           21                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       913600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       913600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       913600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       913600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001174                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001174                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        36544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        36544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        36544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        36544                       # average overall mshr miss latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        12674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           12674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        12720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43913.043478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43913.043478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       913600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       913600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        36544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        36544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         8582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.160000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.941470                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.058530                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.182617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             42629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            42629                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  20                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             13                       # number of overall hits
system.l2cache.overall_hits::total                 20                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            21                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            12                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                33                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           21                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           12                       # number of overall misses
system.l2cache.overall_misses::total               33                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1374800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       774400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2149200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1374800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       774400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2149200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              53                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             53                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.480000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.622642                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.480000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.622642                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65466.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64533.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65127.272727                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65466.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64533.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65127.272727                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           12                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1206800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       678400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1885200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1206800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       678400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1885200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.480000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.622642                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.480000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.622642                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57466.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57127.272727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57466.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57127.272727                       # average overall mshr miss latency
system.l2cache.replacements                        33                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           12                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1374800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       774400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2149200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.480000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.622642                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65466.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64533.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65127.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           12                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1206800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       678400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1885200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.622642                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57466.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57127.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    146                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   33                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.424242                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.086090                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   930.240653                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1997.514202                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1008.159055                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          128                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007834                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.227110                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.487674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246133                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031250                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1138                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2958                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2335                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277832                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722168                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  881                       # Number of tag accesses
system.l2cache.tags.data_accesses                 881                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     48795600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           27543467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           15739124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               43282591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      27543467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          27543467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2623187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2623187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2623187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          27543467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          15739124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              45905778                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1221857200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2369228                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                  4108145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.99                       # Real time elapsed on the host
host_tick_rate                               89060065                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340455                       # Number of instructions simulated
sim_ops                                       4058491                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000088                       # Number of seconds simulated
sim_ticks                                    87984800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36992                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2540                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35022                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14861                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           36992                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            22131                       # Number of indirect misses.
system.cpu.branchPred.lookups                   40498                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2567                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2142                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    177798                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   100151                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2638                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      30900                       # Number of branches committed
system.cpu.commit.bw_lim_events                 46741                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           48451                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               151958                       # Number of instructions committed
system.cpu.commit.committedOps                 301963                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       167658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.801065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.667815                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        60768     36.25%     36.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        24127     14.39%     50.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17194     10.26%     60.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        18828     11.23%     72.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        46741     27.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       167658                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13434                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2267                       # Number of function calls committed.
system.cpu.commit.int_insts                    292538                       # Number of committed integer instructions.
system.cpu.commit.loads                         40547                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1387      0.46%      0.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           224307     74.28%     74.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             972      0.32%     75.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.11%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            590      0.20%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.11%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             168      0.06%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1808      0.60%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1916      0.63%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3731      1.24%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           134      0.04%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           38201     12.65%     90.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24526      8.12%     98.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2346      0.78%     99.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1206      0.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            301963                       # Class of committed instruction
system.cpu.commit.refs                          66279                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      151958                       # Number of Instructions Simulated
system.cpu.committedOps                        301963                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.447518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.447518                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          111                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          244                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          446                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            14                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 29202                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 370220                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    47777                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     98781                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2658                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3240                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       44990                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           116                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       27589                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                       40498                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28722                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        128449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   661                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         193291                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           593                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5316                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184114                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              49851                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              17428                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.878747                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             181658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.111539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.897817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    74396     40.95%     40.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9173      5.05%     46.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5638      3.10%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6675      3.67%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    85776     47.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               181658                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     21296                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    11603                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16556800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16556800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16556800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16556800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16556400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16556800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       274400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       274800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       109600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       109200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       109200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       109200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       813200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7419600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7421200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      133300400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3231                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    33087                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.505965                       # Inst execution rate
system.cpu.iew.exec_refs                        72531                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27555                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18768                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 47592                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                294                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                60                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                29637                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              350404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 44976                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4090                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                331255                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2658                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    86                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2795                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7047                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3905                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2924                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            307                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    371347                       # num instructions consuming a value
system.cpu.iew.wb_count                        329457                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619897                       # average fanout of values written-back
system.cpu.iew.wb_producers                    230197                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.497791                       # insts written-back per cycle
system.cpu.iew.wb_sent                         330246                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   490480                       # number of integer regfile reads
system.cpu.int_regfile_writes                  258105                       # number of integer regfile writes
system.cpu.ipc                               0.690838                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.690838                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2094      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                248349     74.06%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  974      0.29%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   399      0.12%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 711      0.21%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 382      0.11%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  206      0.06%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1962      0.59%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2012      0.60%     76.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3767      1.12%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                233      0.07%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                43352     12.93%     90.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26828      8.00%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2699      0.80%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1374      0.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 335342                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14557                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               29153                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14312                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              17020                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 318691                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             824506                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       315145                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            381855                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     349966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    335342                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 438                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           48451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1314                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            244                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        64854                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        181658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.846007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.612830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               63557     34.99%     34.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               18009      9.91%     44.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               26669     14.68%     59.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29697     16.35%     75.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43726     24.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          181658                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.524545                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       28823                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           150                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1511                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1519                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                47592                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               29637                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  142609                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           219962                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   21327                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                340837                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    830                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    49992                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    607                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    77                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                928652                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 363947                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              407465                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     99549                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1831                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2658                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4001                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    66652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             23185                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           544824                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4131                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                223                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4891                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            245                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       471331                       # The number of ROB reads
system.cpu.rob.rob_writes                      714921                       # The number of ROB writes
system.cpu.timesIdled                             486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2920                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               70                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            1                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              1                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           40                       # Transaction distribution
system.membus.trans_dist::CleanEvict              544                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           597                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        42432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        42432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               623                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     623    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 623                       # Request fanout histogram
system.membus.reqLayer2.occupancy              546848                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1345252                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1429                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           141                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1947                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 30                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                30                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1430                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3223                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1156                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4379                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    99712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               632                       # Total snoops (count)
system.l2bus.snoopTraffic                        2688                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2092                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.038241                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.191823                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2012     96.18%     96.18% # Request fanout histogram
system.l2bus.snoop_fanout::1                       80      3.82%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2092                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              461999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1265146                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1290000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        87984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        27494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            27494                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        27494                       # number of overall hits
system.cpu.icache.overall_hits::total           27494                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1228                       # number of overall misses
system.cpu.icache.overall_misses::total          1228                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42182000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42182000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42182000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42182000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28722                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28722                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28722                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28722                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042755                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042755                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042755                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042755                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34350.162866                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34350.162866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34350.162866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34350.162866                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          152                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1076                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1076                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1076                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1076                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34389200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34389200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34389200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34389200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037463                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037463                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037463                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037463                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31960.223048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31960.223048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31960.223048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31960.223048                       # average overall mshr miss latency
system.cpu.icache.replacements                   1074                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        27494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           27494                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1228                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042755                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042755                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34350.162866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34350.162866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1076                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1076                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34389200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34389200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31960.223048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31960.223048                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.931174                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               62203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.734035                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.931174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             58519                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            58519                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        67218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            67218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        67218                       # number of overall hits
system.cpu.dcache.overall_hits::total           67218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          693                       # number of overall misses
system.cpu.dcache.overall_misses::total           693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28375600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28375600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28375600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28375600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        67911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        67911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        67911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        67911                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40946.031746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40946.031746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40946.031746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40946.031746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                34                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          101                       # number of writebacks
system.cpu.dcache.writebacks::total               101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          359                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          359                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13559600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13559600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13559600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3379546                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16939146                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005684                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40597.604790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40597.604790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40597.604790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64991.269231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43883.797927                       # average overall mshr miss latency
system.cpu.dcache.replacements                    384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        41484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           41484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26506400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26506400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        42145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        42145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40100.453858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40100.453858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38794.701987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38794.701987                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25734                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25734                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1869200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1869200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58412.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58412.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1843600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1843600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57612.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57612.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3379546                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3379546                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64991.269231                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 64991.269231                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              138322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.240057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   860.204240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   163.795760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.840043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.159957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          588                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            136206                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           136206                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             670                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             158                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 833                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            670                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            158                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                833                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           404                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           174                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               625                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          404                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          174                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              625                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27463200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11804800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3313552                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     42581552                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27463200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11804800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3313552                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     42581552                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1074                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          332                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1458                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1074                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          332                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1458                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.376164                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.524096                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.903846                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.428669                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.376164                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.524096                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.903846                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.428669                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67978.217822                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67843.678161                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70501.106383                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68130.483200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67978.217822                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67843.678161                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70501.106383                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68130.483200                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             40                       # number of writebacks
system.l2cache.writebacks::total                   40                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          404                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          173                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          624                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          173                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          624                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24239200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10364400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2937552                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37541152                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24239200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10364400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2937552                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     37541152                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.376164                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.521084                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.903846                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.427984                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.376164                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.521084                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.903846                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.427984                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59998.019802                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59909.826590                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62501.106383                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60162.102564                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59998.019802                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59909.826590                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62501.106383                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60162.102564                       # average overall mshr miss latency
system.l2cache.replacements                       630                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           26                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             26                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1754000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1754000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.866667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.866667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67461.538462                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67461.538462                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           26                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1546000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1546000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.866667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59461.538462                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59461.538462                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          670                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          154                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          829                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          404                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          599                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27463200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10050800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3313552                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     40827552                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1074                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1428                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.376164                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.490066                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.903846                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.419468                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67978.217822                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67910.810811                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70501.106383                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68159.519199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          147                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          598                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24239200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8818400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2937552                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35995152                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.376164                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.486755                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.903846                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.418768                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59998.019802                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59989.115646                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62501.106383                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60192.561873                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15402                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4726                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.258993                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.311345                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1117.562035                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1907.934265                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   918.464329                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   116.728026                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272842                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465804                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224234                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028498                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          957                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          893                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2424                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.233643                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.766357                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                23918                       # Number of tag accesses
system.l2cache.tags.data_accesses               23918                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     87984800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2560                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              403                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              173                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  623                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            40                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  40                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          293141543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          125839918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     34187723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              453169184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     293141543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         293141543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        29095935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              29095935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        29095935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         293141543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         125839918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     34187723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             482265119                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
