
Clock cycle 1 :-
Fetch:
PC : 0x00000000
IR : 0x0900006f

Clock cycle 2 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000

Clock cycle 3 :-
Fetch:
PC : 0x00000090
IR : 0x10000517
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000

Clock cycle 4 :-
Fetch:
PC : 0x00000094
IR : 0xf7050513
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 5 :-
Fetch:
PC : 0x00000098
IR : 0x10000597
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x10000090
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 0

Clock cycle 6 :-
Fetch:
PC : 0x0000009c
IR : 0xf905a583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x00000000
Memory Access:
MAR : 0x10000090
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 7 :-
Fetch:
PC : 0x000000a0
IR : 0xf65ff0ef
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x10000098
RM : 0x10000090
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000090
Rd : 10

Clock cycle 8 :-
Fetch:
PC : 0x000000a4
IR : 0x0001a283
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x10000028
RM : 0x10000000
Memory Access:
MAR : 0x10000098
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 9 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000098
Memory Access:
MAR : 0x10000028
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x10000098
Rd : 11

Clock cycle 10 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7ffffff0
Execute:
RZ : 0x00000000
RM : 0x0000000a
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 11

Clock cycle 11 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x000000a4
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x000000a4
Rd : 1

Clock cycle 12 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x0000000a
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7ffffff0 (before memory access)
MDR : 0x7ffffff0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 13 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 14 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7ffffff0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 15 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7ffffff0
RB : 0x000000a4
Execute:
RZ : 0x7fffffe8
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 16 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7ffffff0
RB : 0x0000000a
Execute:
RZ : 0x7fffffec
RM : 0x00000000
Memory Access:
MAR : 0x7fffffe8
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 17 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffe8
RM : 0x7fffffe8
Memory Access:
MAR : 0x7fffffec
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x7fffffe8
Rd : 2

Clock cycle 18 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffec
Memory Access:
MAR : 0x7fffffe8
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x7fffffec
Rd : 4

Clock cycle 19 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x000000a4
Execute:
RZ : 0x10000000
RM : 0x7fffffe8
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x7fffffe8
Rd : 0

Clock cycle 20 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 5

Clock cycle 21 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x0000000a
Memory Access:
MAR : 0x00000001
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 22 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 23 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)

Clock cycle 24 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 25 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 26 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 27 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 28 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 29 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 30 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 31 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 32 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x000000a4
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 33 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 34 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 35 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 36 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 37 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 38 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 39 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 40 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 41 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 42 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000003
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000003
Rd : 7

Clock cycle 43 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000003
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 44 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x00000003
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 45 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x10000008
RM : 0x00000005
Memory Access:
MAR : 0x00000003
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 46 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x10000008
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000003
Rd : 5

Clock cycle 47 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x000000a4
Execute:
RZ : 0x00000002
RM : 0x10000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x10000008
Rd : 8

Clock cycle 48 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 49 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 50 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 51 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 52 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 53 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 54 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 55 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 56 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x1000000c
Rd : 10

Clock cycle 57 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000002
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x00000002
Rd : 7

Clock cycle 58 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000002
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 59 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x00000002
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 60 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x1000000c
RM : 0x00000003
Memory Access:
MAR : 0x00000002
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 61 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000000c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x1000000c
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 62 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000000c
RB : 0x000000a4
Execute:
RZ : 0x00000003
RM : 0x1000000c
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x1000000c
Rd : 8

Clock cycle 63 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 64 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000004
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 65 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 66 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 67 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 68 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000010
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 69 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000002
Memory Access:
MAR : 0x00000010
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 70 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000010
Execute:
RZ : 0x10000010
RM : 0x00000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000010
Rd : 6

Clock cycle 71 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000010
Rd : 10

Clock cycle 72 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000002
Memory Access:
MAR : 0x10000000
MDR : 0x00000010 (before memory access)
MDR : 0x00000010 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 73 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 74 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 75 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000010
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 12

Clock cycle 76 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000010
RB : 0x000000a4
Execute:
RZ : 0x00000004
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 77 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 78 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000005
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 79 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000005
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 80 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 81 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000005
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 82 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000005
Execute:
RZ : 0x00000014
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 83 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000014
RM : 0x00000002
Memory Access:
MAR : 0x00000014
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 84 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000014
Execute:
RZ : 0x10000014
RM : 0x00000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000014
Rd : 6

Clock cycle 85 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000014
Rd : 10

Clock cycle 86 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000006
RB : 0x00000002
Memory Access:
MAR : 0x10000000
MDR : 0x00000014 (before memory access)
MDR : 0x00000014 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 87 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 88 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 89 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000014
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 12

Clock cycle 90 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000014
RB : 0x000000a4
Execute:
RZ : 0x00000005
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 91 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000006
RM : 0x00000002
Memory Access:
MAR : 0x00000005
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 92 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000006
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 93 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000006
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 94 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 95 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000006
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 96 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000006
Execute:
RZ : 0x00000018
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 97 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000018
RM : 0x00000002
Memory Access:
MAR : 0x00000018
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 98 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000018
Execute:
RZ : 0x10000018
RM : 0x00000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000018
Rd : 6

Clock cycle 99 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000018
Rd : 10

Clock cycle 100 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000002
Memory Access:
MAR : 0x10000000
MDR : 0x00000018 (before memory access)
MDR : 0x00000018 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 101 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 102 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 103 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000018
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 12

Clock cycle 104 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000018
RB : 0x000000a4
Execute:
RZ : 0x00000006
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 105 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000007
RM : 0x00000002
Memory Access:
MAR : 0x00000006
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 106 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000007
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 107 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000007
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 108 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 109 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000007
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 110 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000007
Execute:
RZ : 0x0000001c
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 111 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000001c
RM : 0x00000002
Memory Access:
MAR : 0x0000001c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 112 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000001c
Execute:
RZ : 0x1000001c
RM : 0x0000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x0000001c
Rd : 6

Clock cycle 113 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000001c
Rd : 10

Clock cycle 114 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000a
RB : 0x00000002
Memory Access:
MAR : 0x10000000
MDR : 0x0000001c (before memory access)
MDR : 0x0000001c (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 115 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 116 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 117 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000001c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 12

Clock cycle 118 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000001c
RB : 0x000000a4
Execute:
RZ : 0x00000007
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 119 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000008
RM : 0x00000002
Memory Access:
MAR : 0x00000007
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 120 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000008
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 121 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000008
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000008
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 122 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 123 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 124 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x00000020
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 125 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000020
RM : 0x00000002
Memory Access:
MAR : 0x00000020
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 126 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000020
Execute:
RZ : 0x10000020
RM : 0x00000020
Memory Access:
MAR : 0x10000020
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000020
Rd : 6

Clock cycle 127 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000020
Memory Access:
MAR : 0x10000020
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000020
Rd : 10

Clock cycle 128 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000002
Memory Access:
MAR : 0x10000000
MDR : 0x00000020 (before memory access)
MDR : 0x00000020 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 129 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 130 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 131 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000020
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 12

Clock cycle 132 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000020
RB : 0x000000a4
Execute:
RZ : 0x00000008
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 133 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000009
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 134 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000008
Memory Access:
MAR : 0x00000009
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 135 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000009
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x00000009
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000009
Rd : 6

Clock cycle 136 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 137 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000009
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 138 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000009
Execute:
RZ : 0x00000024
RM : 0x0000000a
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 139 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000024
RM : 0x00000002
Memory Access:
MAR : 0x00000024
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 140 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000024
Execute:
RZ : 0x10000024
RM : 0x00000024
Memory Access:
MAR : 0x10000024
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000024
Rd : 6

Clock cycle 141 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000024
Memory Access:
MAR : 0x10000024
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x10000024
Rd : 10

Clock cycle 142 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000003
RB : 0x00000002
Memory Access:
MAR : 0x10000000
MDR : 0x00000024 (before memory access)
MDR : 0x00000024 (after memory access)
Write Back:
RY : 0x00000003
Rd : 7

Clock cycle 143 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 144 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 145 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000024
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 12

Clock cycle 146 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000024
RB : 0x000000a4
Execute:
RZ : 0x00000009
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 147 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x0000000a
RM : 0x00000002
Memory Access:
MAR : 0x00000009
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 148 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000009
Memory Access:
MAR : 0x0000000a
MDR : 0x000000a4 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x00000009
Rd : 6

Clock cycle 149 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x0000000a
RB : 0x0000000a
Execute:
RZ : 0x00000000
RM : 0x0000000a
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 6

Clock cycle 150 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 151 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x0000000a
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 152 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000009
RM : 0x0000000a
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 20

Clock cycle 153 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x0000000a
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000009
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 154 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000009
Execute:
RZ : 0x00000024
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000009
Rd : 6

Clock cycle 155 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000009
RB : 0x00000000
Execute:
RZ : 0x10000024
RM : 0x00000002
Memory Access:
MAR : 0x00000024
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 156 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x00000024
RB : 0x00000002
Execute:
RZ : 0x10000024
RM : 0x00000024
Memory Access:
MAR : 0x10000024
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000024
Rd : 6

Clock cycle 157 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x1000000c
RB : 0x00000003
Execute:
RZ : 0x10000024
RM : 0x10000024
Memory Access:
MAR : 0x10000024
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x10000024
Rd : 6

Clock cycle 158 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x0000000a
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000003
Memory Access:
MAR : 0x10000024
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000003
Rd : 7

Clock cycle 159 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000009
RM : 0x10000024
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x10000024
Rd : 0

Clock cycle 160 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x1000000c
Memory Access:
MAR : 0x00000009
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x1000000c
Rd : 0

Clock cycle 161 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffe8
Execute:
RZ : 0x00000000
RM : 0x00000009
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000009
Rd : 11

Clock cycle 162 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 163 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000009
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe8 (before memory access)
MDR : 0x7fffffe8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 164 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 165 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffe8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 166 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffe8
RB : 0x00000080
Execute:
RZ : 0x7fffffe0
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 167 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffe8
RB : 0x00000009
Execute:
RZ : 0x7fffffe4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffe0
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 168 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffe0
RM : 0x7fffffe0
Memory Access:
MAR : 0x7fffffe4
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffe0
Rd : 2

Clock cycle 169 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffe4
Memory Access:
MAR : 0x7fffffe0
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x7fffffe4
Rd : 4

Clock cycle 170 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffe0
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x7fffffe0
Rd : 0

Clock cycle 171 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 5

Clock cycle 172 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000009
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 173 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 174 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)

Clock cycle 175 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 176 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 177 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 178 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 179 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 180 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 181 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 182 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 183 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 184 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 185 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 186 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 187 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 188 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 189 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 190 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 191 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 192 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 193 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000003
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000003
Rd : 7

Clock cycle 194 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000003
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 195 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x00000003
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 196 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x10000008
RM : 0x00000005
Memory Access:
MAR : 0x00000003
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 197 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x10000008
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000003
Rd : 5

Clock cycle 198 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x00000080
Execute:
RZ : 0x00000002
RM : 0x10000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x10000008
Rd : 8

Clock cycle 199 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 200 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 201 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 202 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 203 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 204 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 205 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 206 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 207 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x1000000c
Rd : 10

Clock cycle 208 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000003
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x00000003
Rd : 7

Clock cycle 209 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 210 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 211 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000000c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 212 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000000c
RB : 0x00000080
Execute:
RZ : 0x00000003
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 213 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 214 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000004
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 215 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 216 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 217 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 218 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000010
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 219 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000002
Memory Access:
MAR : 0x00000010
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 220 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000010
Execute:
RZ : 0x10000010
RM : 0x00000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000010
Rd : 6

Clock cycle 221 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000010
Rd : 10

Clock cycle 222 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x00000010 (before memory access)
MDR : 0x00000010 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 223 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 224 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 225 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000010
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 226 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000010
RB : 0x00000080
Execute:
RZ : 0x00000004
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 227 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 228 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000005
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 229 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000005
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 230 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 231 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000005
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 232 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000005
Execute:
RZ : 0x00000014
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 233 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000014
RM : 0x00000002
Memory Access:
MAR : 0x00000014
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 234 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000014
Execute:
RZ : 0x10000014
RM : 0x00000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000014
Rd : 6

Clock cycle 235 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000014
Rd : 10

Clock cycle 236 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000006
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x00000014 (before memory access)
MDR : 0x00000014 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 237 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 238 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 239 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000014
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 240 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000014
RB : 0x00000080
Execute:
RZ : 0x00000005
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 241 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000006
RM : 0x00000002
Memory Access:
MAR : 0x00000005
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 242 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000006
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 243 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000006
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 244 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 245 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000006
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 246 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000006
Execute:
RZ : 0x00000018
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 247 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000018
RM : 0x00000002
Memory Access:
MAR : 0x00000018
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 248 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000018
Execute:
RZ : 0x10000018
RM : 0x00000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000018
Rd : 6

Clock cycle 249 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000018
Rd : 10

Clock cycle 250 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x00000018 (before memory access)
MDR : 0x00000018 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 251 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 252 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 253 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000018
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 254 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000018
RB : 0x00000080
Execute:
RZ : 0x00000006
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 255 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000007
RM : 0x00000002
Memory Access:
MAR : 0x00000006
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 256 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000007
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 257 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000007
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 258 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 259 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000007
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 260 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000007
Execute:
RZ : 0x0000001c
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 261 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000001c
RM : 0x00000002
Memory Access:
MAR : 0x0000001c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 262 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000001c
Execute:
RZ : 0x1000001c
RM : 0x0000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x0000001c
Rd : 6

Clock cycle 263 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000001c
Rd : 10

Clock cycle 264 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000a
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x0000001c (before memory access)
MDR : 0x0000001c (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 265 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 266 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 267 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000001c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 268 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000001c
RB : 0x00000080
Execute:
RZ : 0x00000007
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 269 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000008
RM : 0x00000002
Memory Access:
MAR : 0x00000007
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 270 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000008
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 271 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000008
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000008
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 272 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 273 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 274 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x00000020
RM : 0x00000009
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 275 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000020
RM : 0x00000002
Memory Access:
MAR : 0x00000020
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 276 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000020
Execute:
RZ : 0x10000020
RM : 0x00000020
Memory Access:
MAR : 0x10000020
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000020
Rd : 6

Clock cycle 277 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000020
Memory Access:
MAR : 0x10000020
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000020
Rd : 10

Clock cycle 278 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x00000020 (before memory access)
MDR : 0x00000020 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 279 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 280 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 281 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000020
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 282 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000020
RB : 0x00000080
Execute:
RZ : 0x00000008
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 283 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000009
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 284 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000008
Memory Access:
MAR : 0x00000009
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 285 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000009
RB : 0x00000009
Execute:
RZ : 0x00000000
RM : 0x00000009
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000009
Rd : 6

Clock cycle 286 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 287 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000009
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000009 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 288 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000008
RM : 0x00000009
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000009
Rd : 20

Clock cycle 289 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000009
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000008
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 290 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x00000020
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 291 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000008
RB : 0x00000000
Execute:
RZ : 0x10000020
RM : 0x00000002
Memory Access:
MAR : 0x00000020
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 292 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x00000020
RB : 0x00000003
Execute:
RZ : 0x10000020
RM : 0x00000020
Memory Access:
MAR : 0x10000020
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000020
Rd : 6

Clock cycle 293 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x10000008
RB : 0x00000004
Execute:
RZ : 0x10000020
RM : 0x10000020
Memory Access:
MAR : 0x10000020
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000020
Rd : 6

Clock cycle 294 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000009
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000004
Memory Access:
MAR : 0x10000020
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 295 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000008
RM : 0x10000020
Memory Access:
MAR : 0x10000008
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000020
Rd : 0

Clock cycle 296 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000008
Memory Access:
MAR : 0x00000008
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000008
Rd : 0

Clock cycle 297 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffe0
Execute:
RZ : 0x00000000
RM : 0x00000008
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000008
Rd : 11

Clock cycle 298 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 299 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000008
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffe0 (before memory access)
MDR : 0x7fffffe0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 300 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 301 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffe0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 302 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffe0
RB : 0x00000080
Execute:
RZ : 0x7fffffd8
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 303 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffe0
RB : 0x00000008
Execute:
RZ : 0x7fffffdc
RM : 0x00000000
Memory Access:
MAR : 0x7fffffd8
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 304 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffd8
RM : 0x7fffffd8
Memory Access:
MAR : 0x7fffffdc
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffd8
Rd : 2

Clock cycle 305 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffdc
Memory Access:
MAR : 0x7fffffd8
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x7fffffdc
Rd : 4

Clock cycle 306 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffd8
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x7fffffd8
Rd : 0

Clock cycle 307 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 5

Clock cycle 308 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000008
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 309 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 310 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)

Clock cycle 311 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 312 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 313 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 314 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 315 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 316 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 317 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 318 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 319 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 320 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 321 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 322 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000008
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 323 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 324 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 325 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 326 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 327 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 328 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 329 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 330 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000004
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 331 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x00000004
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 332 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x10000008
RM : 0x00000005
Memory Access:
MAR : 0x00000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 333 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x10000008
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000004
Rd : 5

Clock cycle 334 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x00000080
Execute:
RZ : 0x00000002
RM : 0x10000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x10000008
Rd : 8

Clock cycle 335 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 336 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 337 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000008
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 338 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 339 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 340 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 341 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 342 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 343 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x1000000c
Rd : 10

Clock cycle 344 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000003
RB : 0x00000004
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x00000003
Rd : 7

Clock cycle 345 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000003
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 346 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x00000003
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)

Clock cycle 347 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x1000000c
RM : 0x00000004
Memory Access:
MAR : 0x00000003
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 12

Clock cycle 348 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000000c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x1000000c
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x00000003
Rd : 5

Clock cycle 349 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000000c
RB : 0x00000080
Execute:
RZ : 0x00000003
RM : 0x1000000c
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x1000000c
Rd : 8

Clock cycle 350 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 351 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000004
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 352 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x00000008
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 353 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 354 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 355 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000010
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 356 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000002
Memory Access:
MAR : 0x00000010
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 357 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000010
Execute:
RZ : 0x10000010
RM : 0x00000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000010
Rd : 6

Clock cycle 358 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000010
Rd : 10

Clock cycle 359 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x00000010 (before memory access)
MDR : 0x00000010 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 360 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 361 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 362 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000010
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 363 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000010
RB : 0x00000080
Execute:
RZ : 0x00000004
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 364 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 365 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000005
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 366 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000005
RB : 0x00000008
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 367 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 368 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000005
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 369 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000005
Execute:
RZ : 0x00000014
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 370 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000014
RM : 0x00000002
Memory Access:
MAR : 0x00000014
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 371 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000014
Execute:
RZ : 0x10000014
RM : 0x00000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000014
Rd : 6

Clock cycle 372 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000014
Rd : 10

Clock cycle 373 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000006
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x00000014 (before memory access)
MDR : 0x00000014 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 374 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 375 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 376 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000014
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 377 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000014
RB : 0x00000080
Execute:
RZ : 0x00000005
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 378 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000006
RM : 0x00000002
Memory Access:
MAR : 0x00000005
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 379 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000006
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 380 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000006
RB : 0x00000008
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 381 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 382 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000006
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 383 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000006
Execute:
RZ : 0x00000018
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 384 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000018
RM : 0x00000002
Memory Access:
MAR : 0x00000018
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 385 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000018
Execute:
RZ : 0x10000018
RM : 0x00000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000018
Rd : 6

Clock cycle 386 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000018
Rd : 10

Clock cycle 387 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x00000018 (before memory access)
MDR : 0x00000018 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 388 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 389 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 390 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000018
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 391 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000018
RB : 0x00000080
Execute:
RZ : 0x00000006
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 392 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000007
RM : 0x00000002
Memory Access:
MAR : 0x00000006
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 393 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000007
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 394 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000007
RB : 0x00000008
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 395 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 396 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000007
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 397 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000007
Execute:
RZ : 0x0000001c
RM : 0x00000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 398 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000001c
RM : 0x00000002
Memory Access:
MAR : 0x0000001c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 399 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000001c
Execute:
RZ : 0x1000001c
RM : 0x0000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x0000001c
Rd : 6

Clock cycle 400 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000001c
Rd : 10

Clock cycle 401 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000a
RB : 0x00000003
Memory Access:
MAR : 0x10000000
MDR : 0x0000001c (before memory access)
MDR : 0x0000001c (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 402 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 403 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 404 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000001c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 405 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000001c
RB : 0x00000080
Execute:
RZ : 0x00000007
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 406 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000008
RM : 0x00000002
Memory Access:
MAR : 0x00000007
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 407 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000008
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 408 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000008
RB : 0x00000008
Execute:
RZ : 0x00000000
RM : 0x00000008
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 409 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 410 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000008
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 411 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000007
RM : 0x00000008
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000008
Rd : 20

Clock cycle 412 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000007
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 413 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000007
Execute:
RZ : 0x0000001c
RM : 0x00000007
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 414 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000007
RB : 0x00000000
Execute:
RZ : 0x1000001c
RM : 0x00000002
Memory Access:
MAR : 0x0000001c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 415 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x0000001c
RB : 0x00000003
Execute:
RZ : 0x1000001c
RM : 0x0000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x0000001c
Rd : 6

Clock cycle 416 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x1000000c
RB : 0x0000000a
Execute:
RZ : 0x1000001c
RM : 0x1000001c
Memory Access:
MAR : 0x1000001c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000001c
Rd : 6

Clock cycle 417 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000008
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x0000000a
Memory Access:
MAR : 0x1000001c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 418 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000007
RM : 0x1000001c
Memory Access:
MAR : 0x1000000c
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000001c
Rd : 0

Clock cycle 419 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x1000000c
Memory Access:
MAR : 0x00000007
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x1000000c
Rd : 0

Clock cycle 420 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffd8
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000007
Rd : 11

Clock cycle 421 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 422 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000007
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd8 (before memory access)
MDR : 0x7fffffd8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 423 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 424 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffd8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 425 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffd8
RB : 0x00000080
Execute:
RZ : 0x7fffffd0
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 426 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffd8
RB : 0x00000007
Execute:
RZ : 0x7fffffd4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffd0
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 427 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffd0
RM : 0x7fffffd0
Memory Access:
MAR : 0x7fffffd4
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffd0
Rd : 2

Clock cycle 428 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffd4
Memory Access:
MAR : 0x7fffffd0
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x7fffffd4
Rd : 4

Clock cycle 429 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffd0
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x7fffffd0
Rd : 0

Clock cycle 430 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 5

Clock cycle 431 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000007
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 432 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 433 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)

Clock cycle 434 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000007
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000007
Rd : 20

Clock cycle 435 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 436 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 437 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 438 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 439 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 440 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 441 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 442 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 443 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 444 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 445 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000007
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 446 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 447 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 448 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000007
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000007
Rd : 20

Clock cycle 449 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 450 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 451 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 452 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 453 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000004
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 454 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x00000004
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 455 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x10000008
RM : 0x00000005
Memory Access:
MAR : 0x00000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 456 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x10000008
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000004
Rd : 5

Clock cycle 457 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x00000080
Execute:
RZ : 0x00000002
RM : 0x10000008
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x10000008
Rd : 8

Clock cycle 458 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 459 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 460 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000007
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 461 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 462 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 463 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x00000007
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000007
Rd : 20

Clock cycle 464 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 465 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 466 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000000c
Rd : 10

Clock cycle 467 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000a
RB : 0x00000004
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 468 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 469 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)

Clock cycle 470 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000000c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 12

Clock cycle 471 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000000c
RB : 0x00000080
Execute:
RZ : 0x00000003
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 472 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 473 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000004
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 474 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x00000007
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 475 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 476 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 477 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000010
RM : 0x00000007
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000007
Rd : 20

Clock cycle 478 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000002
Memory Access:
MAR : 0x00000010
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 479 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000010
Execute:
RZ : 0x10000010
RM : 0x00000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000010
Rd : 6

Clock cycle 480 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000010
Rd : 10

Clock cycle 481 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000004
Memory Access:
MAR : 0x10000000
MDR : 0x00000010 (before memory access)
MDR : 0x00000010 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 482 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 483 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)

Clock cycle 484 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000010
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 12

Clock cycle 485 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000010
RB : 0x00000080
Execute:
RZ : 0x00000004
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 486 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 487 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000005
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 488 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000005
RB : 0x00000007
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 489 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 490 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000005
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 491 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000005
Execute:
RZ : 0x00000014
RM : 0x00000007
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000007
Rd : 20

Clock cycle 492 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000014
RM : 0x00000002
Memory Access:
MAR : 0x00000014
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 493 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000014
Execute:
RZ : 0x10000014
RM : 0x00000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000014
Rd : 6

Clock cycle 494 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000014
Rd : 10

Clock cycle 495 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000006
RB : 0x00000004
Memory Access:
MAR : 0x10000000
MDR : 0x00000014 (before memory access)
MDR : 0x00000014 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 496 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 497 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)

Clock cycle 498 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000014
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 12

Clock cycle 499 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000014
RB : 0x00000080
Execute:
RZ : 0x00000005
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 500 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000006
RM : 0x00000002
Memory Access:
MAR : 0x00000005
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 501 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000006
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 502 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000006
RB : 0x00000007
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 503 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 504 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000006
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 505 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000006
Execute:
RZ : 0x00000018
RM : 0x00000007
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000007
Rd : 20

Clock cycle 506 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000018
RM : 0x00000002
Memory Access:
MAR : 0x00000018
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 507 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000018
Execute:
RZ : 0x10000018
RM : 0x00000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000018
Rd : 6

Clock cycle 508 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000018
Rd : 10

Clock cycle 509 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000004
Memory Access:
MAR : 0x10000000
MDR : 0x00000018 (before memory access)
MDR : 0x00000018 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 510 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 511 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)

Clock cycle 512 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000018
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 12

Clock cycle 513 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000018
RB : 0x00000080
Execute:
RZ : 0x00000006
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 514 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000007
RM : 0x00000002
Memory Access:
MAR : 0x00000006
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 515 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000007
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 516 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000007
RB : 0x00000007
Execute:
RZ : 0x00000000
RM : 0x00000007
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000007
Rd : 6

Clock cycle 517 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 518 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000007
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 519 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000006
RM : 0x00000007
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000007
Rd : 20

Clock cycle 520 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000007
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000006
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 521 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000006
Execute:
RZ : 0x00000018
RM : 0x00000006
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 522 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000006
RB : 0x00000000
Execute:
RZ : 0x10000018
RM : 0x00000002
Memory Access:
MAR : 0x00000018
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 523 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x00000018
RB : 0x00000004
Execute:
RZ : 0x10000018
RM : 0x00000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000018
Rd : 6

Clock cycle 524 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x10000008
RB : 0x0000000c
Execute:
RZ : 0x10000018
RM : 0x10000018
Memory Access:
MAR : 0x10000018
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000018
Rd : 6

Clock cycle 525 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000007
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x0000000c
Memory Access:
MAR : 0x10000018
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 526 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000006
RM : 0x10000018
Memory Access:
MAR : 0x10000008
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000018
Rd : 0

Clock cycle 527 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000008
Memory Access:
MAR : 0x00000006
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000008
Rd : 0

Clock cycle 528 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffd0
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 11

Clock cycle 529 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 530 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000006
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffd0 (before memory access)
MDR : 0x7fffffd0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 531 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 532 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffd0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 533 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffd0
RB : 0x00000080
Execute:
RZ : 0x7fffffc8
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 534 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffd0
RB : 0x00000006
Execute:
RZ : 0x7fffffcc
RM : 0x00000000
Memory Access:
MAR : 0x7fffffc8
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 535 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffc8
RM : 0x7fffffc8
Memory Access:
MAR : 0x7fffffcc
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffc8
Rd : 2

Clock cycle 536 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffcc
Memory Access:
MAR : 0x7fffffc8
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x7fffffcc
Rd : 4

Clock cycle 537 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffc8
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x7fffffc8
Rd : 0

Clock cycle 538 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 5

Clock cycle 539 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000006
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 540 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 541 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)

Clock cycle 542 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000006
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000006
Rd : 20

Clock cycle 543 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 544 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 545 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 546 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 547 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 548 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 549 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 550 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 551 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 552 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 553 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000006
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 554 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 555 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 556 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000006
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000006
Rd : 20

Clock cycle 557 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 558 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 559 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 560 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 561 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 562 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 563 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 564 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x00000080
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 565 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 566 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 567 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000006
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 568 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 569 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 570 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x00000006
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000006
Rd : 20

Clock cycle 571 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 572 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 573 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000000c
Rd : 10

Clock cycle 574 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000a
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 575 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 576 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 577 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000000c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 578 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000000c
RB : 0x00000080
Execute:
RZ : 0x00000003
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 579 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 580 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000004
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 581 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x00000006
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 582 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 583 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 584 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000010
RM : 0x00000006
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000006
Rd : 20

Clock cycle 585 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000002
Memory Access:
MAR : 0x00000010
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 586 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000010
Execute:
RZ : 0x10000010
RM : 0x00000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000010
Rd : 6

Clock cycle 587 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x10000010
Rd : 10

Clock cycle 588 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000004
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000010 (before memory access)
MDR : 0x00000010 (after memory access)
Write Back:
RY : 0x00000004
Rd : 7

Clock cycle 589 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000004
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 590 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x00000010
Execute:
RZ : 0x00000004
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 591 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x10000010
RM : 0x00000005
Memory Access:
MAR : 0x00000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 592 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000010
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x10000010
MDR : 0x00000010 (before memory access)
MDR : 0x00000010 (after memory access)
Write Back:
RY : 0x00000004
Rd : 5

Clock cycle 593 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000010
RB : 0x00000080
Execute:
RZ : 0x00000004
RM : 0x10000010
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x10000010
Rd : 8

Clock cycle 594 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 595 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000005
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 596 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000005
RB : 0x00000006
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 597 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 598 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000005
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 599 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000005
Execute:
RZ : 0x00000014
RM : 0x00000006
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000006
Rd : 20

Clock cycle 600 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000014
RM : 0x00000002
Memory Access:
MAR : 0x00000014
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 601 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000014
Execute:
RZ : 0x10000014
RM : 0x00000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000014
Rd : 6

Clock cycle 602 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000014
Rd : 10

Clock cycle 603 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000006
RB : 0x00000004
Memory Access:
MAR : 0x10000000
MDR : 0x00000014 (before memory access)
MDR : 0x00000014 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 604 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 605 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)

Clock cycle 606 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000014
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 12

Clock cycle 607 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000014
RB : 0x00000080
Execute:
RZ : 0x00000005
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 608 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000006
RM : 0x00000002
Memory Access:
MAR : 0x00000005
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 609 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000006
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 610 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000006
RB : 0x00000006
Execute:
RZ : 0x00000000
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 6

Clock cycle 611 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 612 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000006
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 613 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000005
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 20

Clock cycle 614 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000006
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000005
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 615 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000005
Execute:
RZ : 0x00000014
RM : 0x00000005
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 616 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000005
RB : 0x00000000
Execute:
RZ : 0x10000014
RM : 0x00000002
Memory Access:
MAR : 0x00000014
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 617 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x00000014
RB : 0x00000004
Execute:
RZ : 0x10000014
RM : 0x00000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000014
Rd : 6

Clock cycle 618 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x10000010
RB : 0x00000006
Execute:
RZ : 0x10000014
RM : 0x10000014
Memory Access:
MAR : 0x10000014
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000014
Rd : 6

Clock cycle 619 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000006
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000006
Memory Access:
MAR : 0x10000014
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 620 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x10000014
Memory Access:
MAR : 0x10000010
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000014
Rd : 0

Clock cycle 621 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000010
Memory Access:
MAR : 0x00000005
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000010
Rd : 0

Clock cycle 622 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffc8
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 11

Clock cycle 623 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 624 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000005
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc8 (before memory access)
MDR : 0x7fffffc8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 625 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 626 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffc8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 627 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffc8
RB : 0x00000080
Execute:
RZ : 0x7fffffc0
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 628 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffc8
RB : 0x00000005
Execute:
RZ : 0x7fffffc4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffc0
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 629 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffc0
RM : 0x7fffffc0
Memory Access:
MAR : 0x7fffffc4
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffc0
Rd : 2

Clock cycle 630 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffc4
Memory Access:
MAR : 0x7fffffc0
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x7fffffc4
Rd : 4

Clock cycle 631 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffc0
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x7fffffc0
Rd : 0

Clock cycle 632 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 5

Clock cycle 633 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000005
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 634 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 635 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 636 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000005
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000005
Rd : 20

Clock cycle 637 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 638 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 639 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 640 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 641 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 642 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 643 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 644 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 645 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 646 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 647 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000005
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 648 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 649 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 650 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000005
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000005
Rd : 20

Clock cycle 651 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 652 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 653 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 654 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 655 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 656 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 657 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 658 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x00000080
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 659 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 660 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 661 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000005
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 662 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 663 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 664 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x00000005
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000005
Rd : 20

Clock cycle 665 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 666 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 667 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000000c
Rd : 10

Clock cycle 668 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000a
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 669 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 670 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 671 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000000c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 672 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000000c
RB : 0x00000080
Execute:
RZ : 0x00000003
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 673 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 674 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000004
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 675 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x00000005
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 676 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 677 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 678 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000010
RM : 0x00000005
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000005
Rd : 20

Clock cycle 679 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000002
Memory Access:
MAR : 0x00000010
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 680 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000010
Execute:
RZ : 0x10000010
RM : 0x00000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000010
Rd : 6

Clock cycle 681 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000010
Rd : 10

Clock cycle 682 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000006
RB : 0x00000005
Memory Access:
MAR : 0x10000000
MDR : 0x00000010 (before memory access)
MDR : 0x00000010 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 683 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 684 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)

Clock cycle 685 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000010
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 12

Clock cycle 686 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000010
RB : 0x00000080
Execute:
RZ : 0x00000004
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 687 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 688 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000005
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 689 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000005
RB : 0x00000005
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 6

Clock cycle 690 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 691 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000005
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 692 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000004
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 20

Clock cycle 693 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000005
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 694 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000010
RM : 0x00000004
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 695 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000004
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000002
Memory Access:
MAR : 0x00000010
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 696 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x00000010
RB : 0x00000005
Execute:
RZ : 0x10000010
RM : 0x00000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000010
Rd : 6

Clock cycle 697 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x10000000
RB : 0x00000006
Execute:
RZ : 0x10000010
RM : 0x10000010
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000010
Rd : 6

Clock cycle 698 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000005
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x00000006
Memory Access:
MAR : 0x10000010
MDR : 0x00000005 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000006
Rd : 7

Clock cycle 699 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x10000010
Memory Access:
MAR : 0x10000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x10000010
Rd : 0

Clock cycle 700 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000000
Rd : 0

Clock cycle 701 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffc0
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 11

Clock cycle 702 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 703 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000004
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffc0 (before memory access)
MDR : 0x7fffffc0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 704 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 705 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffc0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 706 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffc0
RB : 0x00000080
Execute:
RZ : 0x7fffffb8
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 707 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffc0
RB : 0x00000004
Execute:
RZ : 0x7fffffbc
RM : 0x00000000
Memory Access:
MAR : 0x7fffffb8
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 708 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffb8
RM : 0x7fffffb8
Memory Access:
MAR : 0x7fffffbc
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffb8
Rd : 2

Clock cycle 709 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffbc
Memory Access:
MAR : 0x7fffffb8
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x7fffffbc
Rd : 4

Clock cycle 710 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffb8
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x7fffffb8
Rd : 0

Clock cycle 711 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x00000006
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 5

Clock cycle 712 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000004
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 713 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 714 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)

Clock cycle 715 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000004
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000004
Rd : 20

Clock cycle 716 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 717 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 718 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 719 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x00000006
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 720 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 721 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)

Clock cycle 722 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 12

Clock cycle 723 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 724 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 725 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 726 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000004
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 727 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 728 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 729 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000004
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000004
Rd : 20

Clock cycle 730 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 731 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 732 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 733 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000006
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 734 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 735 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)

Clock cycle 736 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 12

Clock cycle 737 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x00000080
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 738 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 739 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 740 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000004
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 741 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 742 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 743 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x00000004
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000004
Rd : 20

Clock cycle 744 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 745 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 746 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000000c
Rd : 10

Clock cycle 747 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000a
RB : 0x00000006
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 748 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 749 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)

Clock cycle 750 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x0000000c
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000006
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000006
Rd : 12

Clock cycle 751 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x0000000c
RB : 0x00000080
Execute:
RZ : 0x00000003
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 752 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 753 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000004
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 754 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x00000004
Execute:
RZ : 0x00000000
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 755 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 756 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000004
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 757 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000003
RM : 0x00000004
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000004
Rd : 20

Clock cycle 758 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000003
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 759 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000003
Execute:
RZ : 0x0000000c
RM : 0x00000003
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 760 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000003
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x00000002
Memory Access:
MAR : 0x0000000c
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 761 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x0000000c
RB : 0x00000006
Execute:
RZ : 0x1000000c
RM : 0x0000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 6

Clock cycle 762 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x10000000
RB : 0x0000000a
Execute:
RZ : 0x1000000c
RM : 0x1000000c
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000000c
Rd : 6

Clock cycle 763 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000004
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x0000000a
Memory Access:
MAR : 0x1000000c
MDR : 0x00000006 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 7

Clock cycle 764 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x1000000c
Memory Access:
MAR : 0x10000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x1000000c
Rd : 0

Clock cycle 765 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000003
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000000
Rd : 0

Clock cycle 766 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffb8
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 11

Clock cycle 767 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 768 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000003
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb8 (before memory access)
MDR : 0x7fffffb8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 769 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 770 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffb8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 771 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffb8
RB : 0x00000080
Execute:
RZ : 0x7fffffb0
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 772 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffb8
RB : 0x00000003
Execute:
RZ : 0x7fffffb4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffb0
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 773 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffb0
RM : 0x7fffffb0
Memory Access:
MAR : 0x7fffffb4
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffb0
Rd : 2

Clock cycle 774 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffb4
Memory Access:
MAR : 0x7fffffb0
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x7fffffb4
Rd : 4

Clock cycle 775 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffb0
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x7fffffb0
Rd : 0

Clock cycle 776 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x0000000a
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 5

Clock cycle 777 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000003
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 778 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffb0
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 779 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)

Clock cycle 780 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000003
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb0 (before memory access)
MDR : 0x7fffffb0 (after memory access)
Write Back:
RY : 0x00000003
Rd : 20

Clock cycle 781 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 782 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 783 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 784 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x00000007
RB : 0x0000000a
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 785 :-
Fetch:
PC : 0x00000048
IR : 0x00650433
Decode:
RA : 0x00000007
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 786 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x00000007
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)

Clock cycle 787 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffb0
Execute:
RZ : 0x10000004
RM : 0x0000000a
Memory Access:
MAR : 0x00000007
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 12

Clock cycle 788 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000007
Memory Access:
MAR : 0x10000004
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000007
Rd : 5

Clock cycle 789 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x10000004
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb0 (before memory access)
MDR : 0x7fffffb0 (after memory access)
Write Back:
RY : 0x10000004
Rd : 8

Clock cycle 790 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 791 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 792 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000003
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 793 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffb0
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 794 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 795 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000003
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb0 (before memory access)
MDR : 0x7fffffb0 (after memory access)
Write Back:
RY : 0x00000003
Rd : 20

Clock cycle 796 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 797 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000008
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 798 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000008
Rd : 10

Clock cycle 799 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x00000007
Memory Access:
MAR : 0x10000000
MDR : 0x00000008 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 800 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 801 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffb0
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)

Clock cycle 802 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000008
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000007
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000007
Rd : 12

Clock cycle 803 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000008
RB : 0x00000080
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb0 (before memory access)
MDR : 0x7fffffb0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 804 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000003
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 805 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000003
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 806 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000003
Execute:
RZ : 0x00000000
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 6

Clock cycle 807 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 808 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000003
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000003 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 809 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffb0
Execute:
RZ : 0x00000002
RM : 0x00000003
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000003
Rd : 20

Clock cycle 810 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000003
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 811 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000002
Execute:
RZ : 0x00000008
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb0 (before memory access)
MDR : 0x7fffffb0 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 812 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000002
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x00000002
Memory Access:
MAR : 0x00000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 813 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x00000008
RB : 0x00000007
Execute:
RZ : 0x10000008
RM : 0x00000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000008
Rd : 6

Clock cycle 814 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x10000004
RB : 0x0000000c
Execute:
RZ : 0x10000008
RM : 0x10000008
Memory Access:
MAR : 0x10000008
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000008
Rd : 6

Clock cycle 815 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000003
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x0000000c
Memory Access:
MAR : 0x10000008
MDR : 0x00000007 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 816 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x10000008
Memory Access:
MAR : 0x10000004
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000008
Rd : 0

Clock cycle 817 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000004
Memory Access:
MAR : 0x00000002
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000004
Rd : 0

Clock cycle 818 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffb0
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 11

Clock cycle 819 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 820 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000002
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffb0 (before memory access)
MDR : 0x7fffffb0 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 821 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 822 :-
Fetch:
PC : 0x00000014
IR : 0x00112223
Decode:
RA : 0x7fffffb0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 823 :-
Fetch:
PC : 0x00000018
IR : 0x00b12023
Decode:
RA : 0x7fffffb0
RB : 0x00000080
Execute:
RZ : 0x7fffffa8
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 824 :-
Fetch:
PC : 0x0000001c
IR : 0x00052283
Decode:
RA : 0x7fffffb0
RB : 0x00000002
Execute:
RZ : 0x7fffffac
RM : 0x00000000
Memory Access:
MAR : 0x7fffffa8
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 825 :-
Fetch:
PC : 0x00000020
IR : 0x00050413
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x7fffffa8
RM : 0x7fffffa8
Memory Access:
MAR : 0x7fffffac
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x7fffffa8
Rd : 2

Clock cycle 826 :-
Fetch:
PC : 0x00000024
IR : 0x00100313
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x7fffffac
Memory Access:
MAR : 0x7fffffa8
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x7fffffac
Rd : 4

Clock cycle 827 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000080
Execute:
RZ : 0x10000000
RM : 0x7fffffa8
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x7fffffa8
Rd : 0

Clock cycle 828 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Execute:
RZ : 0x00000001
RM : 0x0000000a
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 5

Clock cycle 829 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000001
RB : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x10000000
Rd : 8

Clock cycle 830 :-
Fetch:
PC : 0x00000030
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffa8
Execute:
RZ : 0x00000000
RM : 0x00000001
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 831 :-
Fetch:
PC : 0x00000034
IR : 0x00650533
Decode:
RA : 0x00000001
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 832 :-
Fetch:
PC : 0x00000038
IR : 0x00052383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffa8 (before memory access)
MDR : 0x7fffffa8 (after memory access)
Write Back:
RY : 0x00000002
Rd : 20

Clock cycle 833 :-
Fetch:
PC : 0x0000003c
IR : 0x40650533
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 834 :-
Fetch:
PC : 0x00000040
IR : 0x0053d663
Decode:
RA : 0x10000000
RB : 0x00000004
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 835 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Execute:
RZ : 0x10000000
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000004
Rd : 10

Clock cycle 836 :-
Fetch:
PC : 0x00000044
IR : 0x00038293
Decode:
RA : 0x0000000c
RB : 0x0000000a
Memory Access:
MAR : 0x10000000
MDR : 0x00000004 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 837 :-
Fetch:
PC : 0x0000004c
IR : 0x00200e93
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Write Back:
RY : 0x10000000
Rd : 10

Clock cycle 838 :-
Fetch:
PC : 0x00000050
IR : 0x01d35333
Decode:
RA : 0x00000000
RB : 0x7fffffa8
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000000
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)

Clock cycle 839 :-
Fetch:
PC : 0x00000054
IR : 0x00130313
Decode:
RA : 0x00000004
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x0000000a
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 12

Clock cycle 840 :-
Fetch:
PC : 0x00000058
IR : 0xfc0008e3
Decode:
RA : 0x00000004
RB : 0x00000080
Execute:
RZ : 0x00000001
RM : 0x00000000
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffa8 (before memory access)
MDR : 0x7fffffa8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 841 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000002
RM : 0x00000002
Memory Access:
MAR : 0x00000001
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 842 :-
Fetch:
PC : 0x00000028
IR : 0x02b35a63
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x00000080 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 843 :-
Fetch:
PC : 0x0000002c
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 6

Clock cycle 844 :-
Fetch:
PC : 0x0000005c
IR : 0xfff58313
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 17

Clock cycle 845 :-
Fetch:
PC : 0x00000060
IR : 0x00200e93
Decode:
RA : 0x00000002
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 846 :-
Fetch:
PC : 0x00000064
IR : 0x01d31333
Decode:
RA : 0x00000000
RB : 0x7fffffa8
Execute:
RZ : 0x00000001
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 20

Clock cycle 847 :-
Fetch:
PC : 0x00000068
IR : 0x00650333
Decode:
RA : 0x00000002
RB : 0x00000002
Execute:
RZ : 0x00000002
RM : 0x00000000
Memory Access:
MAR : 0x00000001
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 848 :-
Fetch:
PC : 0x0000006c
IR : 0x00032383
Decode:
RA : 0x10000000
RB : 0x00000001
Execute:
RZ : 0x00000004
RM : 0x00000001
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffa8 (before memory access)
MDR : 0x7fffffa8 (after memory access)
Write Back:
RY : 0x00000001
Rd : 6

Clock cycle 849 :-
Fetch:
PC : 0x00000070
IR : 0x00532023
Decode:
RA : 0x00000001
RB : 0x00000000
Execute:
RZ : 0x10000004
RM : 0x00000002
Memory Access:
MAR : 0x00000004
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000002
Rd : 29

Clock cycle 850 :-
Fetch:
PC : 0x00000074
IR : 0x00742023
Decode:
RA : 0x00000004
RB : 0x0000000a
Execute:
RZ : 0x10000004
RM : 0x00000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000001 (before memory access)
MDR : 0x00000001 (after memory access)
Write Back:
RY : 0x00000004
Rd : 6

Clock cycle 851 :-
Fetch:
PC : 0x00000078
IR : 0xfff58593
Decode:
RA : 0x10000000
RB : 0x0000000c
Execute:
RZ : 0x10000004
RM : 0x10000004
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000004
Rd : 6

Clock cycle 852 :-
Fetch:
PC : 0x0000007c
IR : 0xf89ff0ef
Decode:
RA : 0x00000002
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x0000000c
Memory Access:
MAR : 0x10000004
MDR : 0x0000000a (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x0000000c
Rd : 7

Clock cycle 853 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000001
RM : 0x10000004
Memory Access:
MAR : 0x10000000
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x10000004
Rd : 0

Clock cycle 854 :-
Fetch:
PC : 0x00000004
IR : 0x00200293
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x10000000
Memory Access:
MAR : 0x00000001
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x10000000
Rd : 0

Clock cycle 855 :-
Fetch:
PC : 0x00000008
IR : 0x0055d463
Decode:
RA : 0x00000000
RB : 0x7fffffa8
Execute:
RZ : 0x00000000
RM : 0x00000001
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000001
Rd : 11

Clock cycle 856 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Execute:
RZ : 0x00000002
RM : 0x00000080
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 857 :-
Fetch:
PC : 0x0000000c
IR : 0x00008067
Decode:
RA : 0x00000001
RB : 0x00000002
Memory Access:
MAR : 0x00000002
MDR : 0x7fffffa8 (before memory access)
MDR : 0x7fffffa8 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 858 :-
Fetch:
PC : 0x00000010
IR : 0xff810113
Decode:
RA : 0x00000080
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Write Back:
RY : 0x00000002
Rd : 5

Clock cycle 859 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x00000002
Memory Access:
MAR : 0x00000000
MDR : 0x00000002 (before memory access)
MDR : 0x00000002 (after memory access)

Clock cycle 860 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffa8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000002
Rd : 8

Clock cycle 861 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffa8
RB : 0x00000000
Execute:
RZ : 0x7fffffa8
RM : 0x00000010
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000010
Rd : 0

Clock cycle 862 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffa8
RB : 0x10000000
Execute:
RZ : 0x7fffffac
RM : 0x00000000
Memory Access:
MAR : 0x7fffffa8
MDR : 0x00000000 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 863 :-
Fetch:
PC : 0x00000090
IR : 0x10000517
Execute:
RZ : 0x7fffffb0
RM : 0x00000002
Memory Access:
MAR : 0x7fffffac
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000002
Rd : 11

Clock cycle 864 :-
Fetch:
PC : 0x00000090
IR : 0x10000517
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffb0
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 865 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffb0
Write Back:
RY : 0x7fffffb0
Rd : 2

Clock cycle 866 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffb0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffb0
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 867 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffb0
RB : 0x00000000
Execute:
RZ : 0x7fffffb0
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 868 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffb0
RB : 0x10000000
Execute:
RZ : 0x7fffffb4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffb0
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 869 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7fffffb8
RM : 0x00000003
Memory Access:
MAR : 0x7fffffb4
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000003
Rd : 11

Clock cycle 870 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffb8
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 871 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffb8
Write Back:
RY : 0x7fffffb8
Rd : 2

Clock cycle 872 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffb8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffb8
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 873 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffb8
RB : 0x00000000
Execute:
RZ : 0x7fffffb8
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 874 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffb8
RB : 0x10000000
Execute:
RZ : 0x7fffffbc
RM : 0x00000000
Memory Access:
MAR : 0x7fffffb8
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 875 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7fffffc0
RM : 0x00000004
Memory Access:
MAR : 0x7fffffbc
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000004
Rd : 11

Clock cycle 876 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffc0
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 877 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffc0
Write Back:
RY : 0x7fffffc0
Rd : 2

Clock cycle 878 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffc0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffc0
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 879 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffc0
RB : 0x00000000
Execute:
RZ : 0x7fffffc0
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 880 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffc0
RB : 0x10000000
Execute:
RZ : 0x7fffffc4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffc0
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 881 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7fffffc8
RM : 0x00000005
Memory Access:
MAR : 0x7fffffc4
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000005
Rd : 11

Clock cycle 882 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffc8
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 883 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffc8
Write Back:
RY : 0x7fffffc8
Rd : 2

Clock cycle 884 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffc8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffc8
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 885 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffc8
RB : 0x00000000
Execute:
RZ : 0x7fffffc8
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 886 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffc8
RB : 0x10000000
Execute:
RZ : 0x7fffffcc
RM : 0x00000000
Memory Access:
MAR : 0x7fffffc8
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 887 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7fffffd0
RM : 0x00000006
Memory Access:
MAR : 0x7fffffcc
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000006
Rd : 11

Clock cycle 888 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffd0
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 889 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffd0
Write Back:
RY : 0x7fffffd0
Rd : 2

Clock cycle 890 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffd0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffd0
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 891 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffd0
RB : 0x00000000
Execute:
RZ : 0x7fffffd0
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 892 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffd0
RB : 0x10000000
Execute:
RZ : 0x7fffffd4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffd0
MDR : 0x00000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 893 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7fffffd8
RM : 0x00000007
Memory Access:
MAR : 0x7fffffd4
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000007
Rd : 11

Clock cycle 894 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffd8
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 895 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffd8
Write Back:
RY : 0x7fffffd8
Rd : 2

Clock cycle 896 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffd8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffd8
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 897 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffd8
RB : 0x00000000
Execute:
RZ : 0x7fffffd8
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 898 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffd8
RB : 0x10000000
Execute:
RZ : 0x7fffffdc
RM : 0x00000000
Memory Access:
MAR : 0x7fffffd8
MDR : 0x00000000 (before memory access)
MDR : 0x00000008 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 899 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7fffffe0
RM : 0x00000008
Memory Access:
MAR : 0x7fffffdc
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000008
Rd : 11

Clock cycle 900 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffe0
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 901 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffe0
Write Back:
RY : 0x7fffffe0
Rd : 2

Clock cycle 902 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffe0
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffe0
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 903 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffe0
RB : 0x00000000
Execute:
RZ : 0x7fffffe0
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 904 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffe0
RB : 0x10000000
Execute:
RZ : 0x7fffffe4
RM : 0x00000000
Memory Access:
MAR : 0x7fffffe0
MDR : 0x00000000 (before memory access)
MDR : 0x00000009 (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 905 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7fffffe8
RM : 0x00000009
Memory Access:
MAR : 0x7fffffe4
MDR : 0x00000000 (before memory access)
MDR : 0x00000080 (after memory access)
Write Back:
RY : 0x00000009
Rd : 11

Clock cycle 906 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000080
RB : 0x00000000
Memory Access:
MAR : 0x7fffffe8
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x00000080
Rd : 1

Clock cycle 907 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000080
RM : 0x7fffffe8
Write Back:
RY : 0x7fffffe8
Rd : 2

Clock cycle 908 :-
Fetch:
PC : 0x00000084
IR : 0x00412083
Decode:
RA : 0x7fffffe8
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7fffffe8
Memory Access:
MAR : 0x00000080
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 909 :-
Fetch:
PC : 0x00000088
IR : 0x00810113
Decode:
RA : 0x7fffffe8
RB : 0x00000000
Execute:
RZ : 0x7fffffe8
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 910 :-
Fetch:
PC : 0x0000008c
IR : 0x00008067
Decode:
RA : 0x7fffffe8
RB : 0x10000000
Execute:
RZ : 0x7fffffec
RM : 0x00000000
Memory Access:
MAR : 0x7fffffe8
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 911 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Execute:
RZ : 0x7ffffff0
RM : 0x0000000a
Memory Access:
MAR : 0x7fffffec
MDR : 0x00000000 (before memory access)
MDR : 0x000000a4 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 11

Clock cycle 912 :-
Fetch:
PC : 0x00000080
IR : 0x00012583
Decode:
RA : 0x000000a4
RB : 0x00000000
Memory Access:
MAR : 0x7ffffff0
MDR : 0x10000000 (before memory access)
MDR : 0x10000000 (after memory access)
Write Back:
RY : 0x000000a4
Rd : 1

Clock cycle 913 :-
Fetch:
PC : 0x000000a4
IR : 0x0001a283
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x000000a4
RM : 0x7ffffff0
Write Back:
RY : 0x7ffffff0
Rd : 2

Clock cycle 914 :-
Fetch:
PC : 0x000000a8
IR : 0x0041a303
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x7ffffff0
Memory Access:
MAR : 0x000000a4
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)

Clock cycle 915 :-
Fetch:
PC : 0x000000ac
IR : 0x0081a383
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000000
RM : 0x00000090
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000090
Rd : 0

Clock cycle 916 :-
Fetch:
PC : 0x000000b0
IR : 0x00c1a403
Decode:
RA : 0x10000000
RB : 0x10000000
Execute:
RZ : 0x10000004
RM : 0x00000000
Memory Access:
MAR : 0x10000000
MDR : 0x00000000 (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x00000000
Rd : 0

Clock cycle 917 :-
Fetch:
PC : 0x000000b4
IR : 0x0101a483
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000008
RM : 0x0000000c
Memory Access:
MAR : 0x10000004
MDR : 0x00000000 (before memory access)
MDR : 0x0000000a (after memory access)
Write Back:
RY : 0x0000000c
Rd : 5

Clock cycle 918 :-
Fetch:
PC : 0x000000b8
IR : 0x0141a503
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000000c
RM : 0x0000000a
Memory Access:
MAR : 0x10000008
MDR : 0x10000000 (before memory access)
MDR : 0x00000007 (after memory access)
Write Back:
RY : 0x0000000a
Rd : 6

Clock cycle 919 :-
Fetch:
PC : 0x000000bc
IR : 0x0181a583
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000010
RM : 0x00000007
Memory Access:
MAR : 0x1000000c
MDR : 0x00000000 (before memory access)
MDR : 0x00000006 (after memory access)
Write Back:
RY : 0x00000007
Rd : 7

Clock cycle 920 :-
Fetch:
PC : 0x000000c0
IR : 0x01c1a603
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000014
RM : 0x00000006
Memory Access:
MAR : 0x10000010
MDR : 0x00000000 (before memory access)
MDR : 0x00000005 (after memory access)
Write Back:
RY : 0x00000006
Rd : 8

Clock cycle 921 :-
Fetch:
PC : 0x000000c4
IR : 0x0201a683
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000018
RM : 0x00000005
Memory Access:
MAR : 0x10000014
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000005
Rd : 9

Clock cycle 922 :-
Fetch:
PC : 0x000000c8
IR : 0x0241a703
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x1000001c
RM : 0x00000004
Memory Access:
MAR : 0x10000018
MDR : 0x00000000 (before memory access)
MDR : 0x00000004 (after memory access)
Write Back:
RY : 0x00000004
Rd : 10

Clock cycle 923 :-
Fetch:
PC : 0x000000cc
IR : 0x00500013
Decode:
RA : 0x10000000
RB : 0x00000000
Execute:
RZ : 0x10000020
RM : 0x00000004
Memory Access:
MAR : 0x1000001c
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x00000004
Rd : 11

Clock cycle 924 :-
Fetch:
PC : 0x000000d0
IR : 0x00000033
Decode:
RA : 0x00000000
RB : 0x0000000c
Execute:
RZ : 0x10000024
RM : 0x00000003
Memory Access:
MAR : 0x10000020
MDR : 0x00000000 (before memory access)
MDR : 0x00000003 (after memory access)
Write Back:
RY : 0x00000003
Rd : 12

Clock cycle 925 :-
Fetch:
PC : 0x000000d4
IR : 0xffffffff
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000005
RM : 0x00000003
Memory Access:
MAR : 0x10000024
MDR : 0x00000000 (before memory access)
MDR : 0x00000002 (after memory access)
Write Back:
RY : 0x00000003
Rd : 13

Clock cycle 926 :-
Fetch:
PC : 0x000000d8
IR : 0x00000000
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000002
Memory Access:
MAR : 0x00000005
MDR : 0x0000000c (before memory access)
MDR : 0x0000000c (after memory access)
Write Back:
RY : 0x00000002
Rd : 14

Clock cycle 927 :-
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000005
Memory Access:
MAR : 0x00000000
MDR : 0x00000000 (before memory access)
MDR : 0x00000000 (after memory access)
Write Back:
RY : 0x00000005
Rd : 0

Clock cycle 928 :-
Decode:
RA : 0x00000000
RB : 0x00000000
Execute:
RZ : 0x00000000
RM : 0x00000000
Write Back:
RY : 0x00000000
Rd : 0
