

================================================================
== Vivado HLS Report for 'conv1x1'
================================================================
* Date:           Mon Sep  6 00:45:16 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.977 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    57608|   230408| 0.288 ms | 1.152 ms |  57608|  230408|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+----------+----------+-------+--------+---------+
        |                              |                    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
        +------------------------------+--------------------+---------+---------+----------+----------+-------+--------+---------+
        |grp_matrix_vector_unit_fu_46  |matrix_vector_unit  |    57606|   230406| 0.288 ms | 1.152 ms |  57606|  230406|   none  |
        +------------------------------+--------------------+---------+---------+----------+----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        3|     12|      681|      816|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       75|    -|
|Register             |        -|      -|       38|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|     12|      719|      893|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |grp_matrix_vector_unit_fu_46  |matrix_vector_unit  |        3|     12|  681|  816|    0|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                         |                    |        3|     12|  681|  816|    0|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |in_V_V_read     |   9|          2|    1|          2|
    |out_V_V_write   |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |reps_blk_n      |   9|          2|    1|          2|
    |reps_out_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  75|         16|    7|         16|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |grp_matrix_vector_unit_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |reps_read_reg_59                           |  32|   0|   32|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  38|   0|   38|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    conv1x1   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    conv1x1   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    conv1x1   | return value |
|start_full_n     |  in |    1| ap_ctrl_hs |    conv1x1   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    conv1x1   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    conv1x1   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    conv1x1   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    conv1x1   | return value |
|start_out        | out |    1| ap_ctrl_hs |    conv1x1   | return value |
|start_write      | out |    1| ap_ctrl_hs |    conv1x1   | return value |
|in_V_V_dout      |  in |   32|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din      | out |   64|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |     reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |     reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |     reps     |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |   reps_out   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

