
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
Œ
+Loading parts and site information from %s
36*device2H
4/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
™
!Parsing RTL primitives file [%s]
14*netlist2^
J/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
¢
*Finished parsing RTL primitives file [%s]
11*netlist2^
J/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
 
Command: %s
53*	vivadotcl2x
dsynth_design -top vivado_activity_thread -part xc7z045ffg900-2 -no_lc -no_iobuf -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 755.699 ; gain = 148.391
2default:default
´
synthesizing module '%s'638*oasys2*
vivado_activity_thread2default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
572default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter AddressRange bound to: 1000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
Ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2=
)vivado_activity_thread_thread_result_buff2default:default2É
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_thread_result_buff.vhd2default:default2
772default:default2(
thread_result_buff_U2default:default2=
)vivado_activity_thread_thread_result_buff2default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3682default:default8@Z8-3491
ê
synthesizing module '%s'638*oasys2M
9vivado_activity_thread_thread_result_buff__parameterized02default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_thread_result_buff.vhd2default:default2
922default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter AddressRange bound to: 1000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
ý
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2A
-vivado_activity_thread_thread_result_buff_ram2default:default2É
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_thread_result_buff.vhd2default:default2
132default:default2C
/vivado_activity_thread_thread_result_buff_ram_U2default:default2A
-vivado_activity_thread_thread_result_buff_ram2default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_thread_result_buff.vhd2default:default2
1072default:default8@Z8-3491
Þ
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_thread_result_buff_ram2default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_thread_result_buff.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter awidth bound to: 10 - type: integer 
2default:default
W
%s*synth2H
4	Parameter mem_size bound to: 1000 - type: integer 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2A
-vivado_activity_thread_thread_result_buff_ram2default:default2
12default:default2
12default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_thread_result_buff.vhd2default:default2
312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2M
9vivado_activity_thread_thread_result_buff__parameterized02default:default2
22default:default2
12default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_thread_result_buff.vhd2default:default2
922default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp2default:default2×
Â/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
112default:default2N
:vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U12default:default2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp2default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3822default:default8@Z8-3491
†
synthesizing module '%s'638*oasys2[
Gvivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized02default:default2Ù
Â/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
302default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
Ù
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2˜
ƒ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_stub.v2default:default2
162default:default2C
/vivado_activity_thread_ap_faddfsub_2_full_dsp_u2default:default2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2Ù
Â/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
622default:default8@Z8-3491
­
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2š
ƒ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_stub.v2default:default2
162default:default8@Z8-638
Á
%done synthesizing module '%s' (%s#%s)256*oasys2[
Gvivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized02default:default2
32default:default2
12default:default2Ù
Â/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
302default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ƒ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2F
2vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp2default:default2Ò
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
112default:default2I
5vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U22default:default2F
2vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp2default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3982default:default8@Z8-3491
ü
synthesizing module '%s'638*oasys2V
Bvivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized02default:default2Ô
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2Ž
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_fmul_1_max_dsp_u2default:default2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2Ô
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
562default:default8@Z8-3491
ž
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_stub.v2default:default2
162default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2V
Bvivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized02default:default2
42default:default2
12default:default2Ô
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
292default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2?
+vivado_activity_thread_fdiv_32ns_32ns_32_122default:default2Ë
¶/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_12.vhd2default:default2
112default:default2B
.vivado_activity_thread_fdiv_32ns_32ns_32_12_U32default:default2?
+vivado_activity_thread_fdiv_32ns_32ns_32_122default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4132default:default8@Z8-3491
î
synthesizing module '%s'638*oasys2O
;vivado_activity_thread_fdiv_32ns_32ns_32_12__parameterized02default:default2Í
¶/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_12.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_fdiv_10_no_dsp2default:default2Ž
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_10_no_dsp/vivado_activity_thread_ap_fdiv_10_no_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_fdiv_10_no_dsp_u2default:default2<
(vivado_activity_thread_ap_fdiv_10_no_dsp2default:default2Í
¶/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_12.vhd2default:default2
562default:default8@Z8-3491
ž
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fdiv_10_no_dsp2default:default2
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_10_no_dsp/vivado_activity_thread_ap_fdiv_10_no_dsp_stub.v2default:default2
162default:default8@Z8-638
©
%done synthesizing module '%s' (%s#%s)256*oasys2O
;vivado_activity_thread_fdiv_32ns_32ns_32_12__parameterized02default:default2
52default:default2
12default:default2Í
¶/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_12.vhd2default:default2
292default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
Û
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_fptrunc_64ns_32_32default:default2È
³/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
112default:default2?
+vivado_activity_thread_fptrunc_64ns_32_3_U42default:default2<
(vivado_activity_thread_fptrunc_64ns_32_32default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4282default:default8@Z8-3491
è
synthesizing module '%s'638*oasys2L
8vivado_activity_thread_fptrunc_64ns_32_3__parameterized02default:default2Ê
³/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
272default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2’
ý/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_stub.v2default:default2
162default:default2@
,vivado_activity_thread_ap_fptrunc_1_no_dsp_u2default:default2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2Ê
³/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
492default:default8@Z8-3491
¤
synthesizing module '%s'638*oasys2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2”
ý/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_stub.v2default:default2
162default:default8@Z8-638
£
%done synthesizing module '%s' (%s#%s)256*oasys2L
8vivado_activity_thread_fptrunc_64ns_32_3__parameterized02default:default2
62default:default2
12default:default2Ê
³/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
272default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
Ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2:
&vivado_activity_thread_fpext_32ns_64_32default:default2Æ
±/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
112default:default2=
)vivado_activity_thread_fpext_32ns_64_3_U52default:default2:
&vivado_activity_thread_fpext_32ns_64_32default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4412default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys2J
6vivado_activity_thread_fpext_32ns_64_3__parameterized02default:default2È
±/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
272default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
¯
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2Ž
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_fpext_1_no_dsp_u2default:default2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2È
±/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
492default:default8@Z8-3491
ž
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_stub.v2default:default2
162default:default8@Z8-638
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2J
6vivado_activity_thread_fpext_32ns_64_3__parameterized02default:default2
72default:default2
12default:default2È
±/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
272default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_WIDTH bound to: 1 - type: integer 
2default:default
ß
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2É
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
112default:default2@
,vivado_activity_thread_fcmp_32ns_32ns_1_3_U62default:default2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4542default:default8@Z8-3491
ê
synthesizing module '%s'638*oasys2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
302default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_WIDTH bound to: 1 - type: integer 
2default:default
­
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2Œ
÷/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v2default:default2
162default:default2=
)vivado_activity_thread_ap_fcmp_1_no_dsp_u2default:default2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
792default:default8@Z8-3491
›
synthesizing module '%s'638*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2Ž
÷/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v2default:default2
162default:default8@Z8-638
£
0Net %s in module/entity %s does not have driver.3422*oasys2
	op_tvalid2default:default2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
702default:default8@Z8-3848
¥
%done synthesizing module '%s' (%s#%s)256*oasys2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2
82default:default2
12default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
302default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
ƒ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2F
2vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp2default:default2Ò
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
112default:default2I
5vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U72default:default2F
2vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp2default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4702default:default8@Z8-3491
ü
synthesizing module '%s'638*oasys2V
Bvivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized02default:default2Ô
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2Ž
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_dmul_3_max_dsp_u2default:default2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2Ô
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
562default:default8@Z8-3491
ž
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2
ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_stub.v2default:default2
162default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2V
Bvivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized02default:default2
92default:default2
12default:default2Ô
½/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
292default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 15 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2H
4vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp2default:default2Ô
¿/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
112default:default2K
7vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U82default:default2H
4vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp2default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4852default:default8@Z8-3491
€
synthesizing module '%s'638*oasys2X
Dvivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized02default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 15 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
Ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2’
ý/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_stub.v2default:default2
162default:default2@
,vivado_activity_thread_ap_dexp_13_full_dsp_u2default:default2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
512default:default8@Z8-3491
¤
synthesizing module '%s'638*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2”
ý/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_stub.v2default:default2
162default:default8@Z8-638
¼
%done synthesizing module '%s' (%s#%s)256*oasys2X
Dvivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized02default:default2
102default:default2
12default:default2Ö
¿/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
292default:default8@Z8-256
ð
%done synthesizing module '%s' (%s#%s)256*oasys2*
vivado_activity_thread2default:default2
112default:default2
12default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
572default:default8@Z8-256
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_rsp_read2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2!
a_address[31]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2!
a_address[30]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[31]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[30]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[29]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[28]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[27]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[26]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[25]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[24]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[23]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[22]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[21]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[20]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[19]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[18]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[17]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[16]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[15]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[14]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[13]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[12]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[11]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[10]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[9]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[8]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[7]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[6]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[5]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[4]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[3]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[2]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[1]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[0]2default:default2
02default:defaultZ8-3917
‰
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2!
a_rsp_empty_n2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[31]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[30]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[29]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[28]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[27]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[26]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[25]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[24]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[23]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[22]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[21]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[20]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[19]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[18]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[17]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[16]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[15]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[14]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[13]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[12]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[11]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2 
a_datain[10]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[9]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[8]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[7]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[6]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[5]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[4]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[3]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[2]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[1]2default:defaultZ8-3331
‡
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2
a_datain[0]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[31]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[30]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[29]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[28]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[27]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[26]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[25]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[24]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[23]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[22]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[21]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[20]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[19]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[18]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[17]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[16]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[15]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[14]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[13]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[12]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[11]2default:defaultZ8-3331
—
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[10]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[9]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[8]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[7]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[6]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[5]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[4]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[3]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[2]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[1]2default:defaultZ8-3331
–
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[0]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[31]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[30]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[29]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[28]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[27]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[26]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[25]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[24]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[23]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[22]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[21]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[20]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[19]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[18]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[17]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[16]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[15]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[14]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[13]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[12]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[11]2default:defaultZ8-3331
Ÿ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[10]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[9]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[8]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[7]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[6]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[5]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[4]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[3]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[2]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[1]2default:defaultZ8-3331
ž
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[0]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[31]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[30]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[29]2default:defaultZ8-3331
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33312default:default2
1002default:defaultZ17-14
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 791.520 ; gain = 184.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
Ÿ
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml2default:defaultZ21-13
 
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml2default:defaultZ21-11
 
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ž
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
œ
Loading package from %s
16*device2k
W/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml2default:defaultZ21-16
“
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.4/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
í
Parsing XDC File [%s]
179*designutils2¶
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:defaultZ20-179
ð
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2¸
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:default2
12default:default8@Z12-2286
ö
Finished Parsing XDC File [%s]
178*designutils2¶
¡/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:defaultZ20-178
÷
Parsing XDC File [%s]
179*designutils2À
«/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
€
Finished Parsing XDC File [%s]
178*designutils2À
«/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1091.664 ; gain = 484.355
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1091.664 ; gain = 484.355
2default:default
™
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2*
vivado_activity_thread2default:defaultZ8-802
£
0Net %s in module/entity %s does not have driver.3422*oasys2
	op_tvalid2default:default2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2Ë
´/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
702default:default8@Z8-3848
Ï
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2

sequential2default:default2*
vivado_activity_thread2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
}
%s*synth2n
ZPart Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1163.016 ; gain = 555.707
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 19    
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              31K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  52 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  53 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 21    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
B
%s*synth23
Module vivado_activity_thread 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  53 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  52 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 21    
2default:default
Y
%s*synth2J
6Module vivado_activity_thread_thread_result_buff_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              31K Bit         RAMs := 1     
2default:default
e
%s*synth2V
BModule vivado_activity_thread_thread_result_buff__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
s
%s*synth2d
PModule vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
n
%s*synth2_
KModule vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
g
%s*synth2X
DModule vivado_activity_thread_fdiv_32ns_32ns_32_12__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
d
%s*synth2U
AModule vivado_activity_thread_fptrunc_64ns_32_3__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
b
%s*synth2S
?Module vivado_activity_thread_fpext_32ns_64_3__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
e
%s*synth2V
BModule vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
n
%s*synth2_
KModule vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
p
%s*synth2a
MModule vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
¸
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\isIter0_reg_516_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2A
-\ap_reg_ppstg_isIter0_reg_516_pp0_it1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys25
!\thread_result_00data_reg_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys25
!\thread_result_00data_reg_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys25
!\thread_result_00data_reg_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys25
!\thread_result_00data_reg_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_rsp_read2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2!
a_address[31]2default:default2
02default:defaultZ8-3917
ª
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2!
a_address[30]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[31]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[30]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[29]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[28]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[27]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[26]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[25]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[24]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[23]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[22]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[21]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[20]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[19]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[18]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[17]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[16]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[15]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[14]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[13]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[12]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[11]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2

a_size[10]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[9]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[8]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[7]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[6]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[5]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[4]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[3]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[2]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[1]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2
	a_size[0]2default:default2
02default:defaultZ8-3917
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1164.012 ; gain = 556.703
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
ø
%s*synth2è
Ó+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+------------------------------------------------------+
2default:default
ù
%s*synth2é
Ô|Module Name                                   | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name                                    | 
2default:default
ø
%s*synth2è
Ó+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+------------------------------------------------------+
2default:default
ù
%s*synth2é
Ô|vivado_activity_thread_thread_result_buff_ram | ram_reg    | 1 K X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A  | 0      | 1      | vivado_activity_thread_thread_result_buff_ram/extram | 
2default:default
ù
%s*synth2é
Ô+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+------------------------------------------------------+

2default:default
Æ
%s*synth2¶
¡Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[0] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[1] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[2] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[3] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[4] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[5] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[6] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[7] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[8] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[9] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[10] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[11] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[12] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[13] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[14] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[15] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[16] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[17] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[18] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[19] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[20] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[21] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[22] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[23] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[24] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[25] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[26] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[27] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[28] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[29] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[30] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[31] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[3] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[4] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[1] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[0] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[2] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[0] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[1] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[2] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[3] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[4] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[5] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[6] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[7] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[8] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[9] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[10] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[11] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[12] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[13] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[14] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[15] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[16] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[17] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[18] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[19] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[20] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[21] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[22] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[23] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[24] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[25] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[26] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[27] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[28] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[29] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[30] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[31] 2default:defaultZ8-3333
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[31] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[30] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[29] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[28] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[27] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[26] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[25] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[24] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[23] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[22] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[21] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[20] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[19] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[18] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[17] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[16] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[15] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[14] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[13] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[12] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[11] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[10] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[9] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[8] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[7] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[6] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[5] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[4] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[3] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[2] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/din1_buf1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[31] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[30] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[29] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[28] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[27] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[26] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[25] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[24] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[23] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[22] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[21] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[20] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[19] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[18] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[17] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[16] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[15] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[14] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[13] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[12] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[11] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[10] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[9] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[8] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[7] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[6] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[5] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[4] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[3] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[2] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/din1_buf1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[4] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[3] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[2] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/opcode_buf1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
©
%s*synth2™
„Wrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[31] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[30] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[29] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[28] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[27] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[26] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[25] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[24] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[23] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[22] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[21] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[20] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[19] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[18] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[17] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[16] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[15] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[14] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[13] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[12] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[11] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2=
)\thread_result_buff_load_reg_520_reg[10] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2<
(\thread_result_buff_load_reg_520_reg[9] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2<
(\thread_result_buff_load_reg_520_reg[8] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2<
(\thread_result_buff_load_reg_520_reg[7] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
Þ
*BlackBox module %s has unconnected pin %s
3599*oasys2l
X\vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/vivado_activity_thread_ap_fcmp_1_no_dsp_u 2default:default2+
s_axis_operation_tvalid2default:defaultZ8-4442
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
f
%s*synth2W
C|      |BlackBox name                                 |Instances |
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
f
%s*synth2W
C|1     |vivado_activity_thread_ap_dexp_13_full_dsp    |         1|
2default:default
f
%s*synth2W
C|2     |vivado_activity_thread_ap_fptrunc_1_no_dsp    |         1|
2default:default
f
%s*synth2W
C|3     |vivado_activity_thread_ap_fcmp_1_no_dsp       |         1|
2default:default
f
%s*synth2W
C|4     |vivado_activity_thread_ap_fmul_1_max_dsp      |         1|
2default:default
f
%s*synth2W
C|5     |vivado_activity_thread_ap_faddfsub_2_full_dsp |         1|
2default:default
f
%s*synth2W
C|6     |vivado_activity_thread_ap_dmul_3_max_dsp      |         1|
2default:default
f
%s*synth2W
C|7     |vivado_activity_thread_ap_fdiv_10_no_dsp      |         1|
2default:default
f
%s*synth2W
C|8     |vivado_activity_thread_ap_fpext_1_no_dsp      |         1|
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
g
%s*synth2X
D|      |Cell                                               |Count |
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
g
%s*synth2X
D|1     |vivado_activity_thread_ap_dexp_13_full_dsp_bbox    |     1|
2default:default
g
%s*synth2X
D|2     |vivado_activity_thread_ap_dmul_3_max_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|3     |vivado_activity_thread_ap_faddfsub_2_full_dsp_bbox |     1|
2default:default
g
%s*synth2X
D|4     |vivado_activity_thread_ap_fcmp_1_no_dsp_bbox       |     1|
2default:default
g
%s*synth2X
D|5     |vivado_activity_thread_ap_fdiv_10_no_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|6     |vivado_activity_thread_ap_fmul_1_max_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|7     |vivado_activity_thread_ap_fpext_1_no_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|8     |vivado_activity_thread_ap_fptrunc_1_no_dsp_bbox    |     1|
2default:default
g
%s*synth2X
D|9     |LUT1                                               |     4|
2default:default
g
%s*synth2X
D|10    |LUT2                                               |     9|
2default:default
g
%s*synth2X
D|11    |LUT3                                               |    55|
2default:default
g
%s*synth2X
D|12    |LUT4                                               |     7|
2default:default
g
%s*synth2X
D|13    |LUT5                                               |    77|
2default:default
g
%s*synth2X
D|14    |LUT6                                               |    37|
2default:default
g
%s*synth2X
D|15    |RAMB36E1_2                                         |     1|
2default:default
g
%s*synth2X
D|16    |FDRE                                               |  1029|
2default:default
g
%s*synth2X
D|17    |FDSE                                               |    10|
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
¼
%s*synth2¬
—+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
2default:default
¼
%s*synth2¬
—|      |Instance                                                     |Module                                                                  |Cells |
2default:default
¼
%s*synth2¬
—+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
2default:default
¼
%s*synth2¬
—|1     |top                                                          |                                                                        |  1565|
2default:default
¼
%s*synth2¬
—|2     |  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8    |vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0    |   129|
2default:default
¼
%s*synth2¬
—|3     |  vivado_activity_thread_fptrunc_64ns_32_3_U4                |vivado_activity_thread_fptrunc_64ns_32_3__parameterized0                |    97|
2default:default
¼
%s*synth2¬
—|4     |  vivado_activity_thread_fcmp_32ns_32ns_1_3_U6               |vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0               |    42|
2default:default
¼
%s*synth2¬
—|5     |  vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2      |vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0      |    97|
2default:default
¼
%s*synth2¬
—|6     |  vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U1 |vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0 |   163|
2default:default
¼
%s*synth2¬
—|7     |  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U7      |vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0      |   193|
2default:default
¼
%s*synth2¬
—|8     |  thread_result_buff_U                                       |vivado_activity_thread_thread_result_buff__parameterized0               |    21|
2default:default
¼
%s*synth2¬
—|9     |    vivado_activity_thread_thread_result_buff_ram_U          |vivado_activity_thread_thread_result_buff_ram                           |    21|
2default:default
¼
%s*synth2¬
—|10    |  vivado_activity_thread_fdiv_32ns_32ns_32_12_U3             |vivado_activity_thread_fdiv_32ns_32ns_32_12__parameterized0             |    65|
2default:default
¼
%s*synth2¬
—|11    |  vivado_activity_thread_fpext_32ns_64_3_U5                  |vivado_activity_thread_fpext_32ns_64_3__parameterized0                  |   130|
2default:default
¼
%s*synth2¬
—+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 1 critical warnings and 786 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.066 ; gain = 598.758
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
12default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1272default:default2
2722default:default2
12default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:292default:default2
00:00:292default:default2
1588.5432default:default2
884.8402default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1592.598 ; gain = 4.051
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue May 20 10:40:32 20142default:defaultZ17-206