Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Sep  5 14:34:52 2020
| Host         : ECE-D09200 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testcase6_adc_timing_summary_routed.rpt -pb testcase6_adc_timing_summary_routed.pb -rpx testcase6_adc_timing_summary_routed.rpx -warn_on_violation
| Design       : testcase6_adc
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_currentState_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.236        0.000                      0                  105        0.130        0.000                      0                  105        1.100        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk_p                {0.000 2.500}        5.000           200.000         
  clk_50M_clk_core       {0.000 10.000}       20.000          50.000          
  clkfbout_clk_core      {0.000 2.500}        5.000           200.000         
  scan_clk_10M_clk_core  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_50M_clk_core             8.236        0.000                      0                   34        0.274        0.000                      0                   34        9.600        0.000                       0                    21  
  clkfbout_clk_core                                                                                                                                                        3.592        0.000                       0                     3  
  scan_clk_10M_clk_core       47.937        0.000                      0                   71        0.130        0.000                      0                   71       49.650        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M_clk_core       scan_clk_10M_clk_core       17.763        0.000                      0                    2        0.144        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M_clk_core
  To Clock:  clk_50M_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        1.379ns  (logic 0.413ns (29.947%)  route 0.966ns (70.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 19.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.609     8.774    sys_clk_OBUF
    SLICE_X169Y178       FDPE                                         r  FSM_onehot_currentState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y178       FDPE (Prop_fdpe_C_Q)         0.228     9.002 r  FSM_onehot_currentState_reg[0]/Q
                         net (fo=7, routed)           0.341     9.343    WE_fromTop_mavArray
    SLICE_X171Y177       LUT2 (Prop_lut2_I0_O)        0.049     9.392 r  idle_counter[6]_i_2/O
                         net (fo=8, routed)           0.299     9.691    idle_counter
    SLICE_X168Y177       LUT6 (Prop_lut6_I0_O)        0.136     9.827 r  idle_counter[6]_i_1/O
                         net (fo=6, routed)           0.326    10.153    idle_counter[6]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.530    19.252    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[1]/C
                         clock pessimism             -0.509    18.743    
                         clock uncertainty           -0.073    18.670    
    SLICE_X168Y177       FDRE (Setup_fdre_C_R)       -0.281    18.389    idle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        1.379ns  (logic 0.413ns (29.947%)  route 0.966ns (70.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 19.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.609     8.774    sys_clk_OBUF
    SLICE_X169Y178       FDPE                                         r  FSM_onehot_currentState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y178       FDPE (Prop_fdpe_C_Q)         0.228     9.002 r  FSM_onehot_currentState_reg[0]/Q
                         net (fo=7, routed)           0.341     9.343    WE_fromTop_mavArray
    SLICE_X171Y177       LUT2 (Prop_lut2_I0_O)        0.049     9.392 r  idle_counter[6]_i_2/O
                         net (fo=8, routed)           0.299     9.691    idle_counter
    SLICE_X168Y177       LUT6 (Prop_lut6_I0_O)        0.136     9.827 r  idle_counter[6]_i_1/O
                         net (fo=6, routed)           0.326    10.153    idle_counter[6]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.530    19.252    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[3]/C
                         clock pessimism             -0.509    18.743    
                         clock uncertainty           -0.073    18.670    
    SLICE_X168Y177       FDRE (Setup_fdre_C_R)       -0.281    18.389    idle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        1.379ns  (logic 0.413ns (29.947%)  route 0.966ns (70.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 19.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.609     8.774    sys_clk_OBUF
    SLICE_X169Y178       FDPE                                         r  FSM_onehot_currentState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y178       FDPE (Prop_fdpe_C_Q)         0.228     9.002 r  FSM_onehot_currentState_reg[0]/Q
                         net (fo=7, routed)           0.341     9.343    WE_fromTop_mavArray
    SLICE_X171Y177       LUT2 (Prop_lut2_I0_O)        0.049     9.392 r  idle_counter[6]_i_2/O
                         net (fo=8, routed)           0.299     9.691    idle_counter
    SLICE_X168Y177       LUT6 (Prop_lut6_I0_O)        0.136     9.827 r  idle_counter[6]_i_1/O
                         net (fo=6, routed)           0.326    10.153    idle_counter[6]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.530    19.252    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[4]/C
                         clock pessimism             -0.509    18.743    
                         clock uncertainty           -0.073    18.670    
    SLICE_X168Y177       FDRE (Setup_fdre_C_R)       -0.281    18.389    idle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        1.379ns  (logic 0.413ns (29.947%)  route 0.966ns (70.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 19.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.609     8.774    sys_clk_OBUF
    SLICE_X169Y178       FDPE                                         r  FSM_onehot_currentState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y178       FDPE (Prop_fdpe_C_Q)         0.228     9.002 r  FSM_onehot_currentState_reg[0]/Q
                         net (fo=7, routed)           0.341     9.343    WE_fromTop_mavArray
    SLICE_X171Y177       LUT2 (Prop_lut2_I0_O)        0.049     9.392 r  idle_counter[6]_i_2/O
                         net (fo=8, routed)           0.299     9.691    idle_counter
    SLICE_X168Y177       LUT6 (Prop_lut6_I0_O)        0.136     9.827 r  idle_counter[6]_i_1/O
                         net (fo=6, routed)           0.326    10.153    idle_counter[6]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.530    19.252    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[5]/C
                         clock pessimism             -0.509    18.743    
                         clock uncertainty           -0.073    18.670    
    SLICE_X168Y177       FDRE (Setup_fdre_C_R)       -0.281    18.389    idle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        1.379ns  (logic 0.413ns (29.947%)  route 0.966ns (70.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 19.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.609     8.774    sys_clk_OBUF
    SLICE_X169Y178       FDPE                                         r  FSM_onehot_currentState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y178       FDPE (Prop_fdpe_C_Q)         0.228     9.002 r  FSM_onehot_currentState_reg[0]/Q
                         net (fo=7, routed)           0.341     9.343    WE_fromTop_mavArray
    SLICE_X171Y177       LUT2 (Prop_lut2_I0_O)        0.049     9.392 r  idle_counter[6]_i_2/O
                         net (fo=8, routed)           0.299     9.691    idle_counter
    SLICE_X168Y177       LUT6 (Prop_lut6_I0_O)        0.136     9.827 r  idle_counter[6]_i_1/O
                         net (fo=6, routed)           0.326    10.153    idle_counter[6]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.530    19.252    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[6]/C
                         clock pessimism             -0.509    18.743    
                         clock uncertainty           -0.073    18.670    
    SLICE_X168Y177       FDRE (Setup_fdre_C_R)       -0.281    18.389    idle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        1.376ns  (logic 0.413ns (30.012%)  route 0.963ns (69.988%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 19.310 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.609     8.774    sys_clk_OBUF
    SLICE_X169Y178       FDPE                                         r  FSM_onehot_currentState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y178       FDPE (Prop_fdpe_C_Q)         0.228     9.002 r  FSM_onehot_currentState_reg[0]/Q
                         net (fo=7, routed)           0.341     9.343    WE_fromTop_mavArray
    SLICE_X171Y177       LUT2 (Prop_lut2_I0_O)        0.049     9.392 r  idle_counter[6]_i_2/O
                         net (fo=8, routed)           0.299     9.691    idle_counter
    SLICE_X168Y177       LUT6 (Prop_lut6_I0_O)        0.136     9.827 r  idle_counter[6]_i_1/O
                         net (fo=6, routed)           0.323    10.150    idle_counter[6]_i_1_n_0
    SLICE_X168Y176       FDRE                                         r  idle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    19.310    sys_clk_OBUF
    SLICE_X168Y176       FDRE                                         r  idle_counter_reg[2]/C
                         clock pessimism             -0.509    18.801    
                         clock uncertainty           -0.073    18.728    
    SLICE_X168Y176       FDRE (Setup_fdre_C_R)       -0.281    18.447    idle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        0.843ns  (logic 0.280ns (33.215%)  route 0.563ns (66.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 19.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.153ns = ( 8.847 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.681     8.847    sys_clk_OBUF
    SLICE_X171Y178       FDCE                                         r  FSM_onehot_currentState_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y178       FDCE (Prop_fdce_C_Q)         0.228     9.075 r  FSM_onehot_currentState_reg[2]/Q
                         net (fo=4, routed)           0.365     9.440    FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X171Y178       LUT3 (Prop_lut3_I2_O)        0.052     9.492 r  scan_counter[3]_i_1/O
                         net (fo=5, routed)           0.198     9.690    scan_counter[3]_i_1_n_0
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.528    19.251    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[0]/C
                         clock pessimism             -0.533    18.717    
                         clock uncertainty           -0.073    18.645    
    SLICE_X173Y178       FDCE (Setup_fdce_C_CE)      -0.290    18.355    scan_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.355    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        0.843ns  (logic 0.280ns (33.215%)  route 0.563ns (66.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 19.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.153ns = ( 8.847 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.681     8.847    sys_clk_OBUF
    SLICE_X171Y178       FDCE                                         r  FSM_onehot_currentState_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y178       FDCE (Prop_fdce_C_Q)         0.228     9.075 r  FSM_onehot_currentState_reg[2]/Q
                         net (fo=4, routed)           0.365     9.440    FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X171Y178       LUT3 (Prop_lut3_I2_O)        0.052     9.492 r  scan_counter[3]_i_1/O
                         net (fo=5, routed)           0.198     9.690    scan_counter[3]_i_1_n_0
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.528    19.251    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[1]/C
                         clock pessimism             -0.533    18.717    
                         clock uncertainty           -0.073    18.645    
    SLICE_X173Y178       FDCE (Setup_fdce_C_CE)      -0.290    18.355    scan_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.355    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        0.843ns  (logic 0.280ns (33.215%)  route 0.563ns (66.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 19.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.153ns = ( 8.847 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.681     8.847    sys_clk_OBUF
    SLICE_X171Y178       FDCE                                         r  FSM_onehot_currentState_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y178       FDCE (Prop_fdce_C_Q)         0.228     9.075 r  FSM_onehot_currentState_reg[2]/Q
                         net (fo=4, routed)           0.365     9.440    FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X171Y178       LUT3 (Prop_lut3_I2_O)        0.052     9.492 r  scan_counter[3]_i_1/O
                         net (fo=5, routed)           0.198     9.690    scan_counter[3]_i_1_n_0
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.528    19.251    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[2]/C
                         clock pessimism             -0.533    18.717    
                         clock uncertainty           -0.073    18.645    
    SLICE_X173Y178       FDCE (Setup_fdce_C_CE)      -0.290    18.355    scan_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.355    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 FSM_onehot_currentState_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M_clk_core rise@20.000ns - clk_50M_clk_core fall@10.000ns)
  Data Path Delay:        0.843ns  (logic 0.280ns (33.215%)  route 0.563ns (66.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 19.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.153ns = ( 8.847 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core fall edge)
                                                     10.000    10.000 f  
    E19                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    10.954 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    12.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309     4.726 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     6.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.516 f  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607     8.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043     8.165 f  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.681     8.847    sys_clk_OBUF
    SLICE_X171Y178       FDCE                                         r  FSM_onehot_currentState_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y178       FDCE (Prop_fdce_C_Q)         0.228     9.075 r  FSM_onehot_currentState_reg[2]/Q
                         net (fo=4, routed)           0.365     9.440    FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X171Y178       LUT3 (Prop_lut3_I2_O)        0.052     9.492 r  scan_counter[3]_i_1/O
                         net (fo=5, routed)           0.198     9.690    scan_counter[3]_i_1_n_0
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    15.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    17.169    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    17.252 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    18.687    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    18.723 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.528    19.251    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[3]/C
                         clock pessimism             -0.533    18.717    
                         clock uncertainty           -0.073    18.645    
    SLICE_X173Y178       FDCE (Setup_fdce_C_CE)      -0.290    18.355    scan_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.355    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  8.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 idle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.177ns (47.863%)  route 0.193ns (52.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.046ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y177       FDRE (Prop_fdre_C_Q)         0.107     0.102 r  idle_counter_reg[4]/Q
                         net (fo=7, routed)           0.193     0.295    idle_counter_reg_n_0_[4]
    SLICE_X168Y177       LUT5 (Prop_lut5_I4_O)        0.070     0.365 r  idle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    idle_counter[4]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.408     0.046    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[4]/C
                         clock pessimism             -0.051    -0.005    
    SLICE_X168Y177       FDRE (Hold_fdre_C_D)         0.096     0.091    idle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 idle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.434%)  route 0.282ns (65.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.086ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y177       FDRE (Prop_fdre_C_Q)         0.118     0.113 r  idle_counter_reg[1]/Q
                         net (fo=6, routed)           0.282     0.395    idle_counter_reg_n_0_[1]
    SLICE_X168Y176       LUT3 (Prop_lut3_I1_O)        0.030     0.425 r  idle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.425    idle_counter[2]_i_1_n_0
    SLICE_X168Y176       FDRE                                         r  idle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.448     0.086    sys_clk_OBUF
    SLICE_X168Y176       FDRE                                         r  idle_counter_reg[2]/C
                         clock pessimism             -0.029     0.057    
    SLICE_X168Y176       FDRE (Hold_fdre_C_D)         0.093     0.150    idle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 idle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.173ns (45.334%)  route 0.209ns (54.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.046ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y177       FDRE (Prop_fdre_C_Q)         0.107     0.102 r  idle_counter_reg[4]/Q
                         net (fo=7, routed)           0.209     0.311    idle_counter_reg_n_0_[4]
    SLICE_X168Y177       LUT6 (Prop_lut6_I4_O)        0.066     0.377 r  idle_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.377    idle_counter[5]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.408     0.046    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[5]/C
                         clock pessimism             -0.051    -0.005    
    SLICE_X168Y177       FDRE (Hold_fdre_C_D)         0.087     0.082    idle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 idle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.531%)  route 0.278ns (68.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.046ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X169Y177       FDRE                                         r  idle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y177       FDRE (Prop_fdre_C_Q)         0.100     0.095 r  idle_counter_reg[0]/Q
                         net (fo=7, routed)           0.278     0.373    idle_counter_reg_n_0_[0]
    SLICE_X168Y177       LUT4 (Prop_lut4_I0_O)        0.028     0.401 r  idle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    idle_counter[3]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.408     0.046    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[3]/C
                         clock pessimism             -0.040     0.006    
    SLICE_X168Y177       FDRE (Hold_fdre_C_D)         0.087     0.093    idle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 idle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.171ns (41.652%)  route 0.240ns (58.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.046ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y177       FDRE (Prop_fdre_C_Q)         0.107     0.102 f  idle_counter_reg[6]/Q
                         net (fo=5, routed)           0.240     0.342    idle_counter_reg_n_0_[6]
    SLICE_X169Y177       LUT6 (Prop_lut6_I0_O)        0.064     0.406 r  idle_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    idle_counter[0]_i_1_n_0
    SLICE_X169Y177       FDRE                                         r  idle_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.408     0.046    sys_clk_OBUF
    SLICE_X169Y177       FDRE                                         r  idle_counter_reg[0]/C
                         clock pessimism             -0.040     0.006    
    SLICE_X169Y177       FDRE (Hold_fdre_C_D)         0.060     0.066    idle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 idle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.129ns (28.104%)  route 0.330ns (71.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.046ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X169Y177       FDRE                                         r  idle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y177       FDRE (Prop_fdre_C_Q)         0.100     0.095 r  idle_counter_reg[0]/Q
                         net (fo=7, routed)           0.330     0.425    idle_counter_reg_n_0_[0]
    SLICE_X168Y177       LUT4 (Prop_lut4_I0_O)        0.029     0.454 r  idle_counter[6]_i_3/O
                         net (fo=1, routed)           0.000     0.454    idle_counter[6]_i_3_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.408     0.046    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[6]/C
                         clock pessimism             -0.040     0.006    
    SLICE_X168Y177       FDRE (Hold_fdre_C_D)         0.096     0.102    idle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 idle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.146ns (33.027%)  route 0.296ns (66.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.046ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y177       FDRE (Prop_fdre_C_Q)         0.118     0.113 r  idle_counter_reg[1]/Q
                         net (fo=6, routed)           0.296     0.409    idle_counter_reg_n_0_[1]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.028     0.437 r  idle_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.437    idle_counter[1]_i_1_n_0
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.408     0.046    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[1]/C
                         clock pessimism             -0.051    -0.005    
    SLICE_X168Y177       FDRE (Hold_fdre_C_D)         0.087     0.082    idle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 idle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            idle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.171ns (37.491%)  route 0.285ns (62.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.086ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.349    -0.005    sys_clk_OBUF
    SLICE_X168Y177       FDRE                                         r  idle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y177       FDRE (Prop_fdre_C_Q)         0.107     0.102 r  idle_counter_reg[6]/Q
                         net (fo=5, routed)           0.136     0.238    idle_counter_reg_n_0_[6]
    SLICE_X168Y177       LUT6 (Prop_lut6_I1_O)        0.064     0.302 r  idle_counter[6]_i_1/O
                         net (fo=6, routed)           0.149     0.451    idle_counter[6]_i_1_n_0
    SLICE_X168Y176       FDRE                                         r  idle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.448     0.086    sys_clk_OBUF
    SLICE_X168Y176       FDRE                                         r  idle_counter_reg[2]/C
                         clock pessimism             -0.029     0.057    
    SLICE_X168Y176       FDRE (Hold_fdre_C_R)         0.006     0.063    idle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 scan_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.160ns (34.146%)  route 0.309ns (65.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.344    -0.009    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y178       FDCE (Prop_fdce_C_Q)         0.091     0.082 r  scan_counter_reg[1]/Q
                         net (fo=6, routed)           0.309     0.390    scan_counter_reg_n_0_[1]
    SLICE_X173Y178       LUT5 (Prop_lut5_I3_O)        0.069     0.459 r  scan_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.459    scan_counter[1]_i_1_n_0
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.404     0.042    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[1]/C
                         clock pessimism             -0.052    -0.009    
    SLICE_X173Y178       FDCE (Hold_fdce_C_D)         0.075     0.066    scan_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 scan_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.162ns (34.499%)  route 0.308ns (65.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.744    -0.381    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.028    -0.353 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.344    -0.009    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y178       FDCE (Prop_fdce_C_Q)         0.091     0.082 r  scan_counter_reg[1]/Q
                         net (fo=6, routed)           0.308     0.389    scan_counter_reg_n_0_[1]
    SLICE_X173Y178       LUT5 (Prop_lut5_I3_O)        0.071     0.460 r  scan_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.460    scan_counter[3]_i_2_n_0
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.970    -0.397    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.035    -0.362 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.404     0.042    sys_clk_OBUF
    SLICE_X173Y178       FDCE                                         r  scan_counter_reg[3]/C
                         clock pessimism             -0.052    -0.009    
    SLICE_X173Y178       FDCE (Hold_fdce_C_D)         0.075     0.066    scan_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M_clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_core_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y18   clk_core_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X168Y177   idle_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X168Y177   idle_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X173Y178   scan_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X173Y178   scan_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         20.000      19.300     SLICE_X169Y178   FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X171Y178   FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X171Y178   FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X168Y178   FSM_onehot_currentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X173Y178   scan_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X173Y178   scan_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X168Y177   idle_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X168Y177   idle_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X168Y177   idle_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X168Y177   idle_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X173Y178   scan_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X173Y178   scan_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X173Y178   scan_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X173Y178   scan_counter_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X169Y178   FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X171Y178   FSM_onehot_currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X171Y178   FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X168Y178   FSM_onehot_currentState_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X171Y178   FSM_onehot_currentState_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X169Y178   FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X168Y178   FSM_onehot_currentState_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X170Y178   chip_reset_n_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X170Y178   chip_reset_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X168Y176   idle_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_core_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   clk_core_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  scan_clk_10M_clk_core
  To Clock:  scan_clk_10M_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       47.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.937ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/DEC_EN_reg/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.345ns (19.702%)  route 1.406ns (80.298%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 50.440 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 r  scan_mavArray/currentState_reg[1]/Q
                         net (fo=54, routed)          0.481     0.848    scan_mavArray/currentState[1]
    SLICE_X171Y175       LUT6 (Prop_lut6_I3_O)        0.043     0.891 r  scan_mavArray/DRAM_EN_i_3/O
                         net (fo=1, routed)           0.638     1.530    scan_mavArray/DRAM_EN_i_3_n_0
    SLICE_X171Y175       LUT5 (Prop_lut5_I0_O)        0.043     1.573 r  scan_mavArray/DRAM_EN_i_1/O
                         net (fo=2, routed)           0.286     1.859    scan_mavArray/DRAM_EN_i_1_n_0
    SLICE_X173Y175       FDCE                                         r  scan_mavArray/DEC_EN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.218    50.440    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y175       FDCE                                         r  scan_mavArray/DEC_EN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.352    50.087    
                         clock uncertainty           -0.094    49.993    
    SLICE_X173Y175       FDCE (Setup_fdce_C_CE)      -0.197    49.796    scan_mavArray/DEC_EN_reg
  -------------------------------------------------------------------
                         required time                         49.796    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 47.937    

Slack (MET) :             47.950ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/this_scancol_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.313ns (19.313%)  route 1.308ns (80.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 50.441 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 f  scan_mavArray/currentState_reg[1]/Q
                         net (fo=54, routed)          0.817     1.184    scan_mavArray/currentState[1]
    SLICE_X171Y171       LUT3 (Prop_lut3_I2_O)        0.054     1.238 r  scan_mavArray/this_scancol[9]_i_1/O
                         net (fo=10, routed)          0.491     1.729    scan_mavArray/this_scancol[9]_i_1_n_0
    SLICE_X173Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.219    50.441    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.064    
                         clock uncertainty           -0.094    49.970    
    SLICE_X173Y173       FDCE (Setup_fdce_C_CE)      -0.291    49.679    scan_mavArray/this_scancol_reg[0]
  -------------------------------------------------------------------
                         required time                         49.679    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                 47.950    

Slack (MET) :             47.996ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/thisRowValue_reg[272]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.302ns (17.927%)  route 1.383ns (82.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 50.457 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 r  scan_mavArray/currentState_reg[0]/Q
                         net (fo=46, routed)          0.549     0.916    scan_mavArray/currentState[0]
    SLICE_X173Y174       LUT3 (Prop_lut3_I1_O)        0.043     0.959 r  scan_mavArray/thisRowValue[513]_i_1/O
                         net (fo=7, routed)           0.834     1.793    scan_mavArray/thisRowValue[513]_i_1_n_0
    SLICE_X174Y171       FDCE                                         r  scan_mavArray/thisRowValue_reg[272]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.235    50.457    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X174Y171       FDCE                                         r  scan_mavArray/thisRowValue_reg[272]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.080    
                         clock uncertainty           -0.094    49.986    
    SLICE_X174Y171       FDCE (Setup_fdce_C_CE)      -0.197    49.789    scan_mavArray/thisRowValue_reg[272]
  -------------------------------------------------------------------
                         required time                         49.789    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 47.996    

Slack (MET) :             47.996ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/thisRowValue_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.302ns (17.927%)  route 1.383ns (82.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 50.457 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 r  scan_mavArray/currentState_reg[0]/Q
                         net (fo=46, routed)          0.549     0.916    scan_mavArray/currentState[0]
    SLICE_X173Y174       LUT3 (Prop_lut3_I1_O)        0.043     0.959 r  scan_mavArray/thisRowValue[513]_i_1/O
                         net (fo=7, routed)           0.834     1.793    scan_mavArray/thisRowValue[513]_i_1_n_0
    SLICE_X174Y171       FDCE                                         r  scan_mavArray/thisRowValue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.235    50.457    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X174Y171       FDCE                                         r  scan_mavArray/thisRowValue_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.080    
                         clock uncertainty           -0.094    49.986    
    SLICE_X174Y171       FDCE (Setup_fdce_C_CE)      -0.197    49.789    scan_mavArray/thisRowValue_reg[2]
  -------------------------------------------------------------------
                         required time                         49.789    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 47.996    

Slack (MET) :             48.020ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/DRAM_EN_reg/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.345ns (20.411%)  route 1.345ns (79.589%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 50.440 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 r  scan_mavArray/currentState_reg[1]/Q
                         net (fo=54, routed)          0.481     0.848    scan_mavArray/currentState[1]
    SLICE_X171Y175       LUT6 (Prop_lut6_I3_O)        0.043     0.891 r  scan_mavArray/DRAM_EN_i_3/O
                         net (fo=1, routed)           0.638     1.530    scan_mavArray/DRAM_EN_i_3_n_0
    SLICE_X171Y175       LUT5 (Prop_lut5_I0_O)        0.043     1.573 r  scan_mavArray/DRAM_EN_i_1/O
                         net (fo=2, routed)           0.226     1.798    scan_mavArray/DRAM_EN_i_1_n_0
    SLICE_X170Y175       FDCE                                         r  scan_mavArray/DRAM_EN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.218    50.440    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X170Y175       FDCE                                         r  scan_mavArray/DRAM_EN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.352    50.087    
                         clock uncertainty           -0.094    49.993    
    SLICE_X170Y175       FDCE (Setup_fdce_C_CE)      -0.175    49.818    scan_mavArray/DRAM_EN_reg
  -------------------------------------------------------------------
                         required time                         49.818    
                         arrival time                          -1.798    
  -------------------------------------------------------------------
                         slack                                 48.020    

Slack (MET) :             48.068ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/thisRowValue_reg[512]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.302ns (18.749%)  route 1.309ns (81.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 50.455 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 r  scan_mavArray/currentState_reg[0]/Q
                         net (fo=46, routed)          0.549     0.916    scan_mavArray/currentState[0]
    SLICE_X173Y174       LUT3 (Prop_lut3_I1_O)        0.043     0.959 r  scan_mavArray/thisRowValue[513]_i_1/O
                         net (fo=7, routed)           0.760     1.719    scan_mavArray/thisRowValue[513]_i_1_n_0
    SLICE_X174Y173       FDCE                                         r  scan_mavArray/thisRowValue_reg[512]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.233    50.455    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X174Y173       FDCE                                         r  scan_mavArray/thisRowValue_reg[512]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.078    
                         clock uncertainty           -0.094    49.984    
    SLICE_X174Y173       FDCE (Setup_fdce_C_CE)      -0.197    49.787    scan_mavArray/thisRowValue_reg[512]
  -------------------------------------------------------------------
                         required time                         49.787    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 48.068    

Slack (MET) :             48.068ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/thisRowValue_reg[513]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.302ns (18.749%)  route 1.309ns (81.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 50.455 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 r  scan_mavArray/currentState_reg[0]/Q
                         net (fo=46, routed)          0.549     0.916    scan_mavArray/currentState[0]
    SLICE_X173Y174       LUT3 (Prop_lut3_I1_O)        0.043     0.959 r  scan_mavArray/thisRowValue[513]_i_1/O
                         net (fo=7, routed)           0.760     1.719    scan_mavArray/thisRowValue[513]_i_1_n_0
    SLICE_X174Y173       FDCE                                         r  scan_mavArray/thisRowValue_reg[513]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.233    50.455    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X174Y173       FDCE                                         r  scan_mavArray/thisRowValue_reg[513]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.078    
                         clock uncertainty           -0.094    49.984    
    SLICE_X174Y173       FDCE (Setup_fdce_C_CE)      -0.197    49.787    scan_mavArray/thisRowValue_reg[513]
  -------------------------------------------------------------------
                         required time                         49.787    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 48.068    

Slack (MET) :             48.082ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/this_scancol_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.313ns (20.724%)  route 1.197ns (79.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 50.441 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 f  scan_mavArray/currentState_reg[1]/Q
                         net (fo=54, routed)          0.817     1.184    scan_mavArray/currentState[1]
    SLICE_X171Y171       LUT3 (Prop_lut3_I2_O)        0.054     1.238 r  scan_mavArray/this_scancol[9]_i_1/O
                         net (fo=10, routed)          0.381     1.619    scan_mavArray/this_scancol[9]_i_1_n_0
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.219    50.441    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.064    
                         clock uncertainty           -0.094    49.970    
    SLICE_X172Y173       FDCE (Setup_fdce_C_CE)      -0.269    49.701    scan_mavArray/this_scancol_reg[3]
  -------------------------------------------------------------------
                         required time                         49.701    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 48.082    

Slack (MET) :             48.082ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/this_scancol_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.313ns (20.724%)  route 1.197ns (79.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 50.441 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 f  scan_mavArray/currentState_reg[1]/Q
                         net (fo=54, routed)          0.817     1.184    scan_mavArray/currentState[1]
    SLICE_X171Y171       LUT3 (Prop_lut3_I2_O)        0.054     1.238 r  scan_mavArray/this_scancol[9]_i_1/O
                         net (fo=10, routed)          0.381     1.619    scan_mavArray/this_scancol[9]_i_1_n_0
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.219    50.441    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.064    
                         clock uncertainty           -0.094    49.970    
    SLICE_X172Y173       FDCE (Setup_fdce_C_CE)      -0.269    49.701    scan_mavArray/this_scancol_reg[7]
  -------------------------------------------------------------------
                         required time                         49.701    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 48.082    

Slack (MET) :             48.082ns  (required time - arrival time)
  Source:                 scan_mavArray/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/this_scancol_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.313ns (20.724%)  route 1.197ns (79.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 50.441 - 50.000 ) 
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y175       FDCE (Prop_fdce_C_Q)         0.259     0.367 f  scan_mavArray/currentState_reg[1]/Q
                         net (fo=54, routed)          0.817     1.184    scan_mavArray/currentState[1]
    SLICE_X171Y171       LUT3 (Prop_lut3_I2_O)        0.054     1.238 r  scan_mavArray/this_scancol[9]_i_1/O
                         net (fo=10, routed)          0.381     1.619    scan_mavArray/this_scancol[9]_i_1_n_0
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    48.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    48.691 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    49.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.222 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.219    50.441    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.376    50.064    
                         clock uncertainty           -0.094    49.970    
    SLICE_X172Y173       FDCE (Setup_fdce_C_CE)      -0.269    49.701    scan_mavArray/this_scancol_reg[8]
  -------------------------------------------------------------------
                         required time                         49.701    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 48.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 scan_mavArray/read_timer_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/read_timer_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.234ns  (logic 0.135ns (57.575%)  route 0.099ns (42.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 50.765 - 50.000 ) 
    Source Clock Delay      (SCD):    0.513ns = ( 50.513 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.615    50.513    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y174       FDCE                                         r  scan_mavArray/read_timer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y174       FDCE (Prop_fdce_C_Q)         0.107    50.620 r  scan_mavArray/read_timer_reg[0]/Q
                         net (fo=3, routed)           0.099    50.719    scan_mavArray/read_timer_reg_n_0_[0]
    SLICE_X172Y174       LUT5 (Prop_lut5_I0_O)        0.028    50.747 r  scan_mavArray/read_timer[1]_i_1/O
                         net (fo=1, routed)           0.000    50.747    scan_mavArray/read_timer[1]_i_1_n_0
    SLICE_X172Y174       FDCE                                         r  scan_mavArray/read_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.814    50.765    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y174       FDCE                                         r  scan_mavArray/read_timer_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.242    50.524    
    SLICE_X172Y174       FDCE (Hold_fdce_C_D)         0.093    50.617    scan_mavArray/read_timer_reg[1]
  -------------------------------------------------------------------
                         required time                        -50.617    
                         arrival time                          50.747    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 scan_mavArray/last_row_reg/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/all_scan_done_reg/D
                            (falling edge-triggered cell FDRE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.237ns  (logic 0.107ns (45.170%)  route 0.130ns (54.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 50.765 - 50.000 ) 
    Source Clock Delay      (SCD):    0.513ns = ( 50.513 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.615    50.513    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X171Y174       FDCE                                         r  scan_mavArray/last_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y174       FDCE (Prop_fdce_C_Q)         0.107    50.620 r  scan_mavArray/last_row_reg/Q
                         net (fo=5, routed)           0.130    50.749    scan_mavArray/last_row
    SLICE_X171Y175       FDRE                                         r  scan_mavArray/all_scan_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.814    50.765    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X171Y175       FDRE                                         r  scan_mavArray/all_scan_done_reg/C  (IS_INVERTED)
                         clock pessimism             -0.222    50.544    
    SLICE_X171Y175       FDRE (Hold_fdre_C_D)         0.048    50.592    scan_mavArray/all_scan_done_reg
  -------------------------------------------------------------------
                         required time                        -50.592    
                         arrival time                          50.749    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 scan_mavArray/currentAccessRow_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/currentAccessRow_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.253ns  (logic 0.151ns (59.725%)  route 0.102ns (40.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 50.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.514ns = ( 50.514 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.616    50.514    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y176       FDCE                                         r  scan_mavArray/currentAccessRow_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y176       FDCE (Prop_fdce_C_Q)         0.123    50.637 r  scan_mavArray/currentAccessRow_reg[0]/Q
                         net (fo=10, routed)          0.102    50.738    scan_mavArray/Q[0]
    SLICE_X173Y176       LUT4 (Prop_lut4_I3_O)        0.028    50.766 r  scan_mavArray/currentAccessRow[1]_i_1/O
                         net (fo=1, routed)           0.000    50.766    scan_mavArray/currentAccessRow[1]_i_1_n_0
    SLICE_X173Y176       FDCE                                         r  scan_mavArray/currentAccessRow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.815    50.766    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y176       FDCE                                         r  scan_mavArray/currentAccessRow_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.242    50.525    
    SLICE_X173Y176       FDCE (Hold_fdce_C_D)         0.068    50.593    scan_mavArray/currentAccessRow_reg[1]
  -------------------------------------------------------------------
                         required time                        -50.593    
                         arrival time                          50.766    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 scan_mavArray/this_scancol_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/this_scancol_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.283ns  (logic 0.135ns (47.724%)  route 0.148ns (52.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 50.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.514ns = ( 50.514 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.616    50.514    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X171Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y173       FDCE (Prop_fdce_C_Q)         0.107    50.621 r  scan_mavArray/this_scancol_reg[6]/Q
                         net (fo=13, routed)          0.148    50.768    scan_mavArray/sel0[6]
    SLICE_X172Y173       LUT6 (Prop_lut6_I4_O)        0.028    50.796 r  scan_mavArray/this_scancol[9]_i_2/O
                         net (fo=1, routed)           0.000    50.796    scan_mavArray/this_scancol[9]_i_2_n_0
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.815    50.766    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.242    50.525    
    SLICE_X172Y173       FDCE (Hold_fdce_C_D)         0.093    50.618    scan_mavArray/this_scancol_reg[9]
  -------------------------------------------------------------------
                         required time                        -50.618    
                         arrival time                          50.796    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 scan_mavArray/this_scancol_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/this_scancol_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.284ns  (logic 0.135ns (47.557%)  route 0.149ns (52.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 50.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.514ns = ( 50.514 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.616    50.514    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X171Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y173       FDCE (Prop_fdce_C_Q)         0.107    50.621 r  scan_mavArray/this_scancol_reg[6]/Q
                         net (fo=13, routed)          0.149    50.769    scan_mavArray/sel0[6]
    SLICE_X172Y173       LUT5 (Prop_lut5_I2_O)        0.028    50.797 r  scan_mavArray/this_scancol[8]_i_1/O
                         net (fo=1, routed)           0.000    50.797    scan_mavArray/this_scancol[8]_i_1_n_0
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.815    50.766    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y173       FDCE                                         r  scan_mavArray/this_scancol_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.242    50.525    
    SLICE_X172Y173       FDCE (Hold_fdce_C_D)         0.093    50.618    scan_mavArray/this_scancol_reg[8]
  -------------------------------------------------------------------
                         required time                        -50.618    
                         arrival time                          50.797    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 scan_mavArray/this_scancol_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/this_scancol_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.285ns  (logic 0.135ns (47.341%)  route 0.150ns (52.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 50.768 - 50.000 ) 
    Source Clock Delay      (SCD):    0.516ns = ( 50.516 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.618    50.516    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y171       FDCE                                         r  scan_mavArray/this_scancol_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y171       FDCE (Prop_fdce_C_Q)         0.107    50.623 r  scan_mavArray/this_scancol_reg[1]/Q
                         net (fo=39, routed)          0.150    50.773    scan_mavArray/sel0[1]
    SLICE_X172Y172       LUT6 (Prop_lut6_I4_O)        0.028    50.801 r  scan_mavArray/this_scancol[4]_i_1/O
                         net (fo=1, routed)           0.000    50.801    scan_mavArray/this_scancol[4]_i_1_n_0
    SLICE_X172Y172       FDCE                                         r  scan_mavArray/this_scancol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.817    50.768    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y172       FDCE                                         r  scan_mavArray/this_scancol_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.242    50.527    
    SLICE_X172Y172       FDCE (Hold_fdce_C_D)         0.093    50.620    scan_mavArray/this_scancol_reg[4]
  -------------------------------------------------------------------
                         required time                        -50.620    
                         arrival time                          50.801    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 scan_mavArray/currentAccessRow_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/currentAccessRow_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.264ns  (logic 0.135ns (51.170%)  route 0.129ns (48.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 50.768 - 50.000 ) 
    Source Clock Delay      (SCD):    0.515ns = ( 50.515 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.617    50.515    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y177       FDCE                                         r  scan_mavArray/currentAccessRow_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y177       FDCE (Prop_fdce_C_Q)         0.107    50.622 r  scan_mavArray/currentAccessRow_reg[2]/Q
                         net (fo=4, routed)           0.129    50.750    scan_mavArray/Q[2]
    SLICE_X173Y177       LUT5 (Prop_lut5_I2_O)        0.028    50.778 r  scan_mavArray/currentAccessRow[2]_i_1/O
                         net (fo=1, routed)           0.000    50.778    scan_mavArray/currentAccessRow[2]_i_1_n_0
    SLICE_X173Y177       FDCE                                         r  scan_mavArray/currentAccessRow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.817    50.768    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y177       FDCE                                         r  scan_mavArray/currentAccessRow_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    50.515    
    SLICE_X173Y177       FDCE (Hold_fdce_C_D)         0.068    50.583    scan_mavArray/currentAccessRow_reg[2]
  -------------------------------------------------------------------
                         required time                        -50.583    
                         arrival time                          50.778    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 scan_mavArray/update_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/update_count_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.270ns  (logic 0.135ns (49.986%)  route 0.135ns (50.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 50.765 - 50.000 ) 
    Source Clock Delay      (SCD):    0.513ns = ( 50.513 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.615    50.513    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X171Y174       FDCE                                         r  scan_mavArray/update_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y174       FDCE (Prop_fdce_C_Q)         0.107    50.620 r  scan_mavArray/update_count_reg[0]/Q
                         net (fo=5, routed)           0.135    50.755    scan_mavArray/update_count_reg_n_0_[0]
    SLICE_X171Y174       LUT5 (Prop_lut5_I2_O)        0.028    50.783 r  scan_mavArray/update_count[0]_i_1/O
                         net (fo=1, routed)           0.000    50.783    scan_mavArray/update_count[0]_i_1_n_0
    SLICE_X171Y174       FDCE                                         r  scan_mavArray/update_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.814    50.765    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X171Y174       FDCE                                         r  scan_mavArray/update_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.253    50.513    
    SLICE_X171Y174       FDCE (Hold_fdce_C_D)         0.068    50.581    scan_mavArray/update_count_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.581    
                         arrival time                          50.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 scan_mavArray/currentAccessRow_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/currentAccessRow_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.847%)  route 0.136ns (50.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 50.768 - 50.000 ) 
    Source Clock Delay      (SCD):    0.515ns = ( 50.515 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.617    50.515    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y177       FDCE                                         r  scan_mavArray/currentAccessRow_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y177       FDCE (Prop_fdce_C_Q)         0.107    50.622 r  scan_mavArray/currentAccessRow_reg[4]/Q
                         net (fo=2, routed)           0.136    50.757    scan_mavArray/Q[4]
    SLICE_X173Y177       LUT6 (Prop_lut6_I1_O)        0.028    50.785 r  scan_mavArray/currentAccessRow[4]_i_2/O
                         net (fo=1, routed)           0.000    50.785    scan_mavArray/currentAccessRow[4]_i_2_n_0
    SLICE_X173Y177       FDCE                                         r  scan_mavArray/currentAccessRow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.817    50.768    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y177       FDCE                                         r  scan_mavArray/currentAccessRow_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.254    50.515    
    SLICE_X173Y177       FDCE (Hold_fdce_C_D)         0.068    50.583    scan_mavArray/currentAccessRow_reg[4]
  -------------------------------------------------------------------
                         required time                        -50.583    
                         arrival time                          50.785    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 scan_mavArray/read_timer_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scan_mavArray/read_timer_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core fall@50.000ns - scan_clk_10M_clk_core fall@50.000ns)
  Data Path Delay:        0.282ns  (logic 0.151ns (53.456%)  route 0.131ns (46.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 50.765 - 50.000 ) 
    Source Clock Delay      (SCD):    0.513ns = ( 50.513 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.734    49.609    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    49.637 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    49.872    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.898 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.615    50.513    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y174       FDCE                                         r  scan_mavArray/read_timer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y174       FDCE (Prop_fdce_C_Q)         0.123    50.636 f  scan_mavArray/read_timer_reg[1]/Q
                         net (fo=7, routed)           0.131    50.767    scan_mavArray/p_0_in0
    SLICE_X173Y174       LUT5 (Prop_lut5_I0_O)        0.028    50.795 r  scan_mavArray/read_timer[0]_i_1/O
                         net (fo=1, routed)           0.000    50.795    scan_mavArray/read_timer[0]_i_1_n_0
    SLICE_X173Y174       FDCE                                         r  scan_mavArray/read_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           0.977    49.610    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    49.645 f  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    49.921    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    49.951 f  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          0.814    50.765    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X173Y174       FDCE                                         r  scan_mavArray/read_timer_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.242    50.524    
    SLICE_X173Y174       FDCE (Hold_fdce_C_D)         0.068    50.592    scan_mavArray/read_timer_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.592    
                         arrival time                          50.795    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scan_clk_10M_clk_core
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_core_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    clk_10M_valid_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y16   clk_core_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X173Y175   scan_mavArray/DEC_EN_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X170Y175   scan_mavArray/DRAM_EN_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X170Y174   scan_mavArray/EQ_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X170Y174   scan_mavArray/EQ_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X172Y177   scan_mavArray/WE_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X171Y175   scan_mavArray/all_scan_done_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X172Y176   scan_mavArray/currentAccessRow_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X172Y175   scan_mavArray/currentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X172Y175   scan_mavArray/currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X172Y175   scan_mavArray/currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X172Y175   scan_mavArray/currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X173Y175   scan_mavArray/DEC_EN_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X170Y175   scan_mavArray/DRAM_EN_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X170Y174   scan_mavArray/EQ_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X170Y174   scan_mavArray/EQ_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X172Y177   scan_mavArray/WE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X171Y175   scan_mavArray/all_scan_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X171Y171   scan_mavArray/se_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X174Y172   scan_mavArray/thisRowValue_reg[143]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X175Y172   scan_mavArray/thisRowValue_reg[471]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X173Y171   scan_mavArray/this_scancol_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X173Y175   scan_mavArray/DEC_EN_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X173Y175   scan_mavArray/DEC_EN_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X170Y175   scan_mavArray/DRAM_EN_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X170Y175   scan_mavArray/DRAM_EN_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X170Y174   scan_mavArray/EQ_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X170Y174   scan_mavArray/EQ_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M_clk_core
  To Clock:  scan_clk_10M_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       17.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.763ns  (required time - arrival time)
  Source:                 startScan_mavArray_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_mavArray/currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (scan_clk_10M_clk_core rise@100.000ns - clk_50M_clk_core rise@80.000ns)
  Data Path Delay:        2.866ns  (logic 0.417ns (14.549%)  route 2.449ns (85.451%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 100.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.206ns = ( 78.794 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    80.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    80.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    82.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309    74.726 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    76.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    76.516 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607    78.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043    78.165 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.629    78.794    sys_clk_OBUF
    SLICE_X172Y178       FDCE                                         r  startScan_mavArray_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y178       FDCE (Prop_fdce_C_Q)         0.259    79.053 r  startScan_mavArray_reg/Q
                         net (fo=2, routed)           2.449    81.503    scan_mavArray/currentState_reg[1]_0
    SLICE_X172Y175       LUT5 (Prop_lut5_I3_O)        0.043    81.546 r  scan_mavArray/currentState[1]_i_2/O
                         net (fo=1, routed)           0.000    81.546    scan_mavArray/currentState[1]_i_2_n_0
    SLICE_X172Y175       MUXF7 (Prop_muxf7_I0_O)      0.115    81.661 r  scan_mavArray/currentState_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    81.661    scan_mavArray/nextState[1]
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    95.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    97.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    97.252 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    98.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    98.691 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    99.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.222 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.218   100.440    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
                         clock pessimism             -0.877    99.562    
                         clock uncertainty           -0.214    99.348    
    SLICE_X172Y175       FDCE (Setup_fdce_C_D)        0.076    99.424    scan_mavArray/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         99.424    
                         arrival time                         -81.661    
  -------------------------------------------------------------------
                         slack                                 17.763    

Slack (MET) :             18.006ns  (required time - arrival time)
  Source:                 startScan_mavArray_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_mavArray/currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (scan_clk_10M_clk_core rise@100.000ns - clk_50M_clk_core rise@80.000ns)
  Data Path Delay:        2.623ns  (logic 0.403ns (15.362%)  route 2.220ns (84.638%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 100.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.206ns = ( 78.794 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    80.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    80.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    82.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309    74.726 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697    76.423    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    76.516 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.607    78.122    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.043    78.165 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.629    78.794    sys_clk_OBUF
    SLICE_X172Y178       FDCE                                         r  startScan_mavArray_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y178       FDCE (Prop_fdce_C_Q)         0.259    79.053 r  startScan_mavArray_reg/Q
                         net (fo=2, routed)           2.220    81.274    scan_mavArray/currentState_reg[1]_0
    SLICE_X172Y175       LUT5 (Prop_lut5_I4_O)        0.043    81.317 r  scan_mavArray/currentState[0]_i_2/O
                         net (fo=1, routed)           0.000    81.317    scan_mavArray/currentState[0]_i_2_n_0
    SLICE_X172Y175       MUXF7 (Prop_muxf7_I0_O)      0.101    81.418 r  scan_mavArray/currentState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    81.418    scan_mavArray/nextState[0]
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    95.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    97.169    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    97.252 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.403    98.655    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036    98.691 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    99.139    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.222 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.218   100.440    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/C
                         clock pessimism             -0.877    99.562    
                         clock uncertainty           -0.214    99.348    
    SLICE_X172Y175       FDCE (Setup_fdce_C_D)        0.076    99.424    scan_mavArray/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         99.424    
                         arrival time                         -81.418    
  -------------------------------------------------------------------
                         slack                                 18.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 startScan_mavArray_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_mavArray/currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.322ns (14.059%)  route 1.968ns (85.941%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.108ns
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    -4.397 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    -2.831    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    -1.313    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    -1.277 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.528    -0.749    sys_clk_OBUF
    SLICE_X172Y178       FDCE                                         r  startScan_mavArray_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y178       FDCE (Prop_fdce_C_Q)         0.206    -0.543 r  startScan_mavArray_reg/Q
                         net (fo=2, routed)           1.968     1.425    scan_mavArray/currentState_reg[1]_0
    SLICE_X172Y175       LUT5 (Prop_lut5_I4_O)        0.036     1.461 r  scan_mavArray/currentState[0]_i_2/O
                         net (fo=1, routed)           0.000     1.461    scan_mavArray/currentState[0]_i_2_n_0
    SLICE_X172Y175       MUXF7 (Prop_muxf7_I0_O)      0.080     1.541 r  scan_mavArray/currentState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.541    scan_mavArray/nextState[0]
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[0]/C
                         clock pessimism              0.877     0.986    
                         clock uncertainty            0.214     1.200    
    SLICE_X172Y175       FDCE (Hold_fdce_C_D)         0.197     1.397    scan_mavArray/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 startScan_mavArray_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_mavArray/currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by scan_clk_10M_clk_core  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             scan_clk_10M_clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (scan_clk_10M_clk_core rise@0.000ns - clk_50M_clk_core rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.334ns (13.381%)  route 2.162ns (86.619%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.108ns
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    -4.397 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    -2.831    clk_core_inst/inst/clk_50M_clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clk_core_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           1.435    -1.313    clk_50M
    SLICE_X166Y191       LUT2 (Prop_lut2_I0_O)        0.036    -1.277 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.528    -0.749    sys_clk_OBUF
    SLICE_X172Y178       FDCE                                         r  startScan_mavArray_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y178       FDCE (Prop_fdce_C_Q)         0.206    -0.543 r  startScan_mavArray_reg/Q
                         net (fo=2, routed)           2.162     1.619    scan_mavArray/currentState_reg[1]_0
    SLICE_X172Y175       LUT5 (Prop_lut5_I3_O)        0.036     1.655 r  scan_mavArray/currentState[1]_i_2/O
                         net (fo=1, routed)           0.000     1.655    scan_mavArray/currentState[1]_i_2_n_0
    SLICE_X172Y175       MUXF7 (Prop_muxf7_I0_O)      0.092     1.747 r  scan_mavArray/currentState_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    scan_mavArray/nextState[1]
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock scan_clk_10M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/scan_clk_10M_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout2_buf/O
                         net (fo=3, routed)           1.592    -1.893    clk_10M
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  clk_10M_valid_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.334    clk_10M_valid
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  clk_10M_valid_BUFG_inst/O
                         net (fo=44, routed)          1.349     0.108    scan_mavArray/clk_10M_valid_BUFG
    SLICE_X172Y175       FDCE                                         r  scan_mavArray/currentState_reg[1]/C
                         clock pessimism              0.877     0.986    
                         clock uncertainty            0.214     1.200    
    SLICE_X172Y175       FDCE (Hold_fdce_C_D)         0.197     1.397    scan_mavArray/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.350    





