<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='293' type='void llvm::ScheduleDAGMI::~ScheduleDAGMI()'/>
<inh f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='258' c='_ZN4llvm17ScheduleDAGInstrsD1Ev'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='609' type='void llvm::ScheduleDAGMI::~ScheduleDAGMI()'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='922' c='_ZN4llvm17ScheduleDAGMILiveD1Ev'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='602'>//===----------------------------------------------------------------------===//
// ScheduleDAGMI - Basic machine instruction scheduling. This is
// independent of PreRA/PostRA scheduling and involves no extra book-keeping for
// virtual registers.
// ===----------------------------------------------------------------------===/

// Provide a vtable anchor.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='292'>// Provide a vtable anchor</doc>
