INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/jonas/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jonas' on host 'jonas-ThinkPad-L590' (Linux_x86_64 version 5.15.0-88-generic) on Fri Nov 03 01:10:35 CET 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project'
Sourcing Tcl script '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/Inverter/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project Inverter 
INFO: [HLS 200-10] Opening project '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/Inverter'.
INFO: [HLS 200-1510] Running: set_top inverter 
INFO: [HLS 200-1510] Running: add_files ../inverter_hls.cpp 
INFO: [HLS 200-10] Adding design file '../inverter_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../inverter_hls_tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../inverter_hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/Inverter/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/inverter.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/inverter.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name inverter inverter 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output /home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/inverter.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2411.797 ; gain = 0.023 ; free physical = 638 ; free virtual = 17926
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jonas/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 01:11:17 2023...
INFO: [HLS 200-802] Generated output file inverter.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 37.11 seconds. CPU system time: 3.35 seconds. Elapsed time: 39.17 seconds; current allocated memory: 200.060 MB.
