#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28b99a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2904de0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x28b7cd0 .functor NOT 1, L_0x292f710, C4<0>, C4<0>, C4<0>;
L_0x28d0ae0 .functor XOR 8, L_0x292f2a0, L_0x292f460, C4<00000000>, C4<00000000>;
L_0x2906200 .functor XOR 8, L_0x28d0ae0, L_0x292f5a0, C4<00000000>, C4<00000000>;
v0x292ce80_0 .net *"_ivl_10", 7 0, L_0x292f5a0;  1 drivers
v0x292cf80_0 .net *"_ivl_12", 7 0, L_0x2906200;  1 drivers
v0x292d060_0 .net *"_ivl_2", 7 0, L_0x292f200;  1 drivers
v0x292d120_0 .net *"_ivl_4", 7 0, L_0x292f2a0;  1 drivers
v0x292d200_0 .net *"_ivl_6", 7 0, L_0x292f460;  1 drivers
v0x292d330_0 .net *"_ivl_8", 7 0, L_0x28d0ae0;  1 drivers
v0x292d410_0 .net "areset", 0 0, L_0x28b80e0;  1 drivers
v0x292d4b0_0 .var "clk", 0 0;
v0x292d550_0 .net "predict_history_dut", 6 0, v0x292c210_0;  1 drivers
v0x292d6a0_0 .net "predict_history_ref", 6 0, L_0x292f070;  1 drivers
v0x292d740_0 .net "predict_pc", 6 0, L_0x292e300;  1 drivers
v0x292d7e0_0 .net "predict_taken_dut", 0 0, v0x292c450_0;  1 drivers
v0x292d880_0 .net "predict_taken_ref", 0 0, L_0x292eeb0;  1 drivers
v0x292d920_0 .net "predict_valid", 0 0, v0x2929140_0;  1 drivers
v0x292d9c0_0 .var/2u "stats1", 223 0;
v0x292da60_0 .var/2u "strobe", 0 0;
v0x292db20_0 .net "tb_match", 0 0, L_0x292f710;  1 drivers
v0x292dcd0_0 .net "tb_mismatch", 0 0, L_0x28b7cd0;  1 drivers
v0x292dd70_0 .net "train_history", 6 0, L_0x292e8b0;  1 drivers
v0x292de30_0 .net "train_mispredicted", 0 0, L_0x292e750;  1 drivers
v0x292ded0_0 .net "train_pc", 6 0, L_0x292ea40;  1 drivers
v0x292df90_0 .net "train_taken", 0 0, L_0x292e530;  1 drivers
v0x292e030_0 .net "train_valid", 0 0, v0x2929ac0_0;  1 drivers
v0x292e0d0_0 .net "wavedrom_enable", 0 0, v0x2929b90_0;  1 drivers
v0x292e170_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2929c30_0;  1 drivers
v0x292e210_0 .net "wavedrom_title", 511 0, v0x2929d10_0;  1 drivers
L_0x292f200 .concat [ 7 1 0 0], L_0x292f070, L_0x292eeb0;
L_0x292f2a0 .concat [ 7 1 0 0], L_0x292f070, L_0x292eeb0;
L_0x292f460 .concat [ 7 1 0 0], v0x292c210_0, v0x292c450_0;
L_0x292f5a0 .concat [ 7 1 0 0], L_0x292f070, L_0x292eeb0;
L_0x292f710 .cmp/eeq 8, L_0x292f200, L_0x2906200;
S_0x28b7050 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2904de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x28bd410 .param/l "LNT" 0 3 22, C4<01>;
P_0x28bd450 .param/l "LT" 0 3 22, C4<10>;
P_0x28bd490 .param/l "SNT" 0 3 22, C4<00>;
P_0x28bd4d0 .param/l "ST" 0 3 22, C4<11>;
P_0x28bd510 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x28b85c0 .functor XOR 7, v0x29272e0_0, L_0x292e300, C4<0000000>, C4<0000000>;
L_0x28e1d70 .functor XOR 7, L_0x292e8b0, L_0x292ea40, C4<0000000>, C4<0000000>;
v0x28f5100_0 .net *"_ivl_11", 0 0, L_0x292edc0;  1 drivers
L_0x7f0cbf7e31c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28f53d0_0 .net *"_ivl_12", 0 0, L_0x7f0cbf7e31c8;  1 drivers
L_0x7f0cbf7e3210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28b7d40_0 .net *"_ivl_16", 6 0, L_0x7f0cbf7e3210;  1 drivers
v0x28b7f80_0 .net *"_ivl_4", 1 0, L_0x292ebd0;  1 drivers
v0x28b8150_0 .net *"_ivl_6", 8 0, L_0x292ecd0;  1 drivers
L_0x7f0cbf7e3180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28b86b0_0 .net *"_ivl_9", 1 0, L_0x7f0cbf7e3180;  1 drivers
v0x2926fc0_0 .net "areset", 0 0, L_0x28b80e0;  alias, 1 drivers
v0x2927080_0 .net "clk", 0 0, v0x292d4b0_0;  1 drivers
v0x2927140 .array "pht", 0 127, 1 0;
v0x2927200_0 .net "predict_history", 6 0, L_0x292f070;  alias, 1 drivers
v0x29272e0_0 .var "predict_history_r", 6 0;
v0x29273c0_0 .net "predict_index", 6 0, L_0x28b85c0;  1 drivers
v0x29274a0_0 .net "predict_pc", 6 0, L_0x292e300;  alias, 1 drivers
v0x2927580_0 .net "predict_taken", 0 0, L_0x292eeb0;  alias, 1 drivers
v0x2927640_0 .net "predict_valid", 0 0, v0x2929140_0;  alias, 1 drivers
v0x2927700_0 .net "train_history", 6 0, L_0x292e8b0;  alias, 1 drivers
v0x29277e0_0 .net "train_index", 6 0, L_0x28e1d70;  1 drivers
v0x29278c0_0 .net "train_mispredicted", 0 0, L_0x292e750;  alias, 1 drivers
v0x2927980_0 .net "train_pc", 6 0, L_0x292ea40;  alias, 1 drivers
v0x2927a60_0 .net "train_taken", 0 0, L_0x292e530;  alias, 1 drivers
v0x2927b20_0 .net "train_valid", 0 0, v0x2929ac0_0;  alias, 1 drivers
E_0x28c7760 .event posedge, v0x2926fc0_0, v0x2927080_0;
L_0x292ebd0 .array/port v0x2927140, L_0x292ecd0;
L_0x292ecd0 .concat [ 7 2 0 0], L_0x28b85c0, L_0x7f0cbf7e3180;
L_0x292edc0 .part L_0x292ebd0, 1, 1;
L_0x292eeb0 .functor MUXZ 1, L_0x7f0cbf7e31c8, L_0x292edc0, v0x2929140_0, C4<>;
L_0x292f070 .functor MUXZ 7, L_0x7f0cbf7e3210, v0x29272e0_0, v0x2929140_0, C4<>;
S_0x28e10a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x28b7050;
 .timescale -12 -12;
v0x28f4ce0_0 .var/i "i", 31 0;
S_0x2927d40 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2904de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2927ef0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x28b80e0 .functor BUFZ 1, v0x2929210_0, C4<0>, C4<0>, C4<0>;
L_0x7f0cbf7e30a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x29289d0_0 .net *"_ivl_10", 0 0, L_0x7f0cbf7e30a8;  1 drivers
L_0x7f0cbf7e30f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2928ab0_0 .net *"_ivl_14", 6 0, L_0x7f0cbf7e30f0;  1 drivers
L_0x7f0cbf7e3138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2928b90_0 .net *"_ivl_18", 6 0, L_0x7f0cbf7e3138;  1 drivers
L_0x7f0cbf7e3018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2928c50_0 .net *"_ivl_2", 6 0, L_0x7f0cbf7e3018;  1 drivers
L_0x7f0cbf7e3060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2928d30_0 .net *"_ivl_6", 0 0, L_0x7f0cbf7e3060;  1 drivers
v0x2928e60_0 .net "areset", 0 0, L_0x28b80e0;  alias, 1 drivers
v0x2928f00_0 .net "clk", 0 0, v0x292d4b0_0;  alias, 1 drivers
v0x2928fd0_0 .net "predict_pc", 6 0, L_0x292e300;  alias, 1 drivers
v0x29290a0_0 .var "predict_pc_r", 6 0;
v0x2929140_0 .var "predict_valid", 0 0;
v0x2929210_0 .var "reset", 0 0;
v0x29292b0_0 .net "tb_match", 0 0, L_0x292f710;  alias, 1 drivers
v0x2929370_0 .net "train_history", 6 0, L_0x292e8b0;  alias, 1 drivers
v0x2929460_0 .var "train_history_r", 6 0;
v0x2929520_0 .net "train_mispredicted", 0 0, L_0x292e750;  alias, 1 drivers
v0x29295f0_0 .var "train_mispredicted_r", 0 0;
v0x2929690_0 .net "train_pc", 6 0, L_0x292ea40;  alias, 1 drivers
v0x2929890_0 .var "train_pc_r", 6 0;
v0x2929950_0 .net "train_taken", 0 0, L_0x292e530;  alias, 1 drivers
v0x2929a20_0 .var "train_taken_r", 0 0;
v0x2929ac0_0 .var "train_valid", 0 0;
v0x2929b90_0 .var "wavedrom_enable", 0 0;
v0x2929c30_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2929d10_0 .var "wavedrom_title", 511 0;
E_0x28c6c00/0 .event negedge, v0x2927080_0;
E_0x28c6c00/1 .event posedge, v0x2927080_0;
E_0x28c6c00 .event/or E_0x28c6c00/0, E_0x28c6c00/1;
L_0x292e300 .functor MUXZ 7, L_0x7f0cbf7e3018, v0x29290a0_0, v0x2929140_0, C4<>;
L_0x292e530 .functor MUXZ 1, L_0x7f0cbf7e3060, v0x2929a20_0, v0x2929ac0_0, C4<>;
L_0x292e750 .functor MUXZ 1, L_0x7f0cbf7e30a8, v0x29295f0_0, v0x2929ac0_0, C4<>;
L_0x292e8b0 .functor MUXZ 7, L_0x7f0cbf7e30f0, v0x2929460_0, v0x2929ac0_0, C4<>;
L_0x292ea40 .functor MUXZ 7, L_0x7f0cbf7e3138, v0x2929890_0, v0x2929ac0_0, C4<>;
S_0x2927fb0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2927d40;
 .timescale -12 -12;
v0x2928210_0 .var/2u "arfail", 0 0;
v0x29282f0_0 .var "async", 0 0;
v0x29283b0_0 .var/2u "datafail", 0 0;
v0x2928450_0 .var/2u "srfail", 0 0;
E_0x28c69b0 .event posedge, v0x2927080_0;
E_0x28a99f0 .event negedge, v0x2927080_0;
TD_tb.stim1.reset_test ;
    %wait E_0x28c69b0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c69b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x28a99f0;
    %load/vec4 v0x29292b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x29283b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %wait E_0x28c69b0;
    %load/vec4 v0x29292b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2928210_0, 0, 1;
    %wait E_0x28c69b0;
    %load/vec4 v0x29292b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2928450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %load/vec4 v0x2928450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2928210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x29282f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x29283b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x29282f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2928510 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2927d40;
 .timescale -12 -12;
v0x2928710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x29287f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2927d40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2929f90 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2904de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x292ae90_0 .net "areset", 0 0, L_0x28b80e0;  alias, 1 drivers
v0x292afa0_0 .net "clk", 0 0, v0x292d4b0_0;  alias, 1 drivers
v0x292b0b0_0 .var "global_history", 6 0;
v0x292b150 .array "pht", 127 0, 1 0;
v0x292c210_0 .var "predict_history", 6 0;
v0x292c340_0 .net "predict_pc", 6 0, L_0x292e300;  alias, 1 drivers
v0x292c450_0 .var "predict_taken", 0 0;
v0x292c510_0 .net "predict_valid", 0 0, v0x2929140_0;  alias, 1 drivers
v0x292c600_0 .net "train_history", 6 0, L_0x292e8b0;  alias, 1 drivers
v0x292c6c0_0 .net "train_mispredicted", 0 0, L_0x292e750;  alias, 1 drivers
v0x292c7b0_0 .net "train_pc", 6 0, L_0x292ea40;  alias, 1 drivers
v0x292c8c0_0 .net "train_taken", 0 0, L_0x292e530;  alias, 1 drivers
v0x292c9b0_0 .net "train_valid", 0 0, v0x2929ac0_0;  alias, 1 drivers
v0x292b150_0 .array/port v0x292b150, 0;
E_0x290cba0/0 .event anyedge, v0x2927640_0, v0x29274a0_0, v0x292b0b0_0, v0x292b150_0;
v0x292b150_1 .array/port v0x292b150, 1;
v0x292b150_2 .array/port v0x292b150, 2;
v0x292b150_3 .array/port v0x292b150, 3;
v0x292b150_4 .array/port v0x292b150, 4;
E_0x290cba0/1 .event anyedge, v0x292b150_1, v0x292b150_2, v0x292b150_3, v0x292b150_4;
v0x292b150_5 .array/port v0x292b150, 5;
v0x292b150_6 .array/port v0x292b150, 6;
v0x292b150_7 .array/port v0x292b150, 7;
v0x292b150_8 .array/port v0x292b150, 8;
E_0x290cba0/2 .event anyedge, v0x292b150_5, v0x292b150_6, v0x292b150_7, v0x292b150_8;
v0x292b150_9 .array/port v0x292b150, 9;
v0x292b150_10 .array/port v0x292b150, 10;
v0x292b150_11 .array/port v0x292b150, 11;
v0x292b150_12 .array/port v0x292b150, 12;
E_0x290cba0/3 .event anyedge, v0x292b150_9, v0x292b150_10, v0x292b150_11, v0x292b150_12;
v0x292b150_13 .array/port v0x292b150, 13;
v0x292b150_14 .array/port v0x292b150, 14;
v0x292b150_15 .array/port v0x292b150, 15;
v0x292b150_16 .array/port v0x292b150, 16;
E_0x290cba0/4 .event anyedge, v0x292b150_13, v0x292b150_14, v0x292b150_15, v0x292b150_16;
v0x292b150_17 .array/port v0x292b150, 17;
v0x292b150_18 .array/port v0x292b150, 18;
v0x292b150_19 .array/port v0x292b150, 19;
v0x292b150_20 .array/port v0x292b150, 20;
E_0x290cba0/5 .event anyedge, v0x292b150_17, v0x292b150_18, v0x292b150_19, v0x292b150_20;
v0x292b150_21 .array/port v0x292b150, 21;
v0x292b150_22 .array/port v0x292b150, 22;
v0x292b150_23 .array/port v0x292b150, 23;
v0x292b150_24 .array/port v0x292b150, 24;
E_0x290cba0/6 .event anyedge, v0x292b150_21, v0x292b150_22, v0x292b150_23, v0x292b150_24;
v0x292b150_25 .array/port v0x292b150, 25;
v0x292b150_26 .array/port v0x292b150, 26;
v0x292b150_27 .array/port v0x292b150, 27;
v0x292b150_28 .array/port v0x292b150, 28;
E_0x290cba0/7 .event anyedge, v0x292b150_25, v0x292b150_26, v0x292b150_27, v0x292b150_28;
v0x292b150_29 .array/port v0x292b150, 29;
v0x292b150_30 .array/port v0x292b150, 30;
v0x292b150_31 .array/port v0x292b150, 31;
v0x292b150_32 .array/port v0x292b150, 32;
E_0x290cba0/8 .event anyedge, v0x292b150_29, v0x292b150_30, v0x292b150_31, v0x292b150_32;
v0x292b150_33 .array/port v0x292b150, 33;
v0x292b150_34 .array/port v0x292b150, 34;
v0x292b150_35 .array/port v0x292b150, 35;
v0x292b150_36 .array/port v0x292b150, 36;
E_0x290cba0/9 .event anyedge, v0x292b150_33, v0x292b150_34, v0x292b150_35, v0x292b150_36;
v0x292b150_37 .array/port v0x292b150, 37;
v0x292b150_38 .array/port v0x292b150, 38;
v0x292b150_39 .array/port v0x292b150, 39;
v0x292b150_40 .array/port v0x292b150, 40;
E_0x290cba0/10 .event anyedge, v0x292b150_37, v0x292b150_38, v0x292b150_39, v0x292b150_40;
v0x292b150_41 .array/port v0x292b150, 41;
v0x292b150_42 .array/port v0x292b150, 42;
v0x292b150_43 .array/port v0x292b150, 43;
v0x292b150_44 .array/port v0x292b150, 44;
E_0x290cba0/11 .event anyedge, v0x292b150_41, v0x292b150_42, v0x292b150_43, v0x292b150_44;
v0x292b150_45 .array/port v0x292b150, 45;
v0x292b150_46 .array/port v0x292b150, 46;
v0x292b150_47 .array/port v0x292b150, 47;
v0x292b150_48 .array/port v0x292b150, 48;
E_0x290cba0/12 .event anyedge, v0x292b150_45, v0x292b150_46, v0x292b150_47, v0x292b150_48;
v0x292b150_49 .array/port v0x292b150, 49;
v0x292b150_50 .array/port v0x292b150, 50;
v0x292b150_51 .array/port v0x292b150, 51;
v0x292b150_52 .array/port v0x292b150, 52;
E_0x290cba0/13 .event anyedge, v0x292b150_49, v0x292b150_50, v0x292b150_51, v0x292b150_52;
v0x292b150_53 .array/port v0x292b150, 53;
v0x292b150_54 .array/port v0x292b150, 54;
v0x292b150_55 .array/port v0x292b150, 55;
v0x292b150_56 .array/port v0x292b150, 56;
E_0x290cba0/14 .event anyedge, v0x292b150_53, v0x292b150_54, v0x292b150_55, v0x292b150_56;
v0x292b150_57 .array/port v0x292b150, 57;
v0x292b150_58 .array/port v0x292b150, 58;
v0x292b150_59 .array/port v0x292b150, 59;
v0x292b150_60 .array/port v0x292b150, 60;
E_0x290cba0/15 .event anyedge, v0x292b150_57, v0x292b150_58, v0x292b150_59, v0x292b150_60;
v0x292b150_61 .array/port v0x292b150, 61;
v0x292b150_62 .array/port v0x292b150, 62;
v0x292b150_63 .array/port v0x292b150, 63;
v0x292b150_64 .array/port v0x292b150, 64;
E_0x290cba0/16 .event anyedge, v0x292b150_61, v0x292b150_62, v0x292b150_63, v0x292b150_64;
v0x292b150_65 .array/port v0x292b150, 65;
v0x292b150_66 .array/port v0x292b150, 66;
v0x292b150_67 .array/port v0x292b150, 67;
v0x292b150_68 .array/port v0x292b150, 68;
E_0x290cba0/17 .event anyedge, v0x292b150_65, v0x292b150_66, v0x292b150_67, v0x292b150_68;
v0x292b150_69 .array/port v0x292b150, 69;
v0x292b150_70 .array/port v0x292b150, 70;
v0x292b150_71 .array/port v0x292b150, 71;
v0x292b150_72 .array/port v0x292b150, 72;
E_0x290cba0/18 .event anyedge, v0x292b150_69, v0x292b150_70, v0x292b150_71, v0x292b150_72;
v0x292b150_73 .array/port v0x292b150, 73;
v0x292b150_74 .array/port v0x292b150, 74;
v0x292b150_75 .array/port v0x292b150, 75;
v0x292b150_76 .array/port v0x292b150, 76;
E_0x290cba0/19 .event anyedge, v0x292b150_73, v0x292b150_74, v0x292b150_75, v0x292b150_76;
v0x292b150_77 .array/port v0x292b150, 77;
v0x292b150_78 .array/port v0x292b150, 78;
v0x292b150_79 .array/port v0x292b150, 79;
v0x292b150_80 .array/port v0x292b150, 80;
E_0x290cba0/20 .event anyedge, v0x292b150_77, v0x292b150_78, v0x292b150_79, v0x292b150_80;
v0x292b150_81 .array/port v0x292b150, 81;
v0x292b150_82 .array/port v0x292b150, 82;
v0x292b150_83 .array/port v0x292b150, 83;
v0x292b150_84 .array/port v0x292b150, 84;
E_0x290cba0/21 .event anyedge, v0x292b150_81, v0x292b150_82, v0x292b150_83, v0x292b150_84;
v0x292b150_85 .array/port v0x292b150, 85;
v0x292b150_86 .array/port v0x292b150, 86;
v0x292b150_87 .array/port v0x292b150, 87;
v0x292b150_88 .array/port v0x292b150, 88;
E_0x290cba0/22 .event anyedge, v0x292b150_85, v0x292b150_86, v0x292b150_87, v0x292b150_88;
v0x292b150_89 .array/port v0x292b150, 89;
v0x292b150_90 .array/port v0x292b150, 90;
v0x292b150_91 .array/port v0x292b150, 91;
v0x292b150_92 .array/port v0x292b150, 92;
E_0x290cba0/23 .event anyedge, v0x292b150_89, v0x292b150_90, v0x292b150_91, v0x292b150_92;
v0x292b150_93 .array/port v0x292b150, 93;
v0x292b150_94 .array/port v0x292b150, 94;
v0x292b150_95 .array/port v0x292b150, 95;
v0x292b150_96 .array/port v0x292b150, 96;
E_0x290cba0/24 .event anyedge, v0x292b150_93, v0x292b150_94, v0x292b150_95, v0x292b150_96;
v0x292b150_97 .array/port v0x292b150, 97;
v0x292b150_98 .array/port v0x292b150, 98;
v0x292b150_99 .array/port v0x292b150, 99;
v0x292b150_100 .array/port v0x292b150, 100;
E_0x290cba0/25 .event anyedge, v0x292b150_97, v0x292b150_98, v0x292b150_99, v0x292b150_100;
v0x292b150_101 .array/port v0x292b150, 101;
v0x292b150_102 .array/port v0x292b150, 102;
v0x292b150_103 .array/port v0x292b150, 103;
v0x292b150_104 .array/port v0x292b150, 104;
E_0x290cba0/26 .event anyedge, v0x292b150_101, v0x292b150_102, v0x292b150_103, v0x292b150_104;
v0x292b150_105 .array/port v0x292b150, 105;
v0x292b150_106 .array/port v0x292b150, 106;
v0x292b150_107 .array/port v0x292b150, 107;
v0x292b150_108 .array/port v0x292b150, 108;
E_0x290cba0/27 .event anyedge, v0x292b150_105, v0x292b150_106, v0x292b150_107, v0x292b150_108;
v0x292b150_109 .array/port v0x292b150, 109;
v0x292b150_110 .array/port v0x292b150, 110;
v0x292b150_111 .array/port v0x292b150, 111;
v0x292b150_112 .array/port v0x292b150, 112;
E_0x290cba0/28 .event anyedge, v0x292b150_109, v0x292b150_110, v0x292b150_111, v0x292b150_112;
v0x292b150_113 .array/port v0x292b150, 113;
v0x292b150_114 .array/port v0x292b150, 114;
v0x292b150_115 .array/port v0x292b150, 115;
v0x292b150_116 .array/port v0x292b150, 116;
E_0x290cba0/29 .event anyedge, v0x292b150_113, v0x292b150_114, v0x292b150_115, v0x292b150_116;
v0x292b150_117 .array/port v0x292b150, 117;
v0x292b150_118 .array/port v0x292b150, 118;
v0x292b150_119 .array/port v0x292b150, 119;
v0x292b150_120 .array/port v0x292b150, 120;
E_0x290cba0/30 .event anyedge, v0x292b150_117, v0x292b150_118, v0x292b150_119, v0x292b150_120;
v0x292b150_121 .array/port v0x292b150, 121;
v0x292b150_122 .array/port v0x292b150, 122;
v0x292b150_123 .array/port v0x292b150, 123;
v0x292b150_124 .array/port v0x292b150, 124;
E_0x290cba0/31 .event anyedge, v0x292b150_121, v0x292b150_122, v0x292b150_123, v0x292b150_124;
v0x292b150_125 .array/port v0x292b150, 125;
v0x292b150_126 .array/port v0x292b150, 126;
v0x292b150_127 .array/port v0x292b150, 127;
E_0x290cba0/32 .event anyedge, v0x292b150_125, v0x292b150_126, v0x292b150_127;
E_0x290cba0 .event/or E_0x290cba0/0, E_0x290cba0/1, E_0x290cba0/2, E_0x290cba0/3, E_0x290cba0/4, E_0x290cba0/5, E_0x290cba0/6, E_0x290cba0/7, E_0x290cba0/8, E_0x290cba0/9, E_0x290cba0/10, E_0x290cba0/11, E_0x290cba0/12, E_0x290cba0/13, E_0x290cba0/14, E_0x290cba0/15, E_0x290cba0/16, E_0x290cba0/17, E_0x290cba0/18, E_0x290cba0/19, E_0x290cba0/20, E_0x290cba0/21, E_0x290cba0/22, E_0x290cba0/23, E_0x290cba0/24, E_0x290cba0/25, E_0x290cba0/26, E_0x290cba0/27, E_0x290cba0/28, E_0x290cba0/29, E_0x290cba0/30, E_0x290cba0/31, E_0x290cba0/32;
S_0x292a6e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x2929f90;
 .timescale 0 0;
v0x292a8e0_0 .var/2s "i", 31 0;
S_0x292a9e0 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x2929f90;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x292a9e0
v0x292acc0_0 .var "history", 6 0;
v0x292ada0_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x292ada0_0;
    %load/vec4 v0x292acc0_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x292cc60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2904de0;
 .timescale -12 -12;
E_0x290ce90 .event anyedge, v0x292da60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x292da60_0;
    %nor/r;
    %assign/vec4 v0x292da60_0, 0;
    %wait E_0x290ce90;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2927d40;
T_5 ;
    %wait E_0x28c69b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29295f0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2929890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929140_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x29290a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29282f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2927fb0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x29287f0;
    %join;
    %wait E_0x28c69b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929140_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x29290a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929140_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2929890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29295f0_0, 0;
    %wait E_0x28a99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c69b0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c69b0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x29287f0;
    %join;
    %wait E_0x28c69b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x29290a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929140_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2929890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29295f0_0, 0;
    %wait E_0x28a99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929210_0, 0;
    %wait E_0x28c69b0;
    %wait E_0x28c69b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929a20_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c69b0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2929460_0, 0;
    %wait E_0x28c69b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c69b0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x29287f0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c6c00;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2929ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2929a20_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2929890_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x29290a0_0, 0;
    %assign/vec4 v0x2929140_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2929460_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x29295f0_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28b7050;
T_6 ;
    %wait E_0x28c7760;
    %load/vec4 v0x2926fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x28e10a0;
    %jmp t_0;
    .scope S_0x28e10a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f4ce0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x28f4ce0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x28f4ce0_0;
    %store/vec4a v0x2927140, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x28f4ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28f4ce0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x28b7050;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x29272e0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2927640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x29272e0_0;
    %load/vec4 v0x2927580_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x29272e0_0, 0;
T_6.5 ;
    %load/vec4 v0x2927b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x29277e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2927140, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x2927a60_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x29277e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2927140, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x29277e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2927140, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x29277e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2927140, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x2927a60_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x29277e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2927140, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x29277e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2927140, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x29278c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x2927700_0;
    %load/vec4 v0x2927a60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x29272e0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2929f90;
T_7 ;
    %wait E_0x28c7760;
    %load/vec4 v0x292ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x292b0b0_0, 0;
    %fork t_3, S_0x292a6e0;
    %jmp t_2;
    .scope S_0x292a6e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x292a8e0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x292a8e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x292a8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x292b150, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x292a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x292a8e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x2929f90;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x292c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x292b0b0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x292c450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x292b0b0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x292c9b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x292c6c0_0;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x292c600_0;
    %assign/vec4 v0x292b0b0_0, 0;
T_7.7 ;
T_7.6 ;
    %load/vec4 v0x292c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x292c8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %load/vec4 v0x292c7b0_0;
    %load/vec4 v0x292c600_0;
    %store/vec4 v0x292acc0_0, 0, 7;
    %store/vec4 v0x292ada0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x292a9e0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x292b150, 0, 4;
T_7.10 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2929f90;
T_8 ;
    %wait E_0x290cba0;
    %load/vec4 v0x292c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x292c340_0;
    %load/vec4 v0x292b0b0_0;
    %store/vec4 v0x292acc0_0, 0, 7;
    %store/vec4 v0x292ada0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x292a9e0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x292b150, 4;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x292c450_0, 0;
    %load/vec4 v0x292b0b0_0;
    %assign/vec4 v0x292c210_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x292c450_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x292c210_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x2904de0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292da60_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x2904de0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x292d4b0_0;
    %inv;
    %store/vec4 v0x292d4b0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x2904de0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2928f00_0, v0x292dcd0_0, v0x292d4b0_0, v0x292d410_0, v0x292d920_0, v0x292d740_0, v0x292e030_0, v0x292df90_0, v0x292de30_0, v0x292dd70_0, v0x292ded0_0, v0x292d880_0, v0x292d7e0_0, v0x292d6a0_0, v0x292d550_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x2904de0;
T_12 ;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x2904de0;
T_13 ;
    %wait E_0x28c6c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x292d9c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d9c0_0, 4, 32;
    %load/vec4 v0x292db20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d9c0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x292d9c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d9c0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x292d880_0;
    %load/vec4 v0x292d880_0;
    %load/vec4 v0x292d7e0_0;
    %xor;
    %load/vec4 v0x292d880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d9c0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d9c0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x292d6a0_0;
    %load/vec4 v0x292d6a0_0;
    %load/vec4 v0x292d550_0;
    %xor;
    %load/vec4 v0x292d6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d9c0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x292d9c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d9c0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response12/top_module.sv";
