Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 24 20:04:04 2018
| Host         : DESKTOP-50SCECT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vendmach_top_timing_summary_routed.rpt -rpx vendmach_top_timing_summary_routed.rpx
| Design       : vendmach_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk_deb1/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div1/clk_out_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sm/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sm/gay_disp_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sm/gay_disp_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sm/gay_disp_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.656        0.000                      0                  218        0.034        0.000                      0                  218        3.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.656        0.000                      0                  218        0.034        0.000                      0                  218        3.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 3.102ns (57.134%)  route 2.327ns (42.866%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.786     5.860    sm/CLK
    SLICE_X104Y97        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.518     6.378 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.807     7.185    sm/delay3s_reg[11]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.309 r  sm/state1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.309    sm/state1_carry__0_i_5_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.859 r  sm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.859    sm/state1_carry__0_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.974    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.519     9.606    sm/state1
    SLICE_X104Y95        LUT2 (Prop_lut2_I0_O)        0.124     9.730 r  sm/delay3s[0]_i_5/O
                         net (fo=1, routed)           0.000     9.730    sm/delay3s[0]_i_5_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.263 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.263    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.497 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.614 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.731 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.732    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.289 r  sm/delay3s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.289    sm/delay3s_reg[28]_i_1_n_6
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.784    13.549    sm/CLK
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[29]/C
                         clock pessimism              0.323    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)        0.109    13.945    sm/delay3s_reg[29]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.094ns (57.071%)  route 2.327ns (42.929%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.786     5.860    sm/CLK
    SLICE_X104Y97        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.518     6.378 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.807     7.185    sm/delay3s_reg[11]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.309 r  sm/state1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.309    sm/state1_carry__0_i_5_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.859 r  sm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.859    sm/state1_carry__0_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.974    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.519     9.606    sm/state1
    SLICE_X104Y95        LUT2 (Prop_lut2_I0_O)        0.124     9.730 r  sm/delay3s[0]_i_5/O
                         net (fo=1, routed)           0.000     9.730    sm/delay3s[0]_i_5_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.263 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.263    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.497 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.614 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.731 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.732    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  sm/delay3s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.281    sm/delay3s_reg[28]_i_1_n_4
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.784    13.549    sm/CLK
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[31]/C
                         clock pessimism              0.323    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)        0.109    13.945    sm/delay3s_reg[31]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/coin_val_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.278ns (26.586%)  route 3.529ns (73.414%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.978     6.052    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     6.570 r  sm/delay3s_reg[20]/Q
                         net (fo=3, routed)           0.965     7.534    sm/delay3s_reg[20]
    SLICE_X105Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.658 r  sm/state1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.658    sm/state1_carry__1_i_6_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.056 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.057    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 f  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.584     9.755    sm/state1
    SLICE_X108Y93        LUT5 (Prop_lut5_I4_O)        0.124     9.879 r  sm/coin_val[31]_i_1/O
                         net (fo=32, routed)          0.980    10.859    sm/coin_val[31]_i_1_n_0
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.684    13.448    sm/CLK
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[23]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDCE (Setup_fdce_C_CE)      -0.205    13.531    sm/coin_val_reg[23]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/coin_val_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.278ns (26.586%)  route 3.529ns (73.414%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.978     6.052    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     6.570 r  sm/delay3s_reg[20]/Q
                         net (fo=3, routed)           0.965     7.534    sm/delay3s_reg[20]
    SLICE_X105Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.658 r  sm/state1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.658    sm/state1_carry__1_i_6_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.056 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.057    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 f  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.584     9.755    sm/state1
    SLICE_X108Y93        LUT5 (Prop_lut5_I4_O)        0.124     9.879 r  sm/coin_val[31]_i_1/O
                         net (fo=32, routed)          0.980    10.859    sm/coin_val[31]_i_1_n_0
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.684    13.448    sm/CLK
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[27]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDCE (Setup_fdce_C_CE)      -0.205    13.531    sm/coin_val_reg[27]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/coin_val_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.278ns (26.586%)  route 3.529ns (73.414%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.978     6.052    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     6.570 r  sm/delay3s_reg[20]/Q
                         net (fo=3, routed)           0.965     7.534    sm/delay3s_reg[20]
    SLICE_X105Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.658 r  sm/state1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.658    sm/state1_carry__1_i_6_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.056 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.057    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 f  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.584     9.755    sm/state1
    SLICE_X108Y93        LUT5 (Prop_lut5_I4_O)        0.124     9.879 r  sm/coin_val[31]_i_1/O
                         net (fo=32, routed)          0.980    10.859    sm/coin_val[31]_i_1_n_0
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.684    13.448    sm/CLK
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[28]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDCE (Setup_fdce_C_CE)      -0.205    13.531    sm/coin_val_reg[28]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/coin_val_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.278ns (26.586%)  route 3.529ns (73.414%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.978     6.052    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     6.570 r  sm/delay3s_reg[20]/Q
                         net (fo=3, routed)           0.965     7.534    sm/delay3s_reg[20]
    SLICE_X105Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.658 r  sm/state1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.658    sm/state1_carry__1_i_6_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.056 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.057    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 f  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.584     9.755    sm/state1
    SLICE_X108Y93        LUT5 (Prop_lut5_I4_O)        0.124     9.879 r  sm/coin_val[31]_i_1/O
                         net (fo=32, routed)          0.980    10.859    sm/coin_val[31]_i_1_n_0
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.684    13.448    sm/CLK
    SLICE_X106Y99        FDCE                                         r  sm/coin_val_reg[31]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDCE (Setup_fdce_C_CE)      -0.205    13.531    sm/coin_val_reg[31]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 3.018ns (56.461%)  route 2.327ns (43.539%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.786     5.860    sm/CLK
    SLICE_X104Y97        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.518     6.378 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.807     7.185    sm/delay3s_reg[11]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.309 r  sm/state1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.309    sm/state1_carry__0_i_5_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.859 r  sm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.859    sm/state1_carry__0_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.974    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.519     9.606    sm/state1
    SLICE_X104Y95        LUT2 (Prop_lut2_I0_O)        0.124     9.730 r  sm/delay3s[0]_i_5/O
                         net (fo=1, routed)           0.000     9.730    sm/delay3s[0]_i_5_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.263 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.263    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.497 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.614 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.731 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.732    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.205 r  sm/delay3s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.205    sm/delay3s_reg[28]_i_1_n_5
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.784    13.549    sm/CLK
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[30]/C
                         clock pessimism              0.323    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)        0.109    13.945    sm/delay3s_reg[30]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.485ns (50.010%)  route 2.484ns (49.990%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 13.374 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.978     6.052    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     6.570 r  sm/delay3s_reg[20]/Q
                         net (fo=3, routed)           0.965     7.534    sm/delay3s_reg[20]
    SLICE_X105Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.658 r  sm/state1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.658    sm/state1_carry__1_i_6_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.056 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.057    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.519     9.690    sm/state1
    SLICE_X104Y95        LUT2 (Prop_lut2_I0_O)        0.124     9.814 r  sm/delay3s[0]_i_5/O
                         net (fo=1, routed)           0.000     9.814    sm/delay3s[0]_i_5_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.347 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.581    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.698 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.698    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.021 r  sm/delay3s_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.021    sm/delay3s_reg[16]_i_1_n_6
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.610    13.374    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[17]/C
                         clock pessimism              0.323    13.697    
                         clock uncertainty           -0.035    13.662    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)        0.109    13.771    sm/delay3s_reg[17]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 2.477ns (49.930%)  route 2.484ns (50.070%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 13.374 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.978     6.052    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     6.570 r  sm/delay3s_reg[20]/Q
                         net (fo=3, routed)           0.965     7.534    sm/delay3s_reg[20]
    SLICE_X105Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.658 r  sm/state1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.658    sm/state1_carry__1_i_6_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.056 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.057    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.519     9.690    sm/state1
    SLICE_X104Y95        LUT2 (Prop_lut2_I0_O)        0.124     9.814 r  sm/delay3s[0]_i_5/O
                         net (fo=1, routed)           0.000     9.814    sm/delay3s[0]_i_5_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.347 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.581    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.698 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.698    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.013 r  sm/delay3s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.013    sm/delay3s_reg[16]_i_1_n_4
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.610    13.374    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
                         clock pessimism              0.323    13.697    
                         clock uncertainty           -0.035    13.662    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)        0.109    13.771    sm/delay3s_reg[19]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 sm/delay3s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 2.998ns (56.297%)  route 2.327ns (43.703%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.786     5.860    sm/CLK
    SLICE_X104Y97        FDRE                                         r  sm/delay3s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.518     6.378 r  sm/delay3s_reg[11]/Q
                         net (fo=3, routed)           0.807     7.185    sm/delay3s_reg[11]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.309 r  sm/state1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.309    sm/state1_carry__0_i_5_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.859 r  sm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.859    sm/state1_carry__0_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  sm/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.974    sm/state1_carry__1_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  sm/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.519     9.606    sm/state1
    SLICE_X104Y95        LUT2 (Prop_lut2_I0_O)        0.124     9.730 r  sm/delay3s[0]_i_5/O
                         net (fo=1, routed)           0.000     9.730    sm/delay3s[0]_i_5_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.263 r  sm/delay3s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.263    sm/delay3s_reg[0]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  sm/delay3s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    sm/delay3s_reg[4]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.497 r  sm/delay3s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    sm/delay3s_reg[8]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.614 r  sm/delay3s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    sm/delay3s_reg[12]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.731 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.732    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.185 r  sm/delay3s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.185    sm/delay3s_reg[28]_i_1_n_7
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.784    13.549    sm/CLK
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[28]/C
                         clock pessimism              0.323    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)        0.109    13.945    sm/delay3s_reg[28]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.215 r  sm/delay3s_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.215    sm/delay3s_reg[20]_i_1_n_7
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[20]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.228 r  sm/delay3s_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.228    sm/delay3s_reg[20]_i_1_n_5
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[22]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.251 r  sm/delay3s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.251    sm/delay3s_reg[20]_i_1_n_6
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[21]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.689%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.253 r  sm/delay3s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.253    sm/delay3s_reg[20]_i_1_n_4
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y100       FDRE                                         r  sm/delay3s_reg[23]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.255 r  sm/delay3s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.255    sm/delay3s_reg[24]_i_1_n_7
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[24]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.268 r  sm/delay3s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.268    sm/delay3s_reg[24]_i_1_n_5
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[26]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sm/bt_gum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.170%)  route 0.208ns (52.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.718     1.805    sm/CLK
    SLICE_X109Y100       FDRE                                         r  sm/bt_gum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  sm/bt_gum_reg/Q
                         net (fo=4, routed)           0.208     2.154    sm/bt_gum
    SLICE_X112Y94        LUT4 (Prop_lut4_I1_O)        0.045     2.199 r  sm/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.199    sm/FSM_onehot_state[2]_i_1_n_0
    SLICE_X112Y94        FDCE                                         r  sm/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.908     2.250    sm/CLK
    SLICE_X112Y94        FDCE                                         r  sm/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.261     1.989    
    SLICE_X112Y94        FDCE (Hold_fdce_C_D)         0.121     2.110    sm/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.291 r  sm/delay3s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.291    sm/delay3s_reg[24]_i_1_n_6
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[25]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.449ns (75.096%)  route 0.149ns (24.904%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.293 r  sm/delay3s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.293    sm/delay3s_reg[24]_i_1_n_4
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y101       FDRE                                         r  sm/delay3s_reg[27]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sm/delay3s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/delay3s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.451ns (75.179%)  route 0.149ns (24.821%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.609     1.695    sm/CLK
    SLICE_X104Y99        FDRE                                         r  sm/delay3s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  sm/delay3s_reg[19]/Q
                         net (fo=3, routed)           0.148     2.007    sm/delay3s_reg[19]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  sm/delay3s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.052    sm/delay3s[16]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  sm/delay3s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    sm/delay3s_reg[16]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  sm/delay3s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    sm/delay3s_reg[20]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.242 r  sm/delay3s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.242    sm/delay3s_reg[24]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.295 r  sm/delay3s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.295    sm/delay3s_reg[28]_i_1_n_7
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.308    sm/CLK
    SLICE_X104Y102       FDRE                                         r  sm/delay3s_reg[28]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.134     2.181    sm/delay3s_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y90   aseg01/seg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y90   aseg01/seg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y90   aseg01/seg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   aseg12/seg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   aseg12/seg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y101  clk_deb1/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X97Y100   clk_deb1/clk_temp_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X98Y100   clk_deb1/clk_temp_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y101  clk_deb1/clk_temp_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y100  sm/deb6_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y100  sm/deb8_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  sm/deb9_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   aseg02/seg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   aseg02/seg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   aseg02/seg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   aseg02/seg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   aseg02/seg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  sm/bt_apple_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  sm/bt_gum_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y90   aseg01/seg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y90   aseg01/seg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y90   aseg01/seg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y92   aseg12/seg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y92   aseg12/seg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y92   aseg12/seg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y92   aseg12/seg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y101  clk_deb1/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X97Y100   clk_deb1/clk_temp_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X98Y100   clk_deb1/clk_temp_reg[24]/C



