/********************************************************
 *	        Copyright(c) 2019	Semidrive 		        *
 *******************************************************/
#ifndef __DW_UMCTL2_H__
#define __DW_UMCTL2_H__

#include <stdint.h>
#include <sys/types.h>
#include <debug.h>
#include "DWC_ddr_umctl2_reg.h"
#include "dwc_ddrphy_top_reg.h"

#ifdef DDR_DEBUG
#define DDR_DBG(fmt, args...)   printf(fmt, ##args)
#else
#define DDR_DBG(fmt, args...)
#endif

#define APB_DDRPHY_BASE	    APB_DDR_CFG_BASE

typedef struct {
    uint32_t id;
    const char *str;
} train_string_t;

uint32_t dwc_ddrphy_fw_monitor_loop(uint32_t fw);
void *ddrphy_apb_memcpy(uint32_t *to, uint16_t *from, size_t sz);
void _dwc_ddrphy_phyinit_userCustom_H_readMsgBlock_ (int Train2D);
void _timing_reg_update_after_training_(void);
void load_ddr_training_fw(uint32_t mem, uint32_t fw);
void ddr_get_type(void);
void set_preinit_reg(uint32_t addr);
void check_ecc_clr_memory(void);
void memset_by_hw(uint32_t start_addr, uint32_t value, uint32_t size);


#endif  /* __DW_UMCTL2_H__ */

