{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect output port \\CHANNEL_BOND_SYNC_OUT (index=0, width=1, offset=0)",
    "    Detect input port \\channel_bond_sync_in (index=0, width=1, offset=0)",
    "    Detect input port \\clk_in (index=0, width=1, offset=0)",
    "    Detect output port \\data_out (index=0, width=1, offset=0)",
    "    Detect input port \\i1 (index=0, width=4, offset=0)",
    "    Detect input port \\i1 (index=1, width=4, offset=0)",
    "    Detect input port \\i1 (index=2, width=4, offset=0)",
    "    Detect input port \\i1 (index=3, width=4, offset=0)",
    "    Detect input port \\i2 (index=0, width=4, offset=0)",
    "    Detect input port \\i2 (index=1, width=4, offset=0)",
    "    Detect input port \\i2 (index=2, width=4, offset=0)",
    "    Detect input port \\i2 (index=3, width=4, offset=0)",
    "    Detect input port \\load_word (index=0, width=1, offset=0)",
    "    Detect input port \\pll_clk (index=0, width=1, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.channel_bond_sync_in",
    "      Cell port \\I is connected to input port \\channel_bond_sync_in",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.clk_in",
    "      Cell port \\I is connected to input port \\clk_in",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i1",
    "      Cell port \\I is connected to input port \\i1[0]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i1_1",
    "      Cell port \\I is connected to input port \\i1[1]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i1_2",
    "      Cell port \\I is connected to input port \\i1[2]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i1_3",
    "      Cell port \\I is connected to input port \\i1[3]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i2",
    "      Cell port \\I is connected to input port \\i2[0]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i2_1",
    "      Cell port \\I is connected to input port \\i2[1]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i2_2",
    "      Cell port \\I is connected to input port \\i2[2]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.i2_3",
    "      Cell port \\I is connected to input port \\i2[3]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.load_word",
    "      Cell port \\I is connected to input port \\load_word",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.pll_clk",
    "      Cell port \\I is connected to input port \\pll_clk",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$primitive_example_design_13.reset",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\inst_o_buf",
    "      Cell port \\O is connected to output port \\CHANNEL_BOND_SYNC_OUT",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUFT \\inst_o_buft",
    "      Cell port \\O is connected to output port \\data_out",
    "        Data Width: 1",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $iopadmap$primitive_example_design_13.clk_in out connection: $iopadmap$clk_in -> $auto$clkbufmap.cc:306:execute$715",
    "      Connected $auto$clkbufmap.cc:306:execute$715",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "    Try \\O_BUFT \\inst_o_buft out connection: \\data_out_flop -> \\inst",
    "      Connected \\inst",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Parameter \\WIDTH: 4",
    "        Data Width: 4",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox clock source",
    "    \\O_SERDES \\inst port \\PLL_CLK: $iopadmap$pll_clk",
    "      Warning: Not able to route signal $iopadmap$pll_clk to port \\PLL_CLK",
    "  Trace Fabric Clock",
    "    Module \\CLK_BUF $auto$clkbufmap.cc:306:execute$715: clock port \\O, net $auto$clkbufmap.cc:339:execute$717",
    "      Connected to cell \\DFFRE $abc$264$auto$blifparse.cc:377:parse_blif$265",
    "        Which is not a IO primitive. Send to fabric",
    "  Summary",
    "        |---------------------------------------------------------------------------------------------------|",
    "        |                      ******************************************************                       |",
    "    IN  | channel_bond_sync_in * I_BUF                                              *                       |",
    "    IN  |               clk_in * I_BUF |-> CLK_BUF                                  *                       |",
    "    IN  |                i1[0] * I_BUF                                              *                       |",
    "    IN  |                i1[1] * I_BUF                                              *                       |",
    "    IN  |                i1[2] * I_BUF                                              *                       |",
    "    IN  |                i1[3] * I_BUF                                              *                       |",
    "    IN  |                i2[0] * I_BUF                                              *                       |",
    "    IN  |                i2[1] * I_BUF                                              *                       |",
    "    IN  |                i2[2] * I_BUF                                              *                       |",
    "    IN  |                i2[3] * I_BUF                                              *                       |",
    "    IN  |            load_word * I_BUF                                              *                       |",
    "    IN  |              pll_clk * I_BUF                                              *                       |",
    "    IN  |                reset * I_BUF                                              *                       |",
    "    OUT |                      *                                              O_BUF * CHANNEL_BOND_SYNC_OUT |",
    "    OUT |                      *                                O_SERDES |-> O_BUFT * data_out              |",
    "        |                      ******************************************************                       |",
    "        |---------------------------------------------------------------------------------------------------|",
    "  Final checking is good",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=channel_bond_sync_in, location: ",
    "        Pin location is not assigned",
    "      Pin object=clk_in, location: ",
    "        Pin location is not assigned",
    "      Pin object=i1[0], location: ",
    "        Pin location is not assigned",
    "      Pin object=i1[1], location: ",
    "        Pin location is not assigned",
    "      Pin object=i1[2], location: ",
    "        Pin location is not assigned",
    "      Pin object=i1[3], location: ",
    "        Pin location is not assigned",
    "      Pin object=i2[0], location: ",
    "        Pin location is not assigned",
    "      Pin object=i2[1], location: ",
    "        Pin location is not assigned",
    "      Pin object=i2[2], location: ",
    "        Pin location is not assigned",
    "      Pin object=i2[3], location: ",
    "        Pin location is not assigned",
    "      Pin object=load_word, location: ",
    "        Pin location is not assigned",
    "      Pin object=pll_clk, location: ",
    "        Pin location is not assigned",
    "      Pin object=reset, location: ",
    "        Pin location is not assigned",
    "      Pin object=CHANNEL_BOND_SYNC_OUT, location: ",
    "        Pin location is not assigned",
    "      Pin object=data_out, location: ",
    "        Pin location is not assigned",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=channel_bond_sync_in Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=clk_in Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i1[0] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i1[1] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i1[2] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i1[3] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i2[0] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i2[1] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i2[2] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=i2[3] Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=load_word Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=pll_clk Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=reset Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=O_BUFT LinkedObject=data_out Location= Port=T Signal=in:f2g_tx_oe_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_out Location= Port=CHANNEL_BOND_SYNC_IN Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_out Location= Port=CHANNEL_BOND_SYNC_OUT Signal=out:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_out Location= Port=LOAD_WORD Signal=in:f2g_tx_dvalid_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_out Location= Port=OE_IN Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_out Location= Port=OE_OUT Signal=out:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_out Location= Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_out Location= Port=RST Signal=in:f2g_trx_reset_n_{A|B}",
    "        Location  does not have any mode to begin with",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.channel_bond_sync_in",
      "linked_object" : "channel_bond_sync_in",
      "linked_objects" : {
        "channel_bond_sync_in" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "channel_bond_sync_in",
        "O" : "$iopadmap$channel_bond_sync_in"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.clk_in",
      "linked_object" : "clk_in",
      "linked_objects" : {
        "clk_in" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk_in",
        "O" : "$iopadmap$clk_in"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:306:execute$715",
      "linked_object" : "clk_in",
      "linked_objects" : {
        "clk_in" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk_in",
        "O" : "$auto$clkbufmap.cc:339:execute$717"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i1",
      "linked_object" : "i1[0]",
      "linked_objects" : {
        "i1[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i1[0]",
        "O" : "$iopadmap$i1[0]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i1_1",
      "linked_object" : "i1[1]",
      "linked_objects" : {
        "i1[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i1[1]",
        "O" : "$iopadmap$i1[1]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i1_2",
      "linked_object" : "i1[2]",
      "linked_objects" : {
        "i1[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i1[2]",
        "O" : "$iopadmap$i1[2]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i1_3",
      "linked_object" : "i1[3]",
      "linked_objects" : {
        "i1[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i1[3]",
        "O" : "$iopadmap$i1[3]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i2",
      "linked_object" : "i2[0]",
      "linked_objects" : {
        "i2[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i2[0]",
        "O" : "$iopadmap$i2[0]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i2_1",
      "linked_object" : "i2[1]",
      "linked_objects" : {
        "i2[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i2[1]",
        "O" : "$iopadmap$i2[1]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i2_2",
      "linked_object" : "i2[2]",
      "linked_objects" : {
        "i2[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i2[2]",
        "O" : "$iopadmap$i2[2]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.i2_3",
      "linked_object" : "i2[3]",
      "linked_objects" : {
        "i2[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "i2[3]",
        "O" : "$iopadmap$i2[3]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.load_word",
      "linked_object" : "load_word",
      "linked_objects" : {
        "load_word" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "load_word",
        "O" : "$iopadmap$load_word"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.pll_clk",
      "linked_object" : "pll_clk",
      "linked_objects" : {
        "pll_clk" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "pll_clk",
        "O" : "$iopadmap$pll_clk"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$primitive_example_design_13.reset",
      "linked_object" : "reset",
      "linked_objects" : {
        "reset" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "reset",
        "O" : "$iopadmap$reset"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "inst_o_buf",
      "linked_object" : "CHANNEL_BOND_SYNC_OUT",
      "linked_objects" : {
        "CHANNEL_BOND_SYNC_OUT" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "channel_sync_out_wire",
        "O" : "CHANNEL_BOND_SYNC_OUT"
      },
      "parameters" : {
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUFT",
      "name" : "inst_o_buft",
      "linked_object" : "data_out",
      "linked_objects" : {
        "data_out" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_out_flop",
        "O" : "data_out"
      },
      "parameters" : {
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_SERDES",
      "name" : "inst",
      "linked_object" : "data_out",
      "linked_objects" : {
        "data_out" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "$auto$clkbufmap.cc:339:execute$717",
        "PLL_CLK" : "$iopadmap$pll_clk",
        "Q" : "data_out_flop"
      },
      "parameters" : {
        "DATA_RATE" : "SDR",
        "WIDTH" : "4"
      }
      },
      "errors" : [
        "Not able to route signal $iopadmap$pll_clk to port \\PLL_CLK"
      ]
    }
  ]
}
