(define-fun assumption.0 ((RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.instr_retirq (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.latched_branch (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))))))
(define-fun assumption.1 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (and (and true (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))))))
(define-fun assumption.2 ((RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))))))
(define-fun assumption.3 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv2 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (not (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))))))
(define-fun assumption.4 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (= RTL.mem_do_prefetch (_ bv0 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))))))
(define-fun assumption.5 ((RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv1 1)) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))))))
(define-fun assumption.6 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv1 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))))))
(define-fun assumption.7 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv144 8))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv130 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv129 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv132 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (not (and (and (and (and (and (and (= RTL.mem_instr (_ bv1 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.8 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv1 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.9 ((RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_add) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))))))
(define-fun assumption.10 ((RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstr (_ bv0 1)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.11 ((RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.compressed_instr (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))))))
(define-fun assumption.12 ((RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv1 1))))))
(define-fun assumption.13 ((RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and (and (and (and (and (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rdata (_ bv0 1)) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))))))
(define-fun assumption.14 ((RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdcycleh (_ bv0 1)) (= RTL.instr_blt (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))))))
(define-fun assumption.15 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slt (_ bv0 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))))))
(define-fun assumption.16 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_ori) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_stalu (_ bv0 1)) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))))))
(define-fun assumption.17 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_rdata_q) ((_ extract 1 1) (_ bv2986340277 32)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.instr_jal (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))))))
(define-fun assumption.18 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstr (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
