
*** Running vivado
    with args -log Mulit_CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mulit_CPU.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Mulit_CPU.tcl -notrace
Command: synth_design -top Mulit_CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 726.820 ; gain = 178.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mulit_CPU' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/Multi_CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'Memory' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.runs/synth_1/.Xil/Vivado-4224-DESKTOP-K0457RM/realtime/Memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (1#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.runs/synth_1/.Xil/Vivado-4224-DESKTOP-K0457RM/realtime/Memory_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/RegFile.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/RegFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6157] synthesizing module 'PCAdd' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PCAdd.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PCAdd.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PCAdd' (4#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PCAdd.v:4]
INFO: [Synth 8-6157] synthesizing module 'IR' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/IR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'IR' (5#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/IR.v:4]
INFO: [Synth 8-6157] synthesizing module 'InsCut' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/InsCut.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InsCut' (6#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/InsCut.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/CU.v:4]
	Parameter INIT bound to: 3'b000 
	Parameter IF bound to: 3'b001 
	Parameter ID bound to: 3'b010 
	Parameter EXE bound to: 3'b011 
	Parameter MEM bound to: 3'b100 
	Parameter WB bound to: 3'b101 
	Parameter HLT bound to: 3'b110 
	Parameter ADD bound to: 6'b000000 
	Parameter ADDI bound to: 6'b001000 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter BEQ bound to: 6'b000100 
	Parameter JUMP bound to: 6'b000010 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/CU.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/CU.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/CU.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (7#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/CU.v:4]
WARNING: [Synth 8-7023] instance 'CU' of module 'Control_Unit' has 18 connections declared, but only 17 given [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/Multi_CPU.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/ALU.v:5]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net of in module/entity ALU does not have driver. [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/ALU.v:12]
WARNING: [Synth 8-3848] Net sf in module/entity ALU does not have driver. [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/ALU.v:5]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/Multi_CPU.v:62]
INFO: [Synth 8-6155] done synthesizing module 'Mulit_CPU' (9#1) [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/Multi_CPU.v:4]
WARNING: [Synth 8-3331] design ALU has unconnected port of
WARNING: [Synth 8-3331] design ALU has unconnected port sf
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[27]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[26]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[25]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[24]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[23]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[22]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[21]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[20]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[19]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[18]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[17]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[16]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[15]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[14]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[13]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[12]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[11]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[10]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[9]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[8]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[7]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[6]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[5]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[4]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[3]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[2]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[1]
WARNING: [Synth 8-3331] design PCAdd has unconnected port CurPC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 790.762 ; gain = 242.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 790.762 ; gain = 242.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 790.762 ; gain = 242.352
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory/Memory_in_context.xdc] for cell 'Memm'
Finished Parsing XDC File [e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory/Memory_in_context.xdc] for cell 'Memm'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 900.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 900.770 ; gain = 352.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 900.770 ; gain = 352.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Memm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 900.770 ; gain = 352.359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CUR_STATE_reg' in module 'Control_Unit'
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'NextPC_reg' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PCAdd.v:23]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                           000001 |                              000
                      IF |                           000010 |                              001
                      ID |                           000100 |                              010
                     EXE |                           001000 |                              011
                     MEM |                           010000 |                              100
                      WB |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CUR_STATE_reg' using encoding 'one-hot' in module 'Control_Unit'
WARNING: [Synth 8-327] inferring latch for variable 'cf_reg' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/ALU.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'MemDataReg' [E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/Multi_CPU.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 900.770 ; gain = 352.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mulit_CPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdd 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (ALU/cf_reg) is unused and will be removed from module Mulit_CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 900.770 ; gain = 352.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|Mulit_CPU   | RF/REG_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 900.770 ; gain = 352.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 900.770 ; gain = 352.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|Mulit_CPU   | RF/REG_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 901.898 ; gain = 353.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Memory        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |Memory |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    16|
|4     |LUT1   |     5|
|5     |LUT2   |     5|
|6     |LUT3   |   108|
|7     |LUT4   |     7|
|8     |LUT5   |    11|
|9     |LUT6   |   119|
|10    |RAM32M |    12|
|11    |FDRE   |   111|
|12    |FDSE   |     1|
|13    |LD     |    32|
|14    |LDC    |    32|
|15    |IBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   495|
|2     |  RF     |RegFile      |    22|
|3     |  ALU    |ALU          |    70|
|4     |  CU     |Control_Unit |    75|
|5     |  IR     |IR           |   122|
|6     |  PC     |PC           |    73|
|7     |  PCAdd  |PCAdd        |    32|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 917.695 ; gain = 259.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 917.695 ; gain = 369.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 931.254 ; gain = 630.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 931.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.runs/synth_1/Mulit_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mulit_CPU_utilization_synth.rpt -pb Mulit_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 29 09:26:35 2020...
