{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "d95c5112_09c05c6d",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 6
      },
      "lineNbr": 0,
      "author": {
        "id": 1000328
      },
      "writtenOn": "2021-04-27T08:36:43Z",
      "side": 1,
      "message": "Deferred this patch until v2.5 release as it depends upon [1] that is not yet ready to merge.\n\n[1]:https://review.trustedfirmware.org/c/TF-A/trusted-firmware-a/+/9101/4",
      "revId": "2ce468ef8dc388bd5e5cb3f1ce6bdb4824e3822f",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "2b8983bc_13219f47",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 6
      },
      "lineNbr": 0,
      "author": {
        "id": 1000328
      },
      "writtenOn": "2021-05-18T15:22:30Z",
      "side": 1,
      "message": "@Varun, As discussed, please check with Nvidia architect team whether disabling the fused/inactive core\u0027s redistributor via GICR_PWRR register is proper option to avoid fused/inactive core\u0027s participation in interrupt handling.\nIf yes, then I will abandon this series [1] for now.\n[1]: https://review.trustedfirmware.org/q/topic:%22gic_fused-off_cpu%22+(status:open%20OR%20status:merged)",
      "parentUuid": "d95c5112_09c05c6d",
      "revId": "2ce468ef8dc388bd5e5cb3f1ce6bdb4824e3822f",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}