

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Sun Aug 16 08:57:31 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        VIP
* Solution:       VIP
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310563|  310563|  310563|  310563|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |       0|       0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  310560|  310560|       647|          -|          -|   480|    no    |
        | + loop_width          |     641|     641|         2|          1|          1|   640|    yes   |
        | + loop_wait_for_eol   |       1|       1|         2|          1|          1|     0|    yes   |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    211|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    341|
|Register         |        -|      -|    213|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    213|    552|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_296_p2                             |     +    |      0|  0|  16|           9|           1|
    |j_V_fu_308_p2                             |     +    |      0|  0|  17|          10|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_11001                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp2_stage0_iter1          |    and   |      0|  0|   8|           1|           1|
    |ap_condition_507                          |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op56_read_state6             |    and   |      0|  0|   8|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond2_fu_290_p2                       |   icmp   |      0|  0|  13|           9|           7|
    |exitcond_fu_302_p2                        |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1                           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_317_p2                         |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                             |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 211|          60|          40|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out     |   9|          2|   24|         48|
    |AXI_video_strm_V_data_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out     |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out     |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state        |  15|          3|    2|          6|
    |ap_NS_fsm                              |  44|          9|    1|          9|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_axi_last_V_2_phi_fu_216_p4  |  15|          3|    1|          3|
    |ap_phi_mux_eol_2_phi_fu_239_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_181_p4           |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_228_p4      |  15|          3|   24|         72|
    |axi_data_V1_reg_145                    |   9|          2|   24|         48|
    |axi_data_V_1_reg_200                   |   9|          2|   24|         48|
    |axi_data_V_3_reg_259                   |   9|          2|   24|         48|
    |axi_last_V1_reg_135                    |   9|          2|    1|          2|
    |axi_last_V_3_reg_247                   |   9|          2|    1|          2|
    |eol_1_reg_189                          |   9|          2|    1|          2|
    |eol_2_reg_236                          |   9|          2|    1|          2|
    |eol_reg_177                            |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n              |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n              |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n              |   9|          2|    1|          2|
    |real_start                             |   9|          2|    1|          2|
    |src_axi0_TDATA_blk_n                   |   9|          2|    1|          2|
    |t_V_2_reg_166                          |   9|          2|   10|         20|
    |t_V_reg_155                            |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 341|         73|  166|        372|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |axi_data_V1_reg_145                  |  24|   0|   24|          0|
    |axi_data_V_1_reg_200                 |  24|   0|   24|          0|
    |axi_data_V_3_reg_259                 |  24|   0|   24|          0|
    |axi_last_V1_reg_135                  |   1|   0|    1|          0|
    |axi_last_V_3_reg_247                 |   1|   0|    1|          0|
    |brmerge_reg_393                      |   1|   0|    1|          0|
    |eol_1_reg_189                        |   1|   0|    1|          0|
    |eol_2_reg_236                        |   1|   0|    1|          0|
    |eol_reg_177                          |   1|   0|    1|          0|
    |exitcond_reg_384                     |   1|   0|    1|          0|
    |i_V_reg_379                          |   9|   0|    9|          0|
    |sof_1_fu_92                          |   1|   0|    1|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |t_V_2_reg_166                        |  10|   0|   10|          0|
    |t_V_reg_155                          |   9|   0|    9|          0|
    |tmp_data_V_reg_355                   |  24|   0|   24|          0|
    |tmp_last_V_reg_363                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 213|   0|  213|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_out                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_write                 | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|src_axi0_TDATA              |  in |   24|    axis    | AXI_video_strm_V_data_V |    pointer   |
|src_axi0_TVALID             |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axi0_TREADY             | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axi0_TDEST              |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axi0_TKEEP              |  in |    3|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|src_axi0_TSTRB              |  in |    3|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|src_axi0_TUSER              |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|src_axi0_TLAST              |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|src_axi0_TID                |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
+----------------------------+-----+-----+------------+-------------------------+--------------+

