// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/26/2021 15:42:10"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module microprocessor (
	o_reg,
	clk,
	reset,
	i_pins,
	zero_flag,
	pm_data,
	reg_enables,
	from_CU,
	x0,
	x1,
	y0,
	y1,
	m,
	r,
	i,
	ir,
	from_ID,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	pc,
	from_PS,
	rom_address,
	wroffset,
	rdoffset,
	wren,
	cache_out,
	cache_wrline,
	cache_rdline,
	cache_rdentry,
	cache_wrentry,
	start_hold,
	end_hold,
	hold_out,
	hold,
	hold_count,
	sync_reset,
	sync_reset_1,
	reset_1shot,
	show_pm_addr);
output 	[3:0] o_reg;
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	zero_flag;
output 	[7:0] pm_data;
output 	[8:0] reg_enables;
output 	[7:0] from_CU;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] m;
output 	[3:0] r;
output 	[3:0] i;
output 	[7:0] ir;
output 	[7:0] from_ID;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	[7:0] pc;
output 	[7:0] from_PS;
output 	[7:0] rom_address;
output 	[2:0] wroffset;
output 	[2:0] rdoffset;
output 	wren;
output 	[7:0] cache_out;
output 	[1:0] cache_wrline;
output 	[1:0] cache_rdline;
output 	cache_rdentry;
output 	cache_wrentry;
output 	start_hold;
output 	end_hold;
output 	hold_out;
output 	hold;
output 	[2:0] hold_count;
output 	sync_reset;
output 	sync_reset_1;
output 	reset_1shot;
output 	[7:0] show_pm_addr;

// Design Ports Information
// o_reg[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[0]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[3]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[5]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[8]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[6]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[7]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[0]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[1]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[0]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[2]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[3]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[6]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[7]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wrline[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wrline[1]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdline[0]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdline[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdentry	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wrentry	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_hold	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// end_hold	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_out	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[2]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_reset	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_reset_1	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_1shot	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[0]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[1]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[2]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_pm_addr[7]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \zero_flag~output_o ;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \reg_enables[0]~output_o ;
wire \reg_enables[1]~output_o ;
wire \reg_enables[2]~output_o ;
wire \reg_enables[3]~output_o ;
wire \reg_enables[4]~output_o ;
wire \reg_enables[5]~output_o ;
wire \reg_enables[6]~output_o ;
wire \reg_enables[7]~output_o ;
wire \reg_enables[8]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \rom_address[0]~output_o ;
wire \rom_address[1]~output_o ;
wire \rom_address[2]~output_o ;
wire \rom_address[3]~output_o ;
wire \rom_address[4]~output_o ;
wire \rom_address[5]~output_o ;
wire \rom_address[6]~output_o ;
wire \rom_address[7]~output_o ;
wire \wroffset[0]~output_o ;
wire \wroffset[1]~output_o ;
wire \wroffset[2]~output_o ;
wire \rdoffset[0]~output_o ;
wire \rdoffset[1]~output_o ;
wire \rdoffset[2]~output_o ;
wire \wren~output_o ;
wire \cache_out[0]~output_o ;
wire \cache_out[1]~output_o ;
wire \cache_out[2]~output_o ;
wire \cache_out[3]~output_o ;
wire \cache_out[4]~output_o ;
wire \cache_out[5]~output_o ;
wire \cache_out[6]~output_o ;
wire \cache_out[7]~output_o ;
wire \cache_wrline[0]~output_o ;
wire \cache_wrline[1]~output_o ;
wire \cache_rdline[0]~output_o ;
wire \cache_rdline[1]~output_o ;
wire \cache_rdentry~output_o ;
wire \cache_wrentry~output_o ;
wire \start_hold~output_o ;
wire \end_hold~output_o ;
wire \hold_out~output_o ;
wire \hold~output_o ;
wire \hold_count[0]~output_o ;
wire \hold_count[1]~output_o ;
wire \hold_count[2]~output_o ;
wire \sync_reset~output_o ;
wire \sync_reset_1~output_o ;
wire \reset_1shot~output_o ;
wire \show_pm_addr[0]~output_o ;
wire \show_pm_addr[1]~output_o ;
wire \show_pm_addr[2]~output_o ;
wire \show_pm_addr[3]~output_o ;
wire \show_pm_addr[4]~output_o ;
wire \show_pm_addr[5]~output_o ;
wire \show_pm_addr[6]~output_o ;
wire \show_pm_addr[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~reg0_q ;
wire \prog_sequencer|sync_reset_1~feeder_combout ;
wire \prog_sequencer|sync_reset_1~q ;
wire \prog_sequencer|always2~0_combout ;
wire \prog_sequencer|reset_1shot~q ;
wire \prog_sequencer|hold~clkctrl_outclk ;
wire \prog_sequencer|lastused~1_combout ;
wire \prog_sequencer|lastused~0_combout ;
wire \prog_sequencer|lastused~2_combout ;
wire \prog_sequencer|lastused[0]~feeder_combout ;
wire \prog_sequencer|lastused~3_combout ;
wire \prog_sequencer|lastused~4_combout ;
wire \prog_sequencer|lastused[1]~feeder_combout ;
wire \prog_sequencer|cache_wren~q ;
wire \c|comb~1_combout ;
wire \prog_sequencer|rom_address[0]~0_combout ;
wire \prog_sequencer|rom_address[1]~1_combout ;
wire \prog_sequencer|rom_address[2]~2_combout ;
wire \prog_sequencer|rom_address[3]~3_combout ;
wire \prog_sequencer|rom_address[3]~4_combout ;
wire \prog_sequencer|rom_address~5_combout ;
wire \c|comb~0_combout ;
wire \prog_sequencer|cache_wrline[0]~feeder_combout ;
wire \c|ShiftLeft0~2_combout ;
wire \prog_sequencer|tagID[1][0][2]~0_combout ;
wire \prog_sequencer|tagID[1][0][2]~q ;
wire \prog_sequencer|tagID[1][1][2]~0_combout ;
wire \prog_sequencer|tagID[1][1][2]~q ;
wire \prog_sequencer|tagID[0][1][2]~0_combout ;
wire \prog_sequencer|tagID[0][1][2]~q ;
wire \prog_sequencer|rom_address[6]~14_combout ;
wire \prog_sequencer|rom_address[6]~15_combout ;
wire \prog_sequencer|rom_address[6]~16_combout ;
wire \prog_sequencer|rom_address[6]~17_combout ;
wire \prog_sequencer|Add1~7 ;
wire \prog_sequencer|Add1~10 ;
wire \prog_sequencer|Add1~13 ;
wire \prog_sequencer|Add1~16 ;
wire \prog_sequencer|Add1~18_combout ;
wire \prog_sequencer|Add1~20_combout ;
wire \prog_sequencer|tagID~3_combout ;
wire \prog_sequencer|tagID[1][1][3]~q ;
wire \prog_sequencer|tagID[0][1][3]~q ;
wire \prog_sequencer|rom_address[7]~18_combout ;
wire \prog_sequencer|tagID[1][0][3]~q ;
wire \prog_sequencer|tagID[0][0][3]~feeder_combout ;
wire \prog_sequencer|tagID[0][0][1]~0_combout ;
wire \prog_sequencer|tagID[0][0][3]~q ;
wire \prog_sequencer|rom_address[7]~19_combout ;
wire \prog_sequencer|rom_address[7]~20_combout ;
wire \prog_sequencer|rom_address[7]~21_combout ;
wire \c|ShiftLeft0~0_combout ;
wire \c|ShiftLeft0~1_combout ;
wire \c|ShiftLeft0~3_combout ;
wire \c|ShiftLeft0~6_combout ;
wire \c|ShiftLeft0~4_combout ;
wire \c|ShiftLeft0~5_combout ;
wire \c|ShiftLeft0~7_combout ;
wire \c|q[1]~17_combout ;
wire \c|q[1]~18_combout ;
wire \prog_sequencer|Add1~0_combout ;
wire \prog_sequencer|Add1~21_combout ;
wire \prog_sequencer|cache_rdoffset[0]~feeder_combout ;
wire \c|q[1]~10_combout ;
wire \c|q[1]~11_combout ;
wire \c|q[1]~12_combout ;
wire \c|q[1]~13_combout ;
wire \c|q[1]~14_combout ;
wire \c|q[1]~15_combout ;
wire \c|q[1]~16_combout ;
wire \c|q[1]~19_combout ;
wire \inst_decoder|ir~13_combout ;
wire \prog_sequencer|Add1~12_combout ;
wire \prog_sequencer|Add1~14_combout ;
wire \prog_sequencer|tagID~1_combout ;
wire \prog_sequencer|tagID[0][0][1]~feeder_combout ;
wire \prog_sequencer|tagID[0][0][1]~q ;
wire \prog_sequencer|tagID[1][0][1]~q ;
wire \prog_sequencer|tagID[1][1][1]~q ;
wire \prog_sequencer|tagID[0][1][1]~q ;
wire \prog_sequencer|rom_address[5]~10_combout ;
wire \prog_sequencer|rom_address[5]~11_combout ;
wire \prog_sequencer|rom_address[5]~12_combout ;
wire \prog_sequencer|rom_address[5]~13_combout ;
wire \c|q[0]~0_combout ;
wire \c|q[0]~1_combout ;
wire \c|q[0]~7_combout ;
wire \c|q[0]~8_combout ;
wire \c|q[0]~2_combout ;
wire \c|q[0]~3_combout ;
wire \c|q[0]~4_combout ;
wire \c|q[0]~5_combout ;
wire \c|q[0]~6_combout ;
wire \c|q[0]~9_combout ;
wire \inst_decoder|ir~19_combout ;
wire \prog_sequencer|Add1~9_combout ;
wire \prog_sequencer|Add1~11_combout ;
wire \prog_sequencer|tagID~0_combout ;
wire \prog_sequencer|tagID[1][0][0]~q ;
wire \prog_sequencer|tagID[0][0][0]~feeder_combout ;
wire \prog_sequencer|tagID[0][0][0]~q ;
wire \prog_sequencer|tagID[1][1][0]~q ;
wire \prog_sequencer|tagID[0][1][0]~q ;
wire \prog_sequencer|rom_address[4]~6_combout ;
wire \prog_sequencer|rom_address[4]~7_combout ;
wire \prog_sequencer|rom_address[4]~8_combout ;
wire \prog_sequencer|rom_address[4]~9_combout ;
wire \c|q[2]~20_combout ;
wire \c|q[2]~21_combout ;
wire \c|q[2]~27_combout ;
wire \c|q[2]~28_combout ;
wire \c|q[2]~22_combout ;
wire \c|q[2]~23_combout ;
wire \c|q[2]~24_combout ;
wire \c|q[2]~25_combout ;
wire \c|q[2]~26_combout ;
wire \c|q[2]~29_combout ;
wire \inst_decoder|ir~18_combout ;
wire \prog_sequencer|Add1~15_combout ;
wire \prog_sequencer|Add1~17_combout ;
wire \prog_sequencer|tagID~2_combout ;
wire \prog_sequencer|tagID[0][0][2]~feeder_combout ;
wire \prog_sequencer|tagID[0][0][2]~q ;
wire \prog_sequencer|Equal0~1_combout ;
wire \prog_sequencer|Equal0~0_combout ;
wire \prog_sequencer|currdentry~combout ;
wire \c|q[6]~60_combout ;
wire \c|q[6]~61_combout ;
wire \c|q[6]~67_combout ;
wire \c|q[6]~68_combout ;
wire \c|q[6]~64_combout ;
wire \c|q[6]~65_combout ;
wire \c|q[6]~62_combout ;
wire \c|q[6]~63_combout ;
wire \c|q[6]~66_combout ;
wire \c|q[6]~69_combout ;
wire \inst_decoder|ir~12_combout ;
wire \c|q[5]~50_combout ;
wire \c|q[5]~51_combout ;
wire \c|q[5]~57_combout ;
wire \c|q[5]~58_combout ;
wire \c|q[5]~52_combout ;
wire \c|q[5]~53_combout ;
wire \c|q[5]~54_combout ;
wire \c|q[5]~55_combout ;
wire \c|q[5]~56_combout ;
wire \c|q[5]~59_combout ;
wire \inst_decoder|ir~16_combout ;
wire \c|q[7]~70_combout ;
wire \c|q[7]~71_combout ;
wire \c|q[7]~77_combout ;
wire \c|q[7]~78_combout ;
wire \c|q[7]~72_combout ;
wire \c|q[7]~73_combout ;
wire \c|q[7]~74_combout ;
wire \c|q[7]~75_combout ;
wire \c|q[7]~76_combout ;
wire \c|q[7]~79_combout ;
wire \inst_decoder|ir~14_combout ;
wire \inst_decoder|reg_en[4]~8_combout ;
wire \comp_unit|alu_out[3]~10_combout ;
wire \c|q[4]~47_combout ;
wire \c|q[4]~48_combout ;
wire \c|q[4]~40_combout ;
wire \c|q[4]~41_combout ;
wire \c|q[4]~44_combout ;
wire \c|q[4]~45_combout ;
wire \c|q[4]~42_combout ;
wire \c|q[4]~43_combout ;
wire \c|q[4]~46_combout ;
wire \c|q[4]~49_combout ;
wire \inst_decoder|ir~17_combout ;
wire \inst_decoder|reg_en[5]~9_combout ;
wire \inst_decoder|reg_en[5]~10_combout ;
wire \comp_unit|data_bus[0]~3_combout ;
wire \inst_decoder|reg_en[0]~0_combout ;
wire \inst_decoder|reg_en[0]~1_combout ;
wire \inst_decoder|reg_en[3]~6_combout ;
wire \inst_decoder|reg_en[3]~7_combout ;
wire \inst_decoder|reg_en[2]~4_combout ;
wire \inst_decoder|reg_en[2]~5_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \inst_decoder|Equal25~0_combout ;
wire \inst_decoder|reg_en[6]~11_combout ;
wire \inst_decoder|Equal19~0_combout ;
wire \inst_decoder|reg_en[6]~12_combout ;
wire \comp_unit|always6~0_combout ;
wire \comp_unit|always6~1_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \comp_unit|data_bus[1]~13_combout ;
wire \inst_decoder|reg_en[7]~13_combout ;
wire \inst_decoder|reg_en[7]~14_combout ;
wire \comp_unit|always13~0_combout ;
wire \comp_unit|data_bus[0]~6_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \comp_unit|data_bus[3]~27_combout ;
wire \comp_unit|data_bus[3]~28_combout ;
wire \comp_unit|data_bus[0]~2_combout ;
wire \comp_unit|data_bus[3]~29_combout ;
wire \inst_decoder|reg_en[1]~2_combout ;
wire \inst_decoder|reg_en[1]~3_combout ;
wire \comp_unit|data_bus[3]~30_combout ;
wire \comp_unit|x[3]~1_combout ;
wire \comp_unit|alu_out~16_combout ;
wire \comp_unit|y1[2]~feeder_combout ;
wire \comp_unit|y[2]~2_combout ;
wire \comp_unit|x[2]~2_combout ;
wire \comp_unit|x[0]~0_combout ;
wire \comp_unit|y[0]~0_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|alu_out[3]~11_combout ;
wire \comp_unit|Add3~1 ;
wire \comp_unit|Add3~3 ;
wire \comp_unit|Add3~5 ;
wire \comp_unit|Add3~6_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|alu_out[3]~12_combout ;
wire \comp_unit|alu_out[3]~13_combout ;
wire \comp_unit|alu_out[3]~14_combout ;
wire \comp_unit|alu_out[3]~15_combout ;
wire \comp_unit|alu_out[3]~17_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|always11~0_combout ;
wire \comp_unit|always11~0clkctrl_outclk ;
wire \comp_unit|r[3]~3_combout ;
wire \comp_unit|r[3]~feeder_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|always13~1_combout ;
wire \comp_unit|data_bus[0]~7_combout ;
wire \comp_unit|data_bus[3]~31_combout ;
wire \i_pins[3]~input_o ;
wire \comp_unit|data_bus[3]~32_combout ;
wire \comp_unit|data_bus[3]~33_combout ;
wire \comp_unit|y[3]~1_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|alu_out[2]~29_combout ;
wire \comp_unit|Add3~4_combout ;
wire \comp_unit|alu_out[2]~18_combout ;
wire \comp_unit|alu_out[2]~19_combout ;
wire \comp_unit|alu_out[2]~30_combout ;
wire \comp_unit|alu_out[2]~20_combout ;
wire \comp_unit|alu_out~21_combout ;
wire \comp_unit|alu_out[2]~22_combout ;
wire \comp_unit|alu_out[2]~28_combout ;
wire \comp_unit|r[2]~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|data_bus[2]~24_combout ;
wire \comp_unit|data_bus[2]~22_combout ;
wire \comp_unit|data_bus[2]~20_combout ;
wire \comp_unit|data_bus[2]~21_combout ;
wire \comp_unit|data_bus[2]~23_combout ;
wire \i_pins[2]~input_o ;
wire \comp_unit|data_bus[2]~25_combout ;
wire \comp_unit|data_bus[2]~26_combout ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|data_bus[1]~14_combout ;
wire \comp_unit|data_bus[1]~15_combout ;
wire \comp_unit|data_bus[1]~16_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|r[1]~1_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|data_bus[1]~17_combout ;
wire \i_pins[1]~input_o ;
wire \comp_unit|data_bus[1]~18_combout ;
wire \comp_unit|data_bus[1]~19_combout ;
wire \comp_unit|x[1]~3_combout ;
wire \comp_unit|Add2~2_combout ;
wire \comp_unit|alu_out[1]~23_combout ;
wire \comp_unit|Add3~2_combout ;
wire \comp_unit|alu_out[1]~24_combout ;
wire \comp_unit|alu_out[1]~25_combout ;
wire \comp_unit|alu_out[1]~26_combout ;
wire \comp_unit|alu_out[1]~31_combout ;
wire \comp_unit|alu_out[1]~32_combout ;
wire \comp_unit|alu_out~6_combout ;
wire \comp_unit|Add2~0_combout ;
wire \comp_unit|alu_out~7_combout ;
wire \comp_unit|alu_out~8_combout ;
wire \comp_unit|alu_out~4_combout ;
wire \comp_unit|alu_out~27_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|r[0]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|Add3~0_combout ;
wire \comp_unit|alu_out~5_combout ;
wire \comp_unit|alu_out~9_combout ;
wire \comp_unit|r_eq_0~0_combout ;
wire \comp_unit|r_eq_0~1_combout ;
wire \comp_unit|r_eq_0~q ;
wire \inst_decoder|Equal9~0_combout ;
wire \prog_sequencer|always14~0_combout ;
wire \prog_sequencer|Add1~1 ;
wire \prog_sequencer|Add1~2_combout ;
wire \prog_sequencer|Add1~22_combout ;
wire \prog_sequencer|cache_rdoffset[1]~feeder_combout ;
wire \prog_sequencer|Add1~3 ;
wire \prog_sequencer|Add1~4_combout ;
wire \prog_sequencer|Add1~23_combout ;
wire \prog_sequencer|Add1~5 ;
wire \prog_sequencer|Add1~6_combout ;
wire \prog_sequencer|Add1~8_combout ;
wire \prog_sequencer|valid~3_combout ;
wire \prog_sequencer|valid[1][1]~q ;
wire \prog_sequencer|valid~0_combout ;
wire \prog_sequencer|valid[1][0]~q ;
wire \prog_sequencer|valid~2_combout ;
wire \prog_sequencer|valid[0][0]~q ;
wire \prog_sequencer|valid~1_combout ;
wire \prog_sequencer|valid[0][1]~q ;
wire \prog_sequencer|always9~8_combout ;
wire \prog_sequencer|always9~9_combout ;
wire \prog_sequencer|always9~4_combout ;
wire \prog_sequencer|always9~5_combout ;
wire \prog_sequencer|always9~6_combout ;
wire \prog_sequencer|always9~7_combout ;
wire \prog_sequencer|start_hold~1_combout ;
wire \prog_sequencer|always9~0_combout ;
wire \prog_sequencer|always9~1_combout ;
wire \prog_sequencer|always9~2_combout ;
wire \prog_sequencer|always9~3_combout ;
wire \prog_sequencer|start_hold~0_combout ;
wire \prog_sequencer|start_hold~2_combout ;
wire \prog_sequencer|start_hold~feeder_combout ;
wire \prog_sequencer|start_hold~q ;
wire \prog_sequencer|hold_out~0_combout ;
wire \prog_sequencer|hold~q ;
wire \prog_sequencer|hold_count~0_combout ;
wire \prog_sequencer|hold_count~1_combout ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|hold_count~2_combout ;
wire \prog_sequencer|always12~0_combout ;
wire \prog_sequencer|end_hold~q ;
wire \c|q[3]~30_combout ;
wire \c|q[3]~31_combout ;
wire \c|q[3]~37_combout ;
wire \c|q[3]~38_combout ;
wire \c|q[3]~34_combout ;
wire \c|q[3]~35_combout ;
wire \c|q[3]~32_combout ;
wire \c|q[3]~33_combout ;
wire \c|q[3]~36_combout ;
wire \c|q[3]~39_combout ;
wire \inst_decoder|ir~15_combout ;
wire \comp_unit|data_bus[0]~8_combout ;
wire \inst_decoder|Equal17~0_combout ;
wire \comp_unit|data_bus[0]~9_combout ;
wire \comp_unit|data_bus[0]~10_combout ;
wire \i_pins[0]~input_o ;
wire \comp_unit|data_bus[0]~0_combout ;
wire \comp_unit|data_bus[0]~1_combout ;
wire \comp_unit|data_bus[0]~4_combout ;
wire \comp_unit|data_bus[0]~5_combout ;
wire \comp_unit|data_bus[0]~11_combout ;
wire \comp_unit|data_bus[0]~12_combout ;
wire \inst_decoder|reg_en[8]~15_combout ;
wire \inst_decoder|reg_en[8]~16_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \comp_unit|o_reg[3]~feeder_combout ;
wire \inst_decoder|Equal24~0_combout ;
wire \inst_decoder|Equal24~1_combout ;
wire \inst_decoder|Equal24~2_combout ;
wire \inst_decoder|Equal25~1_combout ;
wire \inst_decoder|Equal26~0_combout ;
wire \inst_decoder|Equal27~0_combout ;
wire \prog_sequencer|cache_wrentry~0_combout ;
wire \prog_sequencer|show_pm_addr[3]~feeder_combout ;
wire \prog_sequencer|show_pm_addr[5]~feeder_combout ;
wire \prog_sequencer|show_pm_addr[7]~feeder_combout ;
wire [3:0] \data_mem|altsyncram_component|auto_generated|q_a ;
wire [0:1] \prog_sequencer|lastused ;
wire [7:0] \prog_memory|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|r ;
wire [63:0] \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b ;
wire [3:0] \comp_unit|i ;
wire [7:0] \inst_decoder|ir ;
wire [7:0] \prog_sequencer|pc ;
wire [63:0] \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b ;
wire [3:0] \comp_unit|o_reg ;
wire [3:0] \comp_unit|x0 ;
wire [3:0] \comp_unit|x1 ;
wire [3:0] \comp_unit|y0 ;
wire [3:0] \comp_unit|y1 ;
wire [3:0] \comp_unit|m ;
wire [2:0] \prog_sequencer|cache_rdoffset ;
wire [0:0] \prog_sequencer|cache_rdline ;
wire [2:0] \prog_sequencer|hold_count ;
wire [2:0] \prog_sequencer|cache_wroffset ;
wire [0:0] \prog_sequencer|cache_wrline ;
wire [7:0] \prog_sequencer|show_pm_addr ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;
wire [7:0] \prog_sequencer|pm_addr ;
wire [7:0] \comp_unit|alu_out_temp ;

wire [17:0] \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [35:0] \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [17:0] \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \prog_memory|altsyncram_component|auto_generated|q_a [0] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_memory|altsyncram_component|auto_generated|q_a [1] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_memory|altsyncram_component|auto_generated|q_a [2] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_memory|altsyncram_component|auto_generated|q_a [3] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_memory|altsyncram_component|auto_generated|q_a [4] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_memory|altsyncram_component|auto_generated|q_a [5] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \prog_memory|altsyncram_component|auto_generated|q_a [6] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \prog_memory|altsyncram_component|auto_generated|q_a [7] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [32] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [33] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [34] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [35] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [36] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [37] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [38] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [39] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [40] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [41] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [42] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [43] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [44] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [45] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [46] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [47] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [48] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [49] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [50] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [51] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [52] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [53] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [54] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [55] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [56] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [57] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [58] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [59] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [60] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [61] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [62] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [63] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [0] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [1] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [2] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [3] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [4] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [5] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [6] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [7] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [8] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [9] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [10] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [11] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [12] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [13] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [14] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [15] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [16] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [17] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [18] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [19] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [20] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [21] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [22] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [23] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [24] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [25] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [26] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [27] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [28] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [29] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [30] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [31] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [0] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [1] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [2] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [3] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [4] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [5] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [6] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [7] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [8] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [9] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [10] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [11] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [12] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [13] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [14] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [15] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [16] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [17] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [18] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [19] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [20] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [21] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [22] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [23] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [24] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [25] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [26] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [27] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [28] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [29] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [30] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [31] = \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [32] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [33] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [34] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [35] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [36] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [37] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [38] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [39] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [40] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [41] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [42] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [43] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [44] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [45] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [46] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [47] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [48] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [49] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [50] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [51] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [52] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [53] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [54] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [55] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [56] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [57] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [58] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [59] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [60] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [61] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [62] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [63] = \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \data_mem|altsyncram_component|auto_generated|q_a [0] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_mem|altsyncram_component|auto_generated|q_a [1] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \data_mem|altsyncram_component|auto_generated|q_a [2] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \data_mem|altsyncram_component|auto_generated|q_a [3] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \reg_enables[0]~output (
	.i(\inst_decoder|reg_en[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[0]~output .bus_hold = "false";
defparam \reg_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \reg_enables[1]~output (
	.i(\inst_decoder|reg_en[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[1]~output .bus_hold = "false";
defparam \reg_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \reg_enables[2]~output (
	.i(\inst_decoder|reg_en[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[2]~output .bus_hold = "false";
defparam \reg_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \reg_enables[3]~output (
	.i(\inst_decoder|reg_en[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[3]~output .bus_hold = "false";
defparam \reg_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \reg_enables[4]~output (
	.i(\inst_decoder|reg_en[4]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[4]~output .bus_hold = "false";
defparam \reg_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \reg_enables[5]~output (
	.i(\inst_decoder|reg_en[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[5]~output .bus_hold = "false";
defparam \reg_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \reg_enables[6]~output (
	.i(\inst_decoder|reg_en[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[6]~output .bus_hold = "false";
defparam \reg_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \reg_enables[7]~output (
	.i(\inst_decoder|reg_en[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[7]~output .bus_hold = "false";
defparam \reg_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \reg_enables[8]~output (
	.i(\inst_decoder|reg_en[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[8]~output .bus_hold = "false";
defparam \reg_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \from_CU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \from_CU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \from_CU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \from_CU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \from_CU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \from_CU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \from_CU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \from_CU[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|x0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|x0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|x0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|x0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|x1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|x1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|x1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|x1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \i[0]~output (
	.i(\comp_unit|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \i[1]~output (
	.i(\comp_unit|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \i[2]~output (
	.i(\comp_unit|i [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \i[3]~output (
	.i(\comp_unit|i [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ir[0]~output (
	.i(\inst_decoder|ir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \ir[1]~output (
	.i(\inst_decoder|ir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \ir[2]~output (
	.i(\inst_decoder|ir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \ir[3]~output (
	.i(\inst_decoder|ir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \ir[4]~output (
	.i(\inst_decoder|ir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \ir[5]~output (
	.i(\inst_decoder|ir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ir[6]~output (
	.i(\inst_decoder|ir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \ir[7]~output (
	.i(\inst_decoder|ir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \from_ID[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \from_ID[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \from_ID[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \from_ID[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \from_ID[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \from_ID[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \from_ID[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \from_ID[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \NOPC8~output (
	.i(\inst_decoder|Equal24~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \NOPCF~output (
	.i(\inst_decoder|Equal25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \NOPD8~output (
	.i(\inst_decoder|Equal26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \NOPDF~output (
	.i(\inst_decoder|Equal27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|cache_rdoffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|cache_rdoffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|cache_rdoffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|cache_rdline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \from_PS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \from_PS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \from_PS[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \from_PS[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \from_PS[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \from_PS[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \from_PS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \from_PS[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \rom_address[0]~output (
	.i(\prog_sequencer|rom_address[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[0]~output .bus_hold = "false";
defparam \rom_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \rom_address[1]~output (
	.i(\prog_sequencer|rom_address[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[1]~output .bus_hold = "false";
defparam \rom_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \rom_address[2]~output (
	.i(\prog_sequencer|rom_address[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[2]~output .bus_hold = "false";
defparam \rom_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \rom_address[3]~output (
	.i(\prog_sequencer|rom_address[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[3]~output .bus_hold = "false";
defparam \rom_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \rom_address[4]~output (
	.i(\prog_sequencer|rom_address[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[4]~output .bus_hold = "false";
defparam \rom_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \rom_address[5]~output (
	.i(\prog_sequencer|rom_address[5]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[5]~output .bus_hold = "false";
defparam \rom_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \rom_address[6]~output (
	.i(\prog_sequencer|rom_address[6]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[6]~output .bus_hold = "false";
defparam \rom_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \rom_address[7]~output (
	.i(\prog_sequencer|rom_address[7]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[7]~output .bus_hold = "false";
defparam \rom_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \wroffset[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[0]~output .bus_hold = "false";
defparam \wroffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \wroffset[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[1]~output .bus_hold = "false";
defparam \wroffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \wroffset[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[2]~output .bus_hold = "false";
defparam \wroffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \rdoffset[0]~output (
	.i(\prog_sequencer|cache_rdoffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[0]~output .bus_hold = "false";
defparam \rdoffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \rdoffset[1]~output (
	.i(\prog_sequencer|cache_rdoffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[1]~output .bus_hold = "false";
defparam \rdoffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \rdoffset[2]~output (
	.i(\prog_sequencer|cache_rdoffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[2]~output .bus_hold = "false";
defparam \rdoffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \wren~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \cache_out[0]~output (
	.i(\c|q[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[0]~output .bus_hold = "false";
defparam \cache_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \cache_out[1]~output (
	.i(\c|q[1]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[1]~output .bus_hold = "false";
defparam \cache_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \cache_out[2]~output (
	.i(\c|q[2]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[2]~output .bus_hold = "false";
defparam \cache_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \cache_out[3]~output (
	.i(\c|q[3]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[3]~output .bus_hold = "false";
defparam \cache_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \cache_out[4]~output (
	.i(\c|q[4]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[4]~output .bus_hold = "false";
defparam \cache_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \cache_out[5]~output (
	.i(\c|q[5]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[5]~output .bus_hold = "false";
defparam \cache_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \cache_out[6]~output (
	.i(\c|q[6]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[6]~output .bus_hold = "false";
defparam \cache_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \cache_out[7]~output (
	.i(\c|q[7]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[7]~output .bus_hold = "false";
defparam \cache_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \cache_wrline[0]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wrline[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wrline[0]~output .bus_hold = "false";
defparam \cache_wrline[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \cache_wrline[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wrline[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wrline[1]~output .bus_hold = "false";
defparam \cache_wrline[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \cache_rdline[0]~output (
	.i(\prog_sequencer|cache_rdline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdline[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdline[0]~output .bus_hold = "false";
defparam \cache_rdline[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \cache_rdline[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdline[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdline[1]~output .bus_hold = "false";
defparam \cache_rdline[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \cache_rdentry~output (
	.i(\prog_sequencer|currdentry~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdentry~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdentry~output .bus_hold = "false";
defparam \cache_rdentry~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \cache_wrentry~output (
	.i(!\prog_sequencer|cache_wrentry~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wrentry~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wrentry~output .bus_hold = "false";
defparam \cache_wrentry~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \start_hold~output (
	.i(\prog_sequencer|start_hold~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\start_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \start_hold~output .bus_hold = "false";
defparam \start_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \end_hold~output (
	.i(\prog_sequencer|end_hold~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \end_hold~output .bus_hold = "false";
defparam \end_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \hold_out~output (
	.i(\prog_sequencer|hold_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_out~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_out~output .bus_hold = "false";
defparam \hold_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \hold~output (
	.i(\prog_sequencer|hold~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold~output_o ),
	.obar());
// synopsys translate_off
defparam \hold~output .bus_hold = "false";
defparam \hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \hold_count[0]~output (
	.i(\prog_sequencer|hold_count [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[0]~output .bus_hold = "false";
defparam \hold_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \hold_count[1]~output (
	.i(\prog_sequencer|hold_count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[1]~output .bus_hold = "false";
defparam \hold_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \hold_count[2]~output (
	.i(\prog_sequencer|hold_count [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[2]~output .bus_hold = "false";
defparam \hold_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \sync_reset~output (
	.i(\sync_reset~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sync_reset~output_o ),
	.obar());
// synopsys translate_off
defparam \sync_reset~output .bus_hold = "false";
defparam \sync_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \sync_reset_1~output (
	.i(\prog_sequencer|sync_reset_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sync_reset_1~output_o ),
	.obar());
// synopsys translate_off
defparam \sync_reset_1~output .bus_hold = "false";
defparam \sync_reset_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \reset_1shot~output (
	.i(\prog_sequencer|reset_1shot~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reset_1shot~output_o ),
	.obar());
// synopsys translate_off
defparam \reset_1shot~output .bus_hold = "false";
defparam \reset_1shot~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \show_pm_addr[0]~output (
	.i(\prog_sequencer|show_pm_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[0]~output .bus_hold = "false";
defparam \show_pm_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \show_pm_addr[1]~output (
	.i(\prog_sequencer|show_pm_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[1]~output .bus_hold = "false";
defparam \show_pm_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \show_pm_addr[2]~output (
	.i(\prog_sequencer|show_pm_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[2]~output .bus_hold = "false";
defparam \show_pm_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \show_pm_addr[3]~output (
	.i(\prog_sequencer|show_pm_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[3]~output .bus_hold = "false";
defparam \show_pm_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \show_pm_addr[4]~output (
	.i(\prog_sequencer|show_pm_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[4]~output .bus_hold = "false";
defparam \show_pm_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \show_pm_addr[5]~output (
	.i(\prog_sequencer|show_pm_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[5]~output .bus_hold = "false";
defparam \show_pm_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \show_pm_addr[6]~output (
	.i(\prog_sequencer|show_pm_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[6]~output .bus_hold = "false";
defparam \show_pm_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \show_pm_addr[7]~output (
	.i(\prog_sequencer|show_pm_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_pm_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_pm_addr[7]~output .bus_hold = "false";
defparam \show_pm_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y68_N1
dffeas \sync_reset~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync_reset~reg0 .is_wysiwyg = "true";
defparam \sync_reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N10
cycloneive_lcell_comb \prog_sequencer|sync_reset_1~feeder (
// Equation(s):
// \prog_sequencer|sync_reset_1~feeder_combout  = \sync_reset~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\prog_sequencer|sync_reset_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|sync_reset_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N11
dffeas \prog_sequencer|sync_reset_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|sync_reset_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|sync_reset_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1 .is_wysiwyg = "true";
defparam \prog_sequencer|sync_reset_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N24
cycloneive_lcell_comb \prog_sequencer|always2~0 (
// Equation(s):
// \prog_sequencer|always2~0_combout  = (\sync_reset~reg0_q  & !\prog_sequencer|sync_reset_1~q )

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|sync_reset_1~q ),
	.cin(gnd),
	.combout(\prog_sequencer|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always2~0 .lut_mask = 16'h00AA;
defparam \prog_sequencer|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N25
dffeas \prog_sequencer|reset_1shot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|reset_1shot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|reset_1shot .is_wysiwyg = "true";
defparam \prog_sequencer|reset_1shot .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \prog_sequencer|hold~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\prog_sequencer|hold~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\prog_sequencer|hold~clkctrl_outclk ));
// synopsys translate_off
defparam \prog_sequencer|hold~clkctrl .clock_type = "global clock";
defparam \prog_sequencer|hold~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X35_Y66_N27
dffeas \prog_sequencer|cache_rdline[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdline[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N20
cycloneive_lcell_comb \prog_sequencer|lastused~1 (
// Equation(s):
// \prog_sequencer|lastused~1_combout  = (!\prog_sequencer|hold~q  & !\prog_sequencer|start_hold~q )

	.dataa(\prog_sequencer|hold~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|start_hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|lastused~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|lastused~1 .lut_mask = 16'h0055;
defparam \prog_sequencer|lastused~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N20
cycloneive_lcell_comb \prog_sequencer|lastused~0 (
// Equation(s):
// \prog_sequencer|lastused~0_combout  = \prog_sequencer|lastused [0] $ (((!\prog_sequencer|pm_addr [3] & \prog_sequencer|end_hold~q )))

	.dataa(\prog_sequencer|lastused [0]),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|end_hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|lastused~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|lastused~0 .lut_mask = 16'hA5AA;
defparam \prog_sequencer|lastused~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N10
cycloneive_lcell_comb \prog_sequencer|lastused~2 (
// Equation(s):
// \prog_sequencer|lastused~2_combout  = (\prog_sequencer|lastused~1_combout  & ((\prog_sequencer|pm_addr [3] & ((\prog_sequencer|lastused~0_combout ))) # (!\prog_sequencer|pm_addr [3] & (\prog_sequencer|currdentry~combout )))) # 
// (!\prog_sequencer|lastused~1_combout  & (((\prog_sequencer|lastused~0_combout ))))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\prog_sequencer|lastused~1_combout ),
	.datac(\prog_sequencer|lastused~0_combout ),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|lastused~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|lastused~2 .lut_mask = 16'hF0B8;
defparam \prog_sequencer|lastused~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N24
cycloneive_lcell_comb \prog_sequencer|lastused[0]~feeder (
// Equation(s):
// \prog_sequencer|lastused[0]~feeder_combout  = \prog_sequencer|lastused~2_combout 

	.dataa(gnd),
	.datab(\prog_sequencer|lastused~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|lastused[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|lastused[0]~feeder .lut_mask = 16'hCCCC;
defparam \prog_sequencer|lastused[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y70_N25
dffeas \prog_sequencer|lastused[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|lastused[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog_sequencer|reset_1shot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|lastused [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|lastused[0] .is_wysiwyg = "true";
defparam \prog_sequencer|lastused[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N4
cycloneive_lcell_comb \prog_sequencer|lastused~3 (
// Equation(s):
// \prog_sequencer|lastused~3_combout  = \prog_sequencer|lastused [1] $ (((\prog_sequencer|end_hold~q  & \prog_sequencer|pm_addr [3])))

	.dataa(gnd),
	.datab(\prog_sequencer|lastused [1]),
	.datac(\prog_sequencer|end_hold~q ),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|lastused~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|lastused~3 .lut_mask = 16'h3CCC;
defparam \prog_sequencer|lastused~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N6
cycloneive_lcell_comb \prog_sequencer|lastused~4 (
// Equation(s):
// \prog_sequencer|lastused~4_combout  = (\prog_sequencer|lastused~1_combout  & ((\prog_sequencer|pm_addr [3] & (\prog_sequencer|currdentry~combout )) # (!\prog_sequencer|pm_addr [3] & ((\prog_sequencer|lastused~3_combout ))))) # 
// (!\prog_sequencer|lastused~1_combout  & (((\prog_sequencer|lastused~3_combout ))))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\prog_sequencer|lastused~1_combout ),
	.datac(\prog_sequencer|lastused~3_combout ),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|lastused~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|lastused~4 .lut_mask = 16'hB8F0;
defparam \prog_sequencer|lastused~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N14
cycloneive_lcell_comb \prog_sequencer|lastused[1]~feeder (
// Equation(s):
// \prog_sequencer|lastused[1]~feeder_combout  = \prog_sequencer|lastused~4_combout 

	.dataa(\prog_sequencer|lastused~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|lastused[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|lastused[1]~feeder .lut_mask = 16'hAAAA;
defparam \prog_sequencer|lastused[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y70_N15
dffeas \prog_sequencer|lastused[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|lastused[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog_sequencer|reset_1shot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|lastused [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|lastused[1] .is_wysiwyg = "true";
defparam \prog_sequencer|lastused[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N29
dffeas \prog_sequencer|cache_wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wren .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N28
cycloneive_lcell_comb \c|comb~1 (
// Equation(s):
// \c|comb~1_combout  = (\prog_sequencer|cache_wren~q  & ((\prog_sequencer|pm_addr [3] & ((!\prog_sequencer|lastused [1]))) # (!\prog_sequencer|pm_addr [3] & (!\prog_sequencer|lastused [0]))))

	.dataa(\prog_sequencer|lastused [0]),
	.datab(\prog_sequencer|lastused [1]),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\c|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|comb~1 .lut_mask = 16'h3050;
defparam \c|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[0]~0 (
// Equation(s):
// \prog_sequencer|rom_address[0]~0_combout  = (!\prog_sequencer|start_hold~q  & (!\prog_sequencer|hold_count [0] & !\prog_sequencer|reset_1shot~q ))

	.dataa(\prog_sequencer|start_hold~q ),
	.datab(\prog_sequencer|hold_count [0]),
	.datac(gnd),
	.datad(\prog_sequencer|reset_1shot~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[0]~0 .lut_mask = 16'h0011;
defparam \prog_sequencer|rom_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N8
cycloneive_lcell_comb \prog_sequencer|rom_address[1]~1 (
// Equation(s):
// \prog_sequencer|rom_address[1]~1_combout  = (!\prog_sequencer|start_hold~q  & (!\prog_sequencer|reset_1shot~q  & (\prog_sequencer|hold_count [0] $ (\prog_sequencer|hold_count [1]))))

	.dataa(\prog_sequencer|start_hold~q ),
	.datab(\prog_sequencer|hold_count [0]),
	.datac(\prog_sequencer|hold_count [1]),
	.datad(\prog_sequencer|reset_1shot~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[1]~1 .lut_mask = 16'h0014;
defparam \prog_sequencer|rom_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N22
cycloneive_lcell_comb \prog_sequencer|rom_address[2]~2 (
// Equation(s):
// \prog_sequencer|rom_address[2]~2_combout  = (\prog_sequencer|Add0~0_combout  & (!\prog_sequencer|reset_1shot~q  & !\prog_sequencer|start_hold~q ))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(gnd),
	.datad(\prog_sequencer|start_hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[2]~2 .lut_mask = 16'h0022;
defparam \prog_sequencer|rom_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N16
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~3 (
// Equation(s):
// \prog_sequencer|rom_address[3]~3_combout  = (\prog_sequencer|start_hold~q  & (((\prog_sequencer|pm_addr [3])))) # (!\prog_sequencer|start_hold~q  & (\prog_sequencer|cache_rdline [0] & (!\sync_reset~reg0_q )))

	.dataa(\prog_sequencer|start_hold~q ),
	.datab(\prog_sequencer|cache_rdline [0]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~3 .lut_mask = 16'hAE04;
defparam \prog_sequencer|rom_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N14
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~4 (
// Equation(s):
// \prog_sequencer|rom_address[3]~4_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|rom_address[3]~3_combout )

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|rom_address[3]~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~4 .lut_mask = 16'h5500;
defparam \prog_sequencer|rom_address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N14
cycloneive_lcell_comb \prog_sequencer|rom_address~5 (
// Equation(s):
// \prog_sequencer|rom_address~5_combout  = (\prog_sequencer|cache_rdline [0] & (\prog_sequencer|lastused [1])) # (!\prog_sequencer|cache_rdline [0] & ((\prog_sequencer|lastused [0])))

	.dataa(gnd),
	.datab(\prog_sequencer|lastused [1]),
	.datac(\prog_sequencer|lastused [0]),
	.datad(\prog_sequencer|cache_rdline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address~5 .lut_mask = 16'hCCF0;
defparam \prog_sequencer|rom_address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N6
cycloneive_lcell_comb \c|comb~0 (
// Equation(s):
// \c|comb~0_combout  = (\prog_sequencer|cache_wren~q  & ((\prog_sequencer|pm_addr [3] & ((\prog_sequencer|lastused [1]))) # (!\prog_sequencer|pm_addr [3] & (\prog_sequencer|lastused [0]))))

	.dataa(\prog_sequencer|lastused [0]),
	.datab(\prog_sequencer|lastused [1]),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\c|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|comb~0 .lut_mask = 16'hC0A0;
defparam \c|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N30
cycloneive_lcell_comb \prog_sequencer|cache_wrline[0]~feeder (
// Equation(s):
// \prog_sequencer|cache_wrline[0]~feeder_combout  = \prog_sequencer|cache_rdline [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|cache_rdline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wrline[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wrline[0]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|cache_wrline[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y70_N31
dffeas \prog_sequencer|cache_wrline[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wrline[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wrline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wrline[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wrline[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N31
dffeas \prog_sequencer|cache_wroffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N13
dffeas \prog_sequencer|cache_wroffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N23
dffeas \prog_sequencer|cache_wroffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N16
cycloneive_lcell_comb \c|ShiftLeft0~2 (
// Equation(s):
// \c|ShiftLeft0~2_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~2 .lut_mask = 16'h0300;
defparam \c|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N18
cycloneive_lcell_comb \prog_sequencer|tagID[1][0][2]~0 (
// Equation(s):
// \prog_sequencer|tagID[1][0][2]~0_combout  = (\prog_sequencer|reset_1shot~q ) # ((\prog_sequencer|start_hold~q  & (\prog_sequencer|lastused [1] & \prog_sequencer|pm_addr [3])))

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|lastused [1]),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[1][0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][2]~0 .lut_mask = 16'hEAAA;
defparam \prog_sequencer|tagID[1][0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y70_N23
dffeas \prog_sequencer|tagID[1][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[1][0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N4
cycloneive_lcell_comb \prog_sequencer|tagID[1][1][2]~0 (
// Equation(s):
// \prog_sequencer|tagID[1][1][2]~0_combout  = (\prog_sequencer|reset_1shot~q ) # ((\prog_sequencer|pm_addr [3] & (\prog_sequencer|start_hold~q  & !\prog_sequencer|lastused [1])))

	.dataa(\prog_sequencer|pm_addr [3]),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(\prog_sequencer|start_hold~q ),
	.datad(\prog_sequencer|lastused [1]),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[1][1][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][2]~0 .lut_mask = 16'hCCEC;
defparam \prog_sequencer|tagID[1][1][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y70_N7
dffeas \prog_sequencer|tagID[1][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N22
cycloneive_lcell_comb \prog_sequencer|tagID[0][1][2]~0 (
// Equation(s):
// \prog_sequencer|tagID[0][1][2]~0_combout  = (\prog_sequencer|reset_1shot~q ) # ((!\prog_sequencer|lastused [0] & (!\prog_sequencer|pm_addr [3] & \prog_sequencer|start_hold~q )))

	.dataa(\prog_sequencer|lastused [0]),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|start_hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][1][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][2]~0 .lut_mask = 16'hCDCC;
defparam \prog_sequencer|tagID[0][1][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y70_N13
dffeas \prog_sequencer|tagID[0][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N12
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~14 (
// Equation(s):
// \prog_sequencer|rom_address[6]~14_combout  = (\prog_sequencer|cache_rdline [0] & ((\prog_sequencer|tagID[1][1][2]~q ) # ((\prog_sequencer|rom_address~5_combout )))) # (!\prog_sequencer|cache_rdline [0] & (((\prog_sequencer|tagID[0][1][2]~q  & 
// !\prog_sequencer|rom_address~5_combout ))))

	.dataa(\prog_sequencer|tagID[1][1][2]~q ),
	.datab(\prog_sequencer|cache_rdline [0]),
	.datac(\prog_sequencer|tagID[0][1][2]~q ),
	.datad(\prog_sequencer|rom_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~14 .lut_mask = 16'hCCB8;
defparam \prog_sequencer|rom_address[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N10
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~15 (
// Equation(s):
// \prog_sequencer|rom_address[6]~15_combout  = (\prog_sequencer|rom_address[6]~14_combout  & ((\prog_sequencer|tagID[1][0][2]~q ) # ((!\prog_sequencer|rom_address~5_combout )))) # (!\prog_sequencer|rom_address[6]~14_combout  & 
// (((\prog_sequencer|tagID[0][0][2]~q  & \prog_sequencer|rom_address~5_combout ))))

	.dataa(\prog_sequencer|tagID[1][0][2]~q ),
	.datab(\prog_sequencer|tagID[0][0][2]~q ),
	.datac(\prog_sequencer|rom_address[6]~14_combout ),
	.datad(\prog_sequencer|rom_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~15 .lut_mask = 16'hACF0;
defparam \prog_sequencer|rom_address[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N24
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~16 (
// Equation(s):
// \prog_sequencer|rom_address[6]~16_combout  = (\prog_sequencer|start_hold~q  & (((\prog_sequencer|pm_addr [6])))) # (!\prog_sequencer|start_hold~q  & (!\sync_reset~reg0_q  & (\prog_sequencer|rom_address[6]~15_combout )))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|rom_address[6]~15_combout ),
	.datad(\prog_sequencer|pm_addr [6]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~16 .lut_mask = 16'hDC10;
defparam \prog_sequencer|rom_address[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N10
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~17 (
// Equation(s):
// \prog_sequencer|rom_address[6]~17_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|rom_address[6]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|reset_1shot~q ),
	.datad(\prog_sequencer|rom_address[6]~16_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~17 .lut_mask = 16'h0F00;
defparam \prog_sequencer|rom_address[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N23
dffeas \prog_sequencer|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[7] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y66_N21
dffeas \prog_sequencer|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[6] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y66_N3
dffeas \prog_sequencer|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[5] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y66_N25
dffeas \prog_sequencer|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[4] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N14
cycloneive_lcell_comb \prog_sequencer|Add1~6 (
// Equation(s):
// \prog_sequencer|Add1~6_combout  = (\prog_sequencer|cache_rdline [0] & (!\prog_sequencer|Add1~5 )) # (!\prog_sequencer|cache_rdline [0] & ((\prog_sequencer|Add1~5 ) # (GND)))
// \prog_sequencer|Add1~7  = CARRY((!\prog_sequencer|Add1~5 ) # (!\prog_sequencer|cache_rdline [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdline [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~5 ),
	.combout(\prog_sequencer|Add1~6_combout ),
	.cout(\prog_sequencer|Add1~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~6 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N16
cycloneive_lcell_comb \prog_sequencer|Add1~9 (
// Equation(s):
// \prog_sequencer|Add1~9_combout  = (\prog_sequencer|pc [4] & (\prog_sequencer|Add1~7  $ (GND))) # (!\prog_sequencer|pc [4] & (!\prog_sequencer|Add1~7  & VCC))
// \prog_sequencer|Add1~10  = CARRY((\prog_sequencer|pc [4] & !\prog_sequencer|Add1~7 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~7 ),
	.combout(\prog_sequencer|Add1~9_combout ),
	.cout(\prog_sequencer|Add1~10 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~9 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N18
cycloneive_lcell_comb \prog_sequencer|Add1~12 (
// Equation(s):
// \prog_sequencer|Add1~12_combout  = (\prog_sequencer|pc [5] & (!\prog_sequencer|Add1~10 )) # (!\prog_sequencer|pc [5] & ((\prog_sequencer|Add1~10 ) # (GND)))
// \prog_sequencer|Add1~13  = CARRY((!\prog_sequencer|Add1~10 ) # (!\prog_sequencer|pc [5]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~10 ),
	.combout(\prog_sequencer|Add1~12_combout ),
	.cout(\prog_sequencer|Add1~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~12 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N20
cycloneive_lcell_comb \prog_sequencer|Add1~15 (
// Equation(s):
// \prog_sequencer|Add1~15_combout  = (\prog_sequencer|pc [6] & (\prog_sequencer|Add1~13  $ (GND))) # (!\prog_sequencer|pc [6] & (!\prog_sequencer|Add1~13  & VCC))
// \prog_sequencer|Add1~16  = CARRY((\prog_sequencer|pc [6] & !\prog_sequencer|Add1~13 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~13 ),
	.combout(\prog_sequencer|Add1~15_combout ),
	.cout(\prog_sequencer|Add1~16 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~15 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N22
cycloneive_lcell_comb \prog_sequencer|Add1~18 (
// Equation(s):
// \prog_sequencer|Add1~18_combout  = \prog_sequencer|pc [7] $ (\prog_sequencer|Add1~16 )

	.dataa(\prog_sequencer|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog_sequencer|Add1~16 ),
	.combout(\prog_sequencer|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~18 .lut_mask = 16'h5A5A;
defparam \prog_sequencer|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N24
cycloneive_lcell_comb \prog_sequencer|Add1~20 (
// Equation(s):
// \prog_sequencer|Add1~20_combout  = (\prog_sequencer|always14~0_combout  & (\inst_decoder|ir [3])) # (!\prog_sequencer|always14~0_combout  & ((\prog_sequencer|Add1~18_combout )))

	.dataa(\prog_sequencer|always14~0_combout ),
	.datab(\inst_decoder|ir [3]),
	.datac(gnd),
	.datad(\prog_sequencer|Add1~18_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~20 .lut_mask = 16'hDD88;
defparam \prog_sequencer|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N14
cycloneive_lcell_comb \prog_sequencer|pm_addr[7] (
// Equation(s):
// \prog_sequencer|pm_addr [7] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [7]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add1~20_combout ))))

	.dataa(\prog_sequencer|Add1~20_combout ),
	.datab(\prog_sequencer|pm_addr [7]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [7]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N0
cycloneive_lcell_comb \prog_sequencer|tagID~3 (
// Equation(s):
// \prog_sequencer|tagID~3_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|pm_addr [7])

	.dataa(gnd),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [7]),
	.cin(gnd),
	.combout(\prog_sequencer|tagID~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID~3 .lut_mask = 16'h3300;
defparam \prog_sequencer|tagID~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y70_N31
dffeas \prog_sequencer|tagID[1][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N9
dffeas \prog_sequencer|tagID[0][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N8
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~18 (
// Equation(s):
// \prog_sequencer|rom_address[7]~18_combout  = (\prog_sequencer|cache_rdline [0] & ((\prog_sequencer|tagID[1][1][3]~q ) # ((\prog_sequencer|rom_address~5_combout )))) # (!\prog_sequencer|cache_rdline [0] & (((\prog_sequencer|tagID[0][1][3]~q  & 
// !\prog_sequencer|rom_address~5_combout ))))

	.dataa(\prog_sequencer|cache_rdline [0]),
	.datab(\prog_sequencer|tagID[1][1][3]~q ),
	.datac(\prog_sequencer|tagID[0][1][3]~q ),
	.datad(\prog_sequencer|rom_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~18 .lut_mask = 16'hAAD8;
defparam \prog_sequencer|rom_address[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y70_N1
dffeas \prog_sequencer|tagID[1][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[1][0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N28
cycloneive_lcell_comb \prog_sequencer|tagID[0][0][3]~feeder (
// Equation(s):
// \prog_sequencer|tagID[0][0][3]~feeder_combout  = \prog_sequencer|tagID~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|tagID~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][3]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|tagID[0][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N12
cycloneive_lcell_comb \prog_sequencer|tagID[0][0][1]~0 (
// Equation(s):
// \prog_sequencer|tagID[0][0][1]~0_combout  = (\prog_sequencer|reset_1shot~q ) # ((\prog_sequencer|start_hold~q  & (\prog_sequencer|lastused [0] & !\prog_sequencer|pm_addr [3])))

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|lastused [0]),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][1]~0 .lut_mask = 16'hAAEA;
defparam \prog_sequencer|tagID[0][0][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y70_N29
dffeas \prog_sequencer|tagID[0][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID[0][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~19 (
// Equation(s):
// \prog_sequencer|rom_address[7]~19_combout  = (\prog_sequencer|rom_address~5_combout  & ((\prog_sequencer|rom_address[7]~18_combout  & (\prog_sequencer|tagID[1][0][3]~q )) # (!\prog_sequencer|rom_address[7]~18_combout  & ((\prog_sequencer|tagID[0][0][3]~q 
// ))))) # (!\prog_sequencer|rom_address~5_combout  & (\prog_sequencer|rom_address[7]~18_combout ))

	.dataa(\prog_sequencer|rom_address~5_combout ),
	.datab(\prog_sequencer|rom_address[7]~18_combout ),
	.datac(\prog_sequencer|tagID[1][0][3]~q ),
	.datad(\prog_sequencer|tagID[0][0][3]~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~19 .lut_mask = 16'hE6C4;
defparam \prog_sequencer|rom_address[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N28
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~20 (
// Equation(s):
// \prog_sequencer|rom_address[7]~20_combout  = (\prog_sequencer|start_hold~q  & (((\prog_sequencer|pm_addr [7])))) # (!\prog_sequencer|start_hold~q  & (\prog_sequencer|rom_address[7]~19_combout  & (!\sync_reset~reg0_q )))

	.dataa(\prog_sequencer|start_hold~q ),
	.datab(\prog_sequencer|rom_address[7]~19_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|pm_addr [7]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~20 .lut_mask = 16'hAE04;
defparam \prog_sequencer|rom_address[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N2
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~21 (
// Equation(s):
// \prog_sequencer|rom_address[7]~21_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|rom_address[7]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|reset_1shot~q ),
	.datad(\prog_sequencer|rom_address[7]~20_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~21 .lut_mask = 16'h0F00;
defparam \prog_sequencer|rom_address[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y70_N0
cycloneive_ram_block \prog_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|rom_address[7]~21_combout ,\prog_sequencer|rom_address[6]~17_combout ,\prog_sequencer|rom_address[5]~13_combout ,\prog_sequencer|rom_address[4]~9_combout ,\prog_sequencer|rom_address[3]~4_combout ,\prog_sequencer|rom_address[2]~2_combout ,
\prog_sequencer|rom_address[1]~1_combout ,\prog_sequencer|rom_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "computational_test_for_cache_Lab5.hex";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_memory|altsyncram:altsyncram_component|altsyncram_plc1:auto_generated|ALTSYNCRAM";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA0000000000000000000000000000000000000000000000000000EA003DC00C90027800200000000000000000000000000000000000000000000000000000000000000000000000E90000000000000000000000000000000000000000000000000000E80000000F90;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0344008E0000000000000000000000000000000000000000000000000000000000000000039C00410000000000000000000000000000000000000039C00F60036400350023000C7003D800D9000D8008C0030000F600364003F0023000C5003D800D9000C0008C0031800F60036400330023000C3003D800D9000C8008C0031000F60036400350023000C1003D800D9000FC008C003080060001440040000C0002500040000A003C800D7003D800D90027000CA0023800BA000000000000000000000000000003880060001440040000C00024000400001003D800D100244009A0022000F6003440091002000088002000060001440040000C00020000400000;
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N0
cycloneive_lcell_comb \c|ShiftLeft0~0 (
// Equation(s):
// \c|ShiftLeft0~0_combout  = (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~0 .lut_mask = 16'h3000;
defparam \c|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N2
cycloneive_lcell_comb \c|ShiftLeft0~1 (
// Equation(s):
// \c|ShiftLeft0~1_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~1 .lut_mask = 16'h0C00;
defparam \c|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N18
cycloneive_lcell_comb \c|ShiftLeft0~3 (
// Equation(s):
// \c|ShiftLeft0~3_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~3 .lut_mask = 16'hC000;
defparam \c|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\c|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\c|ShiftLeft0~3_combout ,\c|ShiftLeft0~1_combout ,\c|ShiftLeft0~0_combout ,\c|ShiftLeft0~2_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache_set_assoc:c|cache_ram:cache_ram_inst_1|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 2;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N12
cycloneive_lcell_comb \c|ShiftLeft0~6 (
// Equation(s):
// \c|ShiftLeft0~6_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~6 .lut_mask = 16'h0003;
defparam \c|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N24
cycloneive_lcell_comb \c|ShiftLeft0~4 (
// Equation(s):
// \c|ShiftLeft0~4_combout  = (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~4 .lut_mask = 16'h0030;
defparam \c|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N22
cycloneive_lcell_comb \c|ShiftLeft0~5 (
// Equation(s):
// \c|ShiftLeft0~5_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~5 .lut_mask = 16'h000C;
defparam \c|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N6
cycloneive_lcell_comb \c|ShiftLeft0~7 (
// Equation(s):
// \c|ShiftLeft0~7_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [2]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~7 .lut_mask = 16'h00C0;
defparam \c|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\c|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\c|ShiftLeft0~7_combout ,\c|ShiftLeft0~5_combout ,\c|ShiftLeft0~4_combout ,\c|ShiftLeft0~6_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache_set_assoc:c|cache_ram:cache_ram_inst_1|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N24
cycloneive_lcell_comb \c|q[1]~17 (
// Equation(s):
// \c|q[1]~17_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [1])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [1] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [25])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [9])))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [25]),
	.datac(\prog_sequencer|cache_rdoffset [1]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\c|q[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~17 .lut_mask = 16'hE5E0;
defparam \c|q[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N10
cycloneive_lcell_comb \c|q[1]~18 (
// Equation(s):
// \c|q[1]~18_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[1]~17_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [57])) # (!\c|q[1]~17_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [41]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[1]~17_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [57]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [41]),
	.datad(\c|q[1]~17_combout ),
	.cin(gnd),
	.combout(\c|q[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~18 .lut_mask = 16'hBBC0;
defparam \c|q[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N8
cycloneive_lcell_comb \prog_sequencer|Add1~0 (
// Equation(s):
// \prog_sequencer|Add1~0_combout  = \prog_sequencer|cache_rdoffset [0] $ (VCC)
// \prog_sequencer|Add1~1  = CARRY(\prog_sequencer|cache_rdoffset [0])

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~0_combout ),
	.cout(\prog_sequencer|Add1~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~0 .lut_mask = 16'h33CC;
defparam \prog_sequencer|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N26
cycloneive_lcell_comb \prog_sequencer|Add1~21 (
// Equation(s):
// \prog_sequencer|Add1~21_combout  = (!\prog_sequencer|always14~0_combout  & \prog_sequencer|Add1~0_combout )

	.dataa(\prog_sequencer|always14~0_combout ),
	.datab(\prog_sequencer|Add1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~21 .lut_mask = 16'h4444;
defparam \prog_sequencer|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N4
cycloneive_lcell_comb \prog_sequencer|pm_addr[0] (
// Equation(s):
// \prog_sequencer|pm_addr [0] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [0]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add1~21_combout ))))

	.dataa(\prog_sequencer|Add1~21_combout ),
	.datab(\prog_sequencer|pm_addr [0]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [0]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[0] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N0
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[0]~feeder (
// Equation(s):
// \prog_sequencer|cache_rdoffset[0]~feeder_combout  = \prog_sequencer|pm_addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|cache_rdoffset[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N1
dffeas \prog_sequencer|cache_rdoffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_rdoffset[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y68_N0
cycloneive_ram_block \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\c|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\c|ShiftLeft0~3_combout ,\c|ShiftLeft0~1_combout ,\c|ShiftLeft0~0_combout ,\c|ShiftLeft0~2_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache_set_assoc:c|cache_ram:cache_ram_inst_0|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 2;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\c|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\c|ShiftLeft0~7_combout ,\c|ShiftLeft0~5_combout ,\c|ShiftLeft0~4_combout ,\c|ShiftLeft0~6_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache_set_assoc:c|cache_ram:cache_ram_inst_0|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y68_N28
cycloneive_lcell_comb \c|q[1]~10 (
// Equation(s):
// \c|q[1]~10_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [25])))) # (!\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|cache_rdoffset [2] & 
// ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [9]))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [25]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\c|q[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~10 .lut_mask = 16'hB9A8;
defparam \c|q[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y68_N30
cycloneive_lcell_comb \c|q[1]~11 (
// Equation(s):
// \c|q[1]~11_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[1]~10_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [57]))) # (!\c|q[1]~10_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [41])))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[1]~10_combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [41]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [57]),
	.datad(\c|q[1]~10_combout ),
	.cin(gnd),
	.combout(\c|q[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~11 .lut_mask = 16'hF388;
defparam \c|q[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N16
cycloneive_lcell_comb \c|q[1]~12 (
// Equation(s):
// \c|q[1]~12_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [1])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [17]))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [1]),
	.datac(\prog_sequencer|cache_rdoffset [1]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\c|q[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~12 .lut_mask = 16'hF4A4;
defparam \c|q[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N26
cycloneive_lcell_comb \c|q[1]~13 (
// Equation(s):
// \c|q[1]~13_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[1]~12_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [49])) # (!\c|q[1]~12_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [33]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[1]~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [49]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [33]),
	.datad(\c|q[1]~12_combout ),
	.cin(gnd),
	.combout(\c|q[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~13 .lut_mask = 16'hDDA0;
defparam \c|q[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N12
cycloneive_lcell_comb \c|q[1]~14 (
// Equation(s):
// \c|q[1]~14_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [17]))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [1]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\c|q[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~14 .lut_mask = 16'hDC98;
defparam \c|q[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N18
cycloneive_lcell_comb \c|q[1]~15 (
// Equation(s):
// \c|q[1]~15_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[1]~14_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [49])) # (!\c|q[1]~14_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [33]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[1]~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [49]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [33]),
	.datad(\c|q[1]~14_combout ),
	.cin(gnd),
	.combout(\c|q[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~15 .lut_mask = 16'hDDA0;
defparam \c|q[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N20
cycloneive_lcell_comb \c|q[1]~16 (
// Equation(s):
// \c|q[1]~16_combout  = (\prog_sequencer|currdentry~combout  & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|q[1]~13_combout )))) # (!\prog_sequencer|currdentry~combout  & (!\prog_sequencer|cache_rdoffset [0] & ((\c|q[1]~15_combout ))))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|q[1]~13_combout ),
	.datad(\c|q[1]~15_combout ),
	.cin(gnd),
	.combout(\c|q[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~16 .lut_mask = 16'hB9A8;
defparam \c|q[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N6
cycloneive_lcell_comb \c|q[1]~19 (
// Equation(s):
// \c|q[1]~19_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[1]~16_combout  & (\c|q[1]~18_combout )) # (!\c|q[1]~16_combout  & ((\c|q[1]~11_combout ))))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[1]~16_combout ))))

	.dataa(\c|q[1]~18_combout ),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|q[1]~11_combout ),
	.datad(\c|q[1]~16_combout ),
	.cin(gnd),
	.combout(\c|q[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[1]~19 .lut_mask = 16'hBBC0;
defparam \c|q[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y66_N4
cycloneive_lcell_comb \inst_decoder|ir~13 (
// Equation(s):
// \inst_decoder|ir~13_combout  = (\c|q[1]~19_combout  & ((\prog_sequencer|end_hold~q ) # ((!\prog_sequencer|start_hold~q  & !\prog_sequencer|hold~q ))))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|hold~q ),
	.datad(\c|q[1]~19_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~13 .lut_mask = 16'hAB00;
defparam \inst_decoder|ir~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y66_N5
dffeas \inst_decoder|ir[1] (
	.clk(\clk~input_o ),
	.d(\inst_decoder|ir~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[1] .is_wysiwyg = "true";
defparam \inst_decoder|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N2
cycloneive_lcell_comb \prog_sequencer|Add1~14 (
// Equation(s):
// \prog_sequencer|Add1~14_combout  = (\prog_sequencer|always14~0_combout  & (\inst_decoder|ir [1])) # (!\prog_sequencer|always14~0_combout  & ((\prog_sequencer|Add1~12_combout )))

	.dataa(\prog_sequencer|always14~0_combout ),
	.datab(\inst_decoder|ir [1]),
	.datac(gnd),
	.datad(\prog_sequencer|Add1~12_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~14 .lut_mask = 16'hDD88;
defparam \prog_sequencer|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N26
cycloneive_lcell_comb \prog_sequencer|pm_addr[5] (
// Equation(s):
// \prog_sequencer|pm_addr [5] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [5]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add1~14_combout ))))

	.dataa(\prog_sequencer|Add1~14_combout ),
	.datab(\prog_sequencer|pm_addr [5]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [5]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N8
cycloneive_lcell_comb \prog_sequencer|tagID~1 (
// Equation(s):
// \prog_sequencer|tagID~1_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|pm_addr [5])

	.dataa(gnd),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [5]),
	.cin(gnd),
	.combout(\prog_sequencer|tagID~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID~1 .lut_mask = 16'h3300;
defparam \prog_sequencer|tagID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N8
cycloneive_lcell_comb \prog_sequencer|tagID[0][0][1]~feeder (
// Equation(s):
// \prog_sequencer|tagID[0][0][1]~feeder_combout  = \prog_sequencer|tagID~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|tagID~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][1]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|tagID[0][0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y70_N9
dffeas \prog_sequencer|tagID[0][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID[0][0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N9
dffeas \prog_sequencer|tagID[1][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[1][0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N15
dffeas \prog_sequencer|tagID[1][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N25
dffeas \prog_sequencer|tagID[0][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N24
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~10 (
// Equation(s):
// \prog_sequencer|rom_address[5]~10_combout  = (\prog_sequencer|cache_rdline [0] & ((\prog_sequencer|tagID[1][1][1]~q ) # ((\prog_sequencer|rom_address~5_combout )))) # (!\prog_sequencer|cache_rdline [0] & (((\prog_sequencer|tagID[0][1][1]~q  & 
// !\prog_sequencer|rom_address~5_combout ))))

	.dataa(\prog_sequencer|tagID[1][1][1]~q ),
	.datab(\prog_sequencer|cache_rdline [0]),
	.datac(\prog_sequencer|tagID[0][1][1]~q ),
	.datad(\prog_sequencer|rom_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~10 .lut_mask = 16'hCCB8;
defparam \prog_sequencer|rom_address[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N6
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~11 (
// Equation(s):
// \prog_sequencer|rom_address[5]~11_combout  = (\prog_sequencer|rom_address~5_combout  & ((\prog_sequencer|rom_address[5]~10_combout  & ((\prog_sequencer|tagID[1][0][1]~q ))) # (!\prog_sequencer|rom_address[5]~10_combout  & (\prog_sequencer|tagID[0][0][1]~q 
// )))) # (!\prog_sequencer|rom_address~5_combout  & (((\prog_sequencer|rom_address[5]~10_combout ))))

	.dataa(\prog_sequencer|tagID[0][0][1]~q ),
	.datab(\prog_sequencer|rom_address~5_combout ),
	.datac(\prog_sequencer|tagID[1][0][1]~q ),
	.datad(\prog_sequencer|rom_address[5]~10_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~11 .lut_mask = 16'hF388;
defparam \prog_sequencer|rom_address[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N20
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~12 (
// Equation(s):
// \prog_sequencer|rom_address[5]~12_combout  = (\prog_sequencer|start_hold~q  & (((\prog_sequencer|pm_addr [5])))) # (!\prog_sequencer|start_hold~q  & (!\sync_reset~reg0_q  & (\prog_sequencer|rom_address[5]~11_combout )))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|rom_address[5]~11_combout ),
	.datad(\prog_sequencer|pm_addr [5]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~12 .lut_mask = 16'hDC10;
defparam \prog_sequencer|rom_address[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N6
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~13 (
// Equation(s):
// \prog_sequencer|rom_address[5]~13_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|rom_address[5]~12_combout )

	.dataa(gnd),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(gnd),
	.datad(\prog_sequencer|rom_address[5]~12_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~13 .lut_mask = 16'h3300;
defparam \prog_sequencer|rom_address[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N28
cycloneive_lcell_comb \c|q[0]~0 (
// Equation(s):
// \c|q[0]~0_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [48])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [32])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [48]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [32]),
	.cin(gnd),
	.combout(\c|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~0 .lut_mask = 16'hD9C8;
defparam \c|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N18
cycloneive_lcell_comb \c|q[0]~1 (
// Equation(s):
// \c|q[0]~1_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[0]~0_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [56]))) # (!\c|q[0]~0_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [40])))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[0]~0_combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [40]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [56]),
	.datad(\c|q[0]~0_combout ),
	.cin(gnd),
	.combout(\c|q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~1 .lut_mask = 16'hF388;
defparam \c|q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N0
cycloneive_lcell_comb \c|q[0]~7 (
// Equation(s):
// \c|q[0]~7_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [40])) # 
// (!\prog_sequencer|cache_rdoffset [0] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [32])))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [40]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [32]),
	.cin(gnd),
	.combout(\c|q[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~7 .lut_mask = 16'hD9C8;
defparam \c|q[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N26
cycloneive_lcell_comb \c|q[0]~8 (
// Equation(s):
// \c|q[0]~8_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[0]~7_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [56]))) # (!\c|q[0]~7_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [48])))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[0]~7_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [48]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [56]),
	.datad(\c|q[0]~7_combout ),
	.cin(gnd),
	.combout(\c|q[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~8 .lut_mask = 16'hF388;
defparam \c|q[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N16
cycloneive_lcell_comb \c|q[0]~2 (
// Equation(s):
// \c|q[0]~2_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [16]))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\c|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~2 .lut_mask = 16'hDC98;
defparam \c|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N14
cycloneive_lcell_comb \c|q[0]~3 (
// Equation(s):
// \c|q[0]~3_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[0]~2_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [24]))) # (!\c|q[0]~2_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [8])))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[0]~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [8]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [24]),
	.datad(\c|q[0]~2_combout ),
	.cin(gnd),
	.combout(\c|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~3 .lut_mask = 16'hF588;
defparam \c|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N24
cycloneive_lcell_comb \c|q[0]~4 (
// Equation(s):
// \c|q[0]~4_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [16]))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [0]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\c|q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~4 .lut_mask = 16'hDC98;
defparam \c|q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N2
cycloneive_lcell_comb \c|q[0]~5 (
// Equation(s):
// \c|q[0]~5_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[0]~4_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [24])) # (!\c|q[0]~4_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [8]))))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[0]~4_combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [24]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [8]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|q[0]~4_combout ),
	.cin(gnd),
	.combout(\c|q[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~5 .lut_mask = 16'hAFC0;
defparam \c|q[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N12
cycloneive_lcell_comb \c|q[0]~6 (
// Equation(s):
// \c|q[0]~6_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|currdentry~combout )) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|currdentry~combout  & (\c|q[0]~3_combout )) # (!\prog_sequencer|currdentry~combout  & 
// ((\c|q[0]~5_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|currdentry~combout ),
	.datac(\c|q[0]~3_combout ),
	.datad(\c|q[0]~5_combout ),
	.cin(gnd),
	.combout(\c|q[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~6 .lut_mask = 16'hD9C8;
defparam \c|q[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N4
cycloneive_lcell_comb \c|q[0]~9 (
// Equation(s):
// \c|q[0]~9_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[0]~6_combout  & ((\c|q[0]~8_combout ))) # (!\c|q[0]~6_combout  & (\c|q[0]~1_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[0]~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|q[0]~1_combout ),
	.datac(\c|q[0]~8_combout ),
	.datad(\c|q[0]~6_combout ),
	.cin(gnd),
	.combout(\c|q[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[0]~9 .lut_mask = 16'hF588;
defparam \c|q[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N26
cycloneive_lcell_comb \inst_decoder|ir~19 (
// Equation(s):
// \inst_decoder|ir~19_combout  = (\c|q[0]~9_combout  & ((\prog_sequencer|end_hold~q ) # ((!\prog_sequencer|start_hold~q  & !\prog_sequencer|hold~q ))))

	.dataa(\prog_sequencer|start_hold~q ),
	.datab(\prog_sequencer|end_hold~q ),
	.datac(\prog_sequencer|hold~q ),
	.datad(\c|q[0]~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~19 .lut_mask = 16'hCD00;
defparam \inst_decoder|ir~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y69_N27
dffeas \inst_decoder|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[0] .is_wysiwyg = "true";
defparam \inst_decoder|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N24
cycloneive_lcell_comb \prog_sequencer|Add1~11 (
// Equation(s):
// \prog_sequencer|Add1~11_combout  = (\prog_sequencer|always14~0_combout  & (\inst_decoder|ir [0])) # (!\prog_sequencer|always14~0_combout  & ((\prog_sequencer|Add1~9_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|always14~0_combout ),
	.datac(\inst_decoder|ir [0]),
	.datad(\prog_sequencer|Add1~9_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~11 .lut_mask = 16'hF3C0;
defparam \prog_sequencer|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N16
cycloneive_lcell_comb \prog_sequencer|pm_addr[4] (
// Equation(s):
// \prog_sequencer|pm_addr [4] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [4]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add1~11_combout ))))

	.dataa(\prog_sequencer|Add1~11_combout ),
	.datab(\prog_sequencer|pm_addr [4]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [4]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N26
cycloneive_lcell_comb \prog_sequencer|tagID~0 (
// Equation(s):
// \prog_sequencer|tagID~0_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|pm_addr [4])

	.dataa(gnd),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [4]),
	.cin(gnd),
	.combout(\prog_sequencer|tagID~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID~0 .lut_mask = 16'h3300;
defparam \prog_sequencer|tagID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y70_N27
dffeas \prog_sequencer|tagID[1][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[1][0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N0
cycloneive_lcell_comb \prog_sequencer|tagID[0][0][0]~feeder (
// Equation(s):
// \prog_sequencer|tagID[0][0][0]~feeder_combout  = \prog_sequencer|tagID~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|tagID~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][0]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|tagID[0][0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y70_N1
dffeas \prog_sequencer|tagID[0][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID[0][0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N17
dffeas \prog_sequencer|tagID[1][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N11
dffeas \prog_sequencer|tagID[0][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|tagID~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N10
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~6 (
// Equation(s):
// \prog_sequencer|rom_address[4]~6_combout  = (\prog_sequencer|cache_rdline [0] & ((\prog_sequencer|tagID[1][1][0]~q ) # ((\prog_sequencer|rom_address~5_combout )))) # (!\prog_sequencer|cache_rdline [0] & (((\prog_sequencer|tagID[0][1][0]~q  & 
// !\prog_sequencer|rom_address~5_combout ))))

	.dataa(\prog_sequencer|cache_rdline [0]),
	.datab(\prog_sequencer|tagID[1][1][0]~q ),
	.datac(\prog_sequencer|tagID[0][1][0]~q ),
	.datad(\prog_sequencer|rom_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~6 .lut_mask = 16'hAAD8;
defparam \prog_sequencer|rom_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N0
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~7 (
// Equation(s):
// \prog_sequencer|rom_address[4]~7_combout  = (\prog_sequencer|rom_address~5_combout  & ((\prog_sequencer|rom_address[4]~6_combout  & (\prog_sequencer|tagID[1][0][0]~q )) # (!\prog_sequencer|rom_address[4]~6_combout  & ((\prog_sequencer|tagID[0][0][0]~q 
// ))))) # (!\prog_sequencer|rom_address~5_combout  & (((\prog_sequencer|rom_address[4]~6_combout ))))

	.dataa(\prog_sequencer|rom_address~5_combout ),
	.datab(\prog_sequencer|tagID[1][0][0]~q ),
	.datac(\prog_sequencer|tagID[0][0][0]~q ),
	.datad(\prog_sequencer|rom_address[4]~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~7 .lut_mask = 16'hDDA0;
defparam \prog_sequencer|rom_address[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N8
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~8 (
// Equation(s):
// \prog_sequencer|rom_address[4]~8_combout  = (\prog_sequencer|start_hold~q  & (((\prog_sequencer|pm_addr [4])))) # (!\prog_sequencer|start_hold~q  & (!\sync_reset~reg0_q  & (\prog_sequencer|rom_address[4]~7_combout )))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|rom_address[4]~7_combout ),
	.datad(\prog_sequencer|pm_addr [4]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~8 .lut_mask = 16'hDC10;
defparam \prog_sequencer|rom_address[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~9 (
// Equation(s):
// \prog_sequencer|rom_address[4]~9_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|rom_address[4]~8_combout )

	.dataa(gnd),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(\prog_sequencer|rom_address[4]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~9 .lut_mask = 16'h3030;
defparam \prog_sequencer|rom_address[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N30
cycloneive_lcell_comb \c|q[2]~20 (
// Equation(s):
// \c|q[2]~20_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [10]))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\c|q[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~20 .lut_mask = 16'hF4A4;
defparam \c|q[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N26
cycloneive_lcell_comb \c|q[2]~21 (
// Equation(s):
// \c|q[2]~21_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[2]~20_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [42]))) # (!\c|q[2]~20_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [34])))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[2]~20_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [34]),
	.datac(\c|q[2]~20_combout ),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [42]),
	.cin(gnd),
	.combout(\c|q[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~21 .lut_mask = 16'hF858;
defparam \c|q[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N0
cycloneive_lcell_comb \c|q[2]~27 (
// Equation(s):
// \c|q[2]~27_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [26]))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [18]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [18]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\c|q[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~27 .lut_mask = 16'hF4A4;
defparam \c|q[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N4
cycloneive_lcell_comb \c|q[2]~28 (
// Equation(s):
// \c|q[2]~28_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[2]~27_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [58])) # (!\c|q[2]~27_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [50]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[2]~27_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [58]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [50]),
	.datad(\c|q[2]~27_combout ),
	.cin(gnd),
	.combout(\c|q[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~28 .lut_mask = 16'hDDA0;
defparam \c|q[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N2
cycloneive_lcell_comb \c|q[2]~22 (
// Equation(s):
// \c|q[2]~22_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [50])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [0] & 
// ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [18]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [50]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\c|q[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~22 .lut_mask = 16'hB9A8;
defparam \c|q[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N8
cycloneive_lcell_comb \c|q[2]~23 (
// Equation(s):
// \c|q[2]~23_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[2]~22_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [58]))) # (!\c|q[2]~22_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [26])))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[2]~22_combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [26]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [58]),
	.datad(\c|q[2]~22_combout ),
	.cin(gnd),
	.combout(\c|q[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~23 .lut_mask = 16'hF388;
defparam \c|q[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N16
cycloneive_lcell_comb \c|q[2]~24 (
// Equation(s):
// \c|q[2]~24_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [34])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [0] & 
// ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [34]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\c|q[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~24 .lut_mask = 16'hB9A8;
defparam \c|q[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N12
cycloneive_lcell_comb \c|q[2]~25 (
// Equation(s):
// \c|q[2]~25_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[2]~24_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [42])) # (!\c|q[2]~24_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [10]))))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[2]~24_combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [42]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [10]),
	.datad(\c|q[2]~24_combout ),
	.cin(gnd),
	.combout(\c|q[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~25 .lut_mask = 16'hBBC0;
defparam \c|q[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N20
cycloneive_lcell_comb \c|q[2]~26 (
// Equation(s):
// \c|q[2]~26_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[2]~23_combout ) # ((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & (((!\prog_sequencer|currdentry~combout  & \c|q[2]~25_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|q[2]~23_combout ),
	.datac(\prog_sequencer|currdentry~combout ),
	.datad(\c|q[2]~25_combout ),
	.cin(gnd),
	.combout(\c|q[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~26 .lut_mask = 16'hADA8;
defparam \c|q[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N28
cycloneive_lcell_comb \c|q[2]~29 (
// Equation(s):
// \c|q[2]~29_combout  = (\prog_sequencer|currdentry~combout  & ((\c|q[2]~26_combout  & ((\c|q[2]~28_combout ))) # (!\c|q[2]~26_combout  & (\c|q[2]~21_combout )))) # (!\prog_sequencer|currdentry~combout  & (((\c|q[2]~26_combout ))))

	.dataa(\c|q[2]~21_combout ),
	.datab(\c|q[2]~28_combout ),
	.datac(\prog_sequencer|currdentry~combout ),
	.datad(\c|q[2]~26_combout ),
	.cin(gnd),
	.combout(\c|q[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[2]~29 .lut_mask = 16'hCFA0;
defparam \c|q[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N22
cycloneive_lcell_comb \inst_decoder|ir~18 (
// Equation(s):
// \inst_decoder|ir~18_combout  = (\c|q[2]~29_combout  & ((\prog_sequencer|end_hold~q ) # ((!\prog_sequencer|start_hold~q  & !\prog_sequencer|hold~q ))))

	.dataa(\prog_sequencer|start_hold~q ),
	.datab(\prog_sequencer|end_hold~q ),
	.datac(\prog_sequencer|hold~q ),
	.datad(\c|q[2]~29_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~18 .lut_mask = 16'hCD00;
defparam \inst_decoder|ir~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y65_N23
dffeas \inst_decoder|ir[2] (
	.clk(\clk~input_o ),
	.d(\inst_decoder|ir~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[2] .is_wysiwyg = "true";
defparam \inst_decoder|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N22
cycloneive_lcell_comb \prog_sequencer|Add1~17 (
// Equation(s):
// \prog_sequencer|Add1~17_combout  = (\prog_sequencer|always14~0_combout  & (\inst_decoder|ir [2])) # (!\prog_sequencer|always14~0_combout  & ((\prog_sequencer|Add1~15_combout )))

	.dataa(\inst_decoder|ir [2]),
	.datab(gnd),
	.datac(\prog_sequencer|Add1~15_combout ),
	.datad(\prog_sequencer|always14~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~17 .lut_mask = 16'hAAF0;
defparam \prog_sequencer|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N0
cycloneive_lcell_comb \prog_sequencer|pm_addr[6] (
// Equation(s):
// \prog_sequencer|pm_addr [6] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|pm_addr [6])) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|Add1~17_combout )))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|pm_addr [6]),
	.datac(\prog_sequencer|Add1~17_combout ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [6]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6] .lut_mask = 16'h4450;
defparam \prog_sequencer|pm_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N22
cycloneive_lcell_comb \prog_sequencer|tagID~2 (
// Equation(s):
// \prog_sequencer|tagID~2_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|pm_addr [6])

	.dataa(gnd),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [6]),
	.cin(gnd),
	.combout(\prog_sequencer|tagID~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID~2 .lut_mask = 16'h3300;
defparam \prog_sequencer|tagID~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y70_N24
cycloneive_lcell_comb \prog_sequencer|tagID[0][0][2]~feeder (
// Equation(s):
// \prog_sequencer|tagID[0][0][2]~feeder_combout  = \prog_sequencer|tagID~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|tagID~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][2]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|tagID[0][0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y70_N25
dffeas \prog_sequencer|tagID[0][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID[0][0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N30
cycloneive_lcell_comb \prog_sequencer|Equal0~1 (
// Equation(s):
// \prog_sequencer|Equal0~1_combout  = (\prog_sequencer|tagID[0][0][2]~q  & (\prog_sequencer|pm_addr [6] & (\prog_sequencer|tagID[0][0][3]~q  $ (!\prog_sequencer|pm_addr [7])))) # (!\prog_sequencer|tagID[0][0][2]~q  & (!\prog_sequencer|pm_addr [6] & 
// (\prog_sequencer|tagID[0][0][3]~q  $ (!\prog_sequencer|pm_addr [7]))))

	.dataa(\prog_sequencer|tagID[0][0][2]~q ),
	.datab(\prog_sequencer|tagID[0][0][3]~q ),
	.datac(\prog_sequencer|pm_addr [7]),
	.datad(\prog_sequencer|pm_addr [6]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal0~1 .lut_mask = 16'h8241;
defparam \prog_sequencer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N12
cycloneive_lcell_comb \prog_sequencer|Equal0~0 (
// Equation(s):
// \prog_sequencer|Equal0~0_combout  = (\prog_sequencer|tagID[0][0][0]~q  & (\prog_sequencer|pm_addr [4] & (\prog_sequencer|tagID[0][0][1]~q  $ (!\prog_sequencer|pm_addr [5])))) # (!\prog_sequencer|tagID[0][0][0]~q  & (!\prog_sequencer|pm_addr [4] & 
// (\prog_sequencer|tagID[0][0][1]~q  $ (!\prog_sequencer|pm_addr [5]))))

	.dataa(\prog_sequencer|tagID[0][0][0]~q ),
	.datab(\prog_sequencer|tagID[0][0][1]~q ),
	.datac(\prog_sequencer|pm_addr [5]),
	.datad(\prog_sequencer|pm_addr [4]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal0~0 .lut_mask = 16'h8241;
defparam \prog_sequencer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N4
cycloneive_lcell_comb \prog_sequencer|currdentry (
// Equation(s):
// \prog_sequencer|currdentry~combout  = LCELL((!\prog_sequencer|Equal0~0_combout ) # (!\prog_sequencer|Equal0~1_combout ))

	.dataa(\prog_sequencer|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|currdentry~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|currdentry .lut_mask = 16'h55FF;
defparam \prog_sequencer|currdentry .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N6
cycloneive_lcell_comb \c|q[6]~60 (
// Equation(s):
// \c|q[6]~60_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [14])) # 
// (!\prog_sequencer|cache_rdoffset [0] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [6])))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [14]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\c|q[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~60 .lut_mask = 16'hE5E0;
defparam \c|q[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N20
cycloneive_lcell_comb \c|q[6]~61 (
// Equation(s):
// \c|q[6]~61_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[6]~60_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [46])) # (!\c|q[6]~60_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [38]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[6]~60_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [46]),
	.datac(\c|q[6]~60_combout ),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\c|q[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~61 .lut_mask = 16'hDAD0;
defparam \c|q[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N20
cycloneive_lcell_comb \c|q[6]~67 (
// Equation(s):
// \c|q[6]~67_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [30]))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [22]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [22]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\c|q[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~67 .lut_mask = 16'hF4A4;
defparam \c|q[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N10
cycloneive_lcell_comb \c|q[6]~68 (
// Equation(s):
// \c|q[6]~68_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[6]~67_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [62])) # (!\c|q[6]~67_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [54]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[6]~67_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [62]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [54]),
	.datad(\c|q[6]~67_combout ),
	.cin(gnd),
	.combout(\c|q[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~68 .lut_mask = 16'hDDA0;
defparam \c|q[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y67_N24
cycloneive_lcell_comb \c|q[6]~64 (
// Equation(s):
// \c|q[6]~64_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [14])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [2] & 
// ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [14]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\c|q[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~64 .lut_mask = 16'hB9A8;
defparam \c|q[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N18
cycloneive_lcell_comb \c|q[6]~65 (
// Equation(s):
// \c|q[6]~65_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[6]~64_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [46])) # (!\c|q[6]~64_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [38]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[6]~64_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [46]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [38]),
	.datad(\c|q[6]~64_combout ),
	.cin(gnd),
	.combout(\c|q[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~65 .lut_mask = 16'hDDA0;
defparam \c|q[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N12
cycloneive_lcell_comb \c|q[6]~62 (
// Equation(s):
// \c|q[6]~62_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [2] & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [54])) # 
// (!\prog_sequencer|cache_rdoffset [2] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [22])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [54]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\c|q[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~62 .lut_mask = 16'hD9C8;
defparam \c|q[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N22
cycloneive_lcell_comb \c|q[6]~63 (
// Equation(s):
// \c|q[6]~63_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[6]~62_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [62])) # (!\c|q[6]~62_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [30]))))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[6]~62_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [62]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [30]),
	.datad(\c|q[6]~62_combout ),
	.cin(gnd),
	.combout(\c|q[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~63 .lut_mask = 16'hDDA0;
defparam \c|q[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N12
cycloneive_lcell_comb \c|q[6]~66 (
// Equation(s):
// \c|q[6]~66_combout  = (\prog_sequencer|currdentry~combout  & (((\prog_sequencer|cache_rdoffset [1])))) # (!\prog_sequencer|currdentry~combout  & ((\prog_sequencer|cache_rdoffset [1] & ((\c|q[6]~63_combout ))) # (!\prog_sequencer|cache_rdoffset [1] & 
// (\c|q[6]~65_combout ))))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\c|q[6]~65_combout ),
	.datac(\prog_sequencer|cache_rdoffset [1]),
	.datad(\c|q[6]~63_combout ),
	.cin(gnd),
	.combout(\c|q[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~66 .lut_mask = 16'hF4A4;
defparam \c|q[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N6
cycloneive_lcell_comb \c|q[6]~69 (
// Equation(s):
// \c|q[6]~69_combout  = (\prog_sequencer|currdentry~combout  & ((\c|q[6]~66_combout  & ((\c|q[6]~68_combout ))) # (!\c|q[6]~66_combout  & (\c|q[6]~61_combout )))) # (!\prog_sequencer|currdentry~combout  & (((\c|q[6]~66_combout ))))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\c|q[6]~61_combout ),
	.datac(\c|q[6]~68_combout ),
	.datad(\c|q[6]~66_combout ),
	.cin(gnd),
	.combout(\c|q[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[6]~69 .lut_mask = 16'hF588;
defparam \c|q[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N14
cycloneive_lcell_comb \inst_decoder|ir~12 (
// Equation(s):
// \inst_decoder|ir~12_combout  = (\c|q[6]~69_combout ) # ((!\prog_sequencer|end_hold~q  & ((\prog_sequencer|start_hold~q ) # (\prog_sequencer|hold~q ))))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|hold~q ),
	.datad(\c|q[6]~69_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~12 .lut_mask = 16'hFF54;
defparam \inst_decoder|ir~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y67_N15
dffeas \inst_decoder|ir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[6] .is_wysiwyg = "true";
defparam \inst_decoder|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N28
cycloneive_lcell_comb \c|q[5]~50 (
// Equation(s):
// \c|q[5]~50_combout  = (\prog_sequencer|currdentry~combout  & (((\prog_sequencer|cache_rdoffset [1])))) # (!\prog_sequencer|currdentry~combout  & ((\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [29]))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [13]))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [13]),
	.datab(\prog_sequencer|currdentry~combout ),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [29]),
	.datad(\prog_sequencer|cache_rdoffset [1]),
	.cin(gnd),
	.combout(\c|q[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~50 .lut_mask = 16'hFC22;
defparam \c|q[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N18
cycloneive_lcell_comb \c|q[5]~51 (
// Equation(s):
// \c|q[5]~51_combout  = (\prog_sequencer|currdentry~combout  & ((\c|q[5]~50_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [29])) # (!\c|q[5]~50_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [13]))))) # 
// (!\prog_sequencer|currdentry~combout  & (((\c|q[5]~50_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [29]),
	.datab(\prog_sequencer|currdentry~combout ),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [13]),
	.datad(\c|q[5]~50_combout ),
	.cin(gnd),
	.combout(\c|q[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~51 .lut_mask = 16'hBBC0;
defparam \c|q[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N14
cycloneive_lcell_comb \c|q[5]~57 (
// Equation(s):
// \c|q[5]~57_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|currdentry~combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [45])) # 
// (!\prog_sequencer|currdentry~combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [45])))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [45]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\prog_sequencer|currdentry~combout ),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [45]),
	.cin(gnd),
	.combout(\c|q[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~57 .lut_mask = 16'hE3E0;
defparam \c|q[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N4
cycloneive_lcell_comb \c|q[5]~58 (
// Equation(s):
// \c|q[5]~58_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[5]~57_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [61]))) # (!\c|q[5]~57_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [61])))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[5]~57_combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [61]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|q[5]~57_combout ),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [61]),
	.cin(gnd),
	.combout(\c|q[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~58 .lut_mask = 16'hF838;
defparam \c|q[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N20
cycloneive_lcell_comb \c|q[5]~52 (
// Equation(s):
// \c|q[5]~52_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|currdentry~combout )) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|currdentry~combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [37]))) # 
// (!\prog_sequencer|currdentry~combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [37]))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|currdentry~combout ),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [37]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [37]),
	.cin(gnd),
	.combout(\c|q[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~52 .lut_mask = 16'hDC98;
defparam \c|q[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N26
cycloneive_lcell_comb \c|q[5]~53 (
// Equation(s):
// \c|q[5]~53_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[5]~52_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [53])) # (!\c|q[5]~52_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [53]))))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[5]~52_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [53]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [53]),
	.datad(\c|q[5]~52_combout ),
	.cin(gnd),
	.combout(\c|q[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~53 .lut_mask = 16'hBBC0;
defparam \c|q[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N16
cycloneive_lcell_comb \c|q[5]~54 (
// Equation(s):
// \c|q[5]~54_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|currdentry~combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [5])) # 
// (!\prog_sequencer|currdentry~combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [5])))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [5]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [5]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~54 .lut_mask = 16'hEE30;
defparam \c|q[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N18
cycloneive_lcell_comb \c|q[5]~55 (
// Equation(s):
// \c|q[5]~55_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[5]~54_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [21])) # (!\c|q[5]~54_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [21]))))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[5]~54_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [21]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [21]),
	.datad(\c|q[5]~54_combout ),
	.cin(gnd),
	.combout(\c|q[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~55 .lut_mask = 16'hBBC0;
defparam \c|q[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N12
cycloneive_lcell_comb \c|q[5]~56 (
// Equation(s):
// \c|q[5]~56_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|q[5]~53_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [0] & ((\c|q[5]~55_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|q[5]~53_combout ),
	.datad(\c|q[5]~55_combout ),
	.cin(gnd),
	.combout(\c|q[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~56 .lut_mask = 16'hB9A8;
defparam \c|q[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N2
cycloneive_lcell_comb \c|q[5]~59 (
// Equation(s):
// \c|q[5]~59_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[5]~56_combout  & ((\c|q[5]~58_combout ))) # (!\c|q[5]~56_combout  & (\c|q[5]~51_combout )))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[5]~56_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|q[5]~51_combout ),
	.datac(\c|q[5]~58_combout ),
	.datad(\c|q[5]~56_combout ),
	.cin(gnd),
	.combout(\c|q[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[5]~59 .lut_mask = 16'hF588;
defparam \c|q[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N24
cycloneive_lcell_comb \inst_decoder|ir~16 (
// Equation(s):
// \inst_decoder|ir~16_combout  = (\c|q[5]~59_combout  & ((\prog_sequencer|end_hold~q ) # ((!\prog_sequencer|start_hold~q  & !\prog_sequencer|hold~q ))))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|hold~q ),
	.datad(\c|q[5]~59_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~16 .lut_mask = 16'hAB00;
defparam \inst_decoder|ir~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N25
dffeas \inst_decoder|ir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[5] .is_wysiwyg = "true";
defparam \inst_decoder|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N28
cycloneive_lcell_comb \c|q[7]~70 (
// Equation(s):
// \c|q[7]~70_combout  = (\prog_sequencer|currdentry~combout  & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [15])))) # (!\prog_sequencer|currdentry~combout  & (!\prog_sequencer|cache_rdoffset [1] & 
// (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [15])))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [15]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\c|q[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~70 .lut_mask = 16'hBA98;
defparam \c|q[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N22
cycloneive_lcell_comb \c|q[7]~71 (
// Equation(s):
// \c|q[7]~71_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[7]~70_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [31])) # (!\c|q[7]~70_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [31]))))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[7]~70_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [31]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [31]),
	.datad(\c|q[7]~70_combout ),
	.cin(gnd),
	.combout(\c|q[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~71 .lut_mask = 16'hDDA0;
defparam \c|q[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y67_N18
cycloneive_lcell_comb \c|q[7]~77 (
// Equation(s):
// \c|q[7]~77_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [63]) # ((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & 
// (((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [47] & !\prog_sequencer|currdentry~combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [63]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [47]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~77 .lut_mask = 16'hCCB8;
defparam \c|q[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y67_N0
cycloneive_lcell_comb \c|q[7]~78 (
// Equation(s):
// \c|q[7]~78_combout  = (\prog_sequencer|currdentry~combout  & ((\c|q[7]~77_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [63])) # (!\c|q[7]~77_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [47]))))) # 
// (!\prog_sequencer|currdentry~combout  & (((\c|q[7]~77_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [63]),
	.datab(\prog_sequencer|currdentry~combout ),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [47]),
	.datad(\c|q[7]~77_combout ),
	.cin(gnd),
	.combout(\c|q[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~78 .lut_mask = 16'hBBC0;
defparam \c|q[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N16
cycloneive_lcell_comb \c|q[7]~72 (
// Equation(s):
// \c|q[7]~72_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [55]) # (\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & 
// (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [39] & ((!\prog_sequencer|currdentry~combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [39]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [55]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~72 .lut_mask = 16'hCCE2;
defparam \c|q[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N26
cycloneive_lcell_comb \c|q[7]~73 (
// Equation(s):
// \c|q[7]~73_combout  = (\prog_sequencer|currdentry~combout  & ((\c|q[7]~72_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [55]))) # (!\c|q[7]~72_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [39])))) # 
// (!\prog_sequencer|currdentry~combout  & (((\c|q[7]~72_combout ))))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [39]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [55]),
	.datad(\c|q[7]~72_combout ),
	.cin(gnd),
	.combout(\c|q[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~73 .lut_mask = 16'hF588;
defparam \c|q[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N8
cycloneive_lcell_comb \c|q[7]~74 (
// Equation(s):
// \c|q[7]~74_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|currdentry~combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [7])) # 
// (!\prog_sequencer|currdentry~combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [7])))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [7]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [7]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~74 .lut_mask = 16'hEE50;
defparam \c|q[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N2
cycloneive_lcell_comb \c|q[7]~75 (
// Equation(s):
// \c|q[7]~75_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[7]~74_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [23]))) # (!\c|q[7]~74_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [23])))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[7]~74_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [23]),
	.datac(\c|q[7]~74_combout ),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\c|q[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~75 .lut_mask = 16'hF858;
defparam \c|q[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N24
cycloneive_lcell_comb \c|q[7]~76 (
// Equation(s):
// \c|q[7]~76_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|q[7]~73_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [0] & ((\c|q[7]~75_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|q[7]~73_combout ),
	.datad(\c|q[7]~75_combout ),
	.cin(gnd),
	.combout(\c|q[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~76 .lut_mask = 16'hB9A8;
defparam \c|q[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N10
cycloneive_lcell_comb \c|q[7]~79 (
// Equation(s):
// \c|q[7]~79_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[7]~76_combout  & ((\c|q[7]~78_combout ))) # (!\c|q[7]~76_combout  & (\c|q[7]~71_combout )))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[7]~76_combout ))))

	.dataa(\c|q[7]~71_combout ),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|q[7]~78_combout ),
	.datad(\c|q[7]~76_combout ),
	.cin(gnd),
	.combout(\c|q[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[7]~79 .lut_mask = 16'hF388;
defparam \c|q[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N0
cycloneive_lcell_comb \inst_decoder|ir~14 (
// Equation(s):
// \inst_decoder|ir~14_combout  = (\c|q[7]~79_combout ) # ((!\prog_sequencer|end_hold~q  & ((\prog_sequencer|start_hold~q ) # (\prog_sequencer|hold~q ))))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|hold~q ),
	.datad(\c|q[7]~79_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~14 .lut_mask = 16'hFF54;
defparam \inst_decoder|ir~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y67_N1
dffeas \inst_decoder|ir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[7] .is_wysiwyg = "true";
defparam \inst_decoder|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N30
cycloneive_lcell_comb \inst_decoder|reg_en[4]~8 (
// Equation(s):
// \inst_decoder|reg_en[4]~8_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|ir [6] & (!\inst_decoder|ir [5] & \inst_decoder|ir [7])))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|ir [7]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[4]~8 .lut_mask = 16'hFF20;
defparam \inst_decoder|reg_en[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N22
cycloneive_lcell_comb \comp_unit|alu_out[3]~10 (
// Equation(s):
// \comp_unit|alu_out[3]~10_combout  = (\inst_decoder|ir [1] & (\inst_decoder|ir [0] & ((\inst_decoder|ir [3]) # (!\inst_decoder|ir [2])))) # (!\inst_decoder|ir [1] & ((\inst_decoder|ir [2]) # ((\inst_decoder|ir [3] & !\inst_decoder|ir [0]))))

	.dataa(\inst_decoder|ir [3]),
	.datab(\inst_decoder|ir [2]),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~10 .lut_mask = 16'hB0CE;
defparam \comp_unit|alu_out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N24
cycloneive_lcell_comb \c|q[4]~47 (
// Equation(s):
// \c|q[4]~47_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [52])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [0] & 
// (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [20])))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [20]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [52]),
	.cin(gnd),
	.combout(\c|q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~47 .lut_mask = 16'hBA98;
defparam \c|q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N18
cycloneive_lcell_comb \c|q[4]~48 (
// Equation(s):
// \c|q[4]~48_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[4]~47_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [60]))) # (!\c|q[4]~47_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [28])))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[4]~47_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [28]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [60]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|q[4]~47_combout ),
	.cin(gnd),
	.combout(\c|q[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~48 .lut_mask = 16'hCFA0;
defparam \c|q[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N14
cycloneive_lcell_comb \c|q[4]~40 (
// Equation(s):
// \c|q[4]~40_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [28])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [2] & 
// (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [20])))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [20]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\c|q[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~40 .lut_mask = 16'hBA98;
defparam \c|q[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N8
cycloneive_lcell_comb \c|q[4]~41 (
// Equation(s):
// \c|q[4]~41_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[4]~40_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [60]))) # (!\c|q[4]~40_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [52])))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (((\c|q[4]~40_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [52]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [60]),
	.datad(\c|q[4]~40_combout ),
	.cin(gnd),
	.combout(\c|q[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~41 .lut_mask = 16'hF588;
defparam \c|q[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N0
cycloneive_lcell_comb \c|q[4]~44 (
// Equation(s):
// \c|q[4]~44_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0] & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [12])) # 
// (!\prog_sequencer|cache_rdoffset [0] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [4])))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [12]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\c|q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~44 .lut_mask = 16'hD9C8;
defparam \c|q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N30
cycloneive_lcell_comb \c|q[4]~45 (
// Equation(s):
// \c|q[4]~45_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|q[4]~44_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [44])) # (!\c|q[4]~44_combout  & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [36]))))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (\c|q[4]~44_combout ))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|q[4]~44_combout ),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [44]),
	.datad(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\c|q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~45 .lut_mask = 16'hE6C4;
defparam \c|q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N6
cycloneive_lcell_comb \c|q[4]~42 (
// Equation(s):
// \c|q[4]~42_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [36])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [0] & 
// (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [4])))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [4]),
	.datad(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\c|q[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~42 .lut_mask = 16'hBA98;
defparam \c|q[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N10
cycloneive_lcell_comb \c|q[4]~43 (
// Equation(s):
// \c|q[4]~43_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[4]~42_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [44])) # (!\c|q[4]~42_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [12]))))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[4]~42_combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [44]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [12]),
	.datad(\c|q[4]~42_combout ),
	.cin(gnd),
	.combout(\c|q[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~43 .lut_mask = 16'hBBC0;
defparam \c|q[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N16
cycloneive_lcell_comb \c|q[4]~46 (
// Equation(s):
// \c|q[4]~46_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|currdentry~combout  & ((\c|q[4]~43_combout ))) # (!\prog_sequencer|currdentry~combout  & 
// (\c|q[4]~45_combout ))))

	.dataa(\c|q[4]~45_combout ),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\prog_sequencer|currdentry~combout ),
	.datad(\c|q[4]~43_combout ),
	.cin(gnd),
	.combout(\c|q[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~46 .lut_mask = 16'hF2C2;
defparam \c|q[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N6
cycloneive_lcell_comb \c|q[4]~49 (
// Equation(s):
// \c|q[4]~49_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[4]~46_combout  & (\c|q[4]~48_combout )) # (!\c|q[4]~46_combout  & ((\c|q[4]~41_combout ))))) # (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[4]~46_combout ))))

	.dataa(\c|q[4]~48_combout ),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|q[4]~41_combout ),
	.datad(\c|q[4]~46_combout ),
	.cin(gnd),
	.combout(\c|q[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[4]~49 .lut_mask = 16'hBBC0;
defparam \c|q[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y67_N22
cycloneive_lcell_comb \inst_decoder|ir~17 (
// Equation(s):
// \inst_decoder|ir~17_combout  = (\c|q[4]~49_combout  & ((\prog_sequencer|end_hold~q ) # ((!\prog_sequencer|start_hold~q  & !\prog_sequencer|hold~q ))))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|start_hold~q ),
	.datac(\prog_sequencer|hold~q ),
	.datad(\c|q[4]~49_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~17 .lut_mask = 16'hAB00;
defparam \inst_decoder|ir~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y67_N23
dffeas \inst_decoder|ir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[4] .is_wysiwyg = "true";
defparam \inst_decoder|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N16
cycloneive_lcell_comb \inst_decoder|reg_en[5]~9 (
// Equation(s):
// \inst_decoder|reg_en[5]~9_combout  = (\inst_decoder|ir [6] & (((\inst_decoder|ir [7]) # (\inst_decoder|ir [5])))) # (!\inst_decoder|ir [6] & (\inst_decoder|ir [3] & (\inst_decoder|ir [7] & \inst_decoder|ir [5])))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[5]~9 .lut_mask = 16'hEAA0;
defparam \inst_decoder|reg_en[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N18
cycloneive_lcell_comb \inst_decoder|reg_en[5]~10 (
// Equation(s):
// \inst_decoder|reg_en[5]~10_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|ir [6] & (\inst_decoder|ir [4] & !\inst_decoder|reg_en[5]~9_combout )) # (!\inst_decoder|ir [6] & (!\inst_decoder|ir [4] & \inst_decoder|reg_en[5]~9_combout )))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [4]),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|reg_en[5]~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[5]~10 .lut_mask = 16'hF1F8;
defparam \inst_decoder|reg_en[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N13
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N6
cycloneive_lcell_comb \comp_unit|data_bus[0]~3 (
// Equation(s):
// \comp_unit|data_bus[0]~3_combout  = (\inst_decoder|ir [0] & !\inst_decoder|ir [1])

	.dataa(gnd),
	.datab(\inst_decoder|ir [0]),
	.datac(gnd),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~3 .lut_mask = 16'h00CC;
defparam \comp_unit|data_bus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N14
cycloneive_lcell_comb \inst_decoder|reg_en[0]~0 (
// Equation(s):
// \inst_decoder|reg_en[0]~0_combout  = (!\inst_decoder|ir [6] & (!\inst_decoder|ir [5] & ((!\inst_decoder|ir [7]) # (!\inst_decoder|ir [3]))))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[0]~0 .lut_mask = 16'h0015;
defparam \inst_decoder|reg_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N12
cycloneive_lcell_comb \inst_decoder|reg_en[0]~1 (
// Equation(s):
// \inst_decoder|reg_en[0]~1_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|reg_en[0]~0_combout  & !\inst_decoder|ir [4]))

	.dataa(\inst_decoder|reg_en[0]~0_combout ),
	.datab(\inst_decoder|ir [4]),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[0]~1 .lut_mask = 16'hFF22;
defparam \inst_decoder|reg_en[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N29
dffeas \comp_unit|x0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[1] .is_wysiwyg = "true";
defparam \comp_unit|x0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N6
cycloneive_lcell_comb \inst_decoder|reg_en[3]~6 (
// Equation(s):
// \inst_decoder|reg_en[3]~6_combout  = (!\inst_decoder|ir [6] & ((\inst_decoder|ir [5] & ((!\inst_decoder|ir [7]))) # (!\inst_decoder|ir [5] & (\inst_decoder|ir [3] & \inst_decoder|ir [7]))))

	.dataa(\inst_decoder|ir [3]),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [6]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[3]~6 .lut_mask = 16'h002C;
defparam \inst_decoder|reg_en[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N4
cycloneive_lcell_comb \inst_decoder|reg_en[3]~7 (
// Equation(s):
// \inst_decoder|reg_en[3]~7_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|reg_en[3]~6_combout  & \inst_decoder|ir [4]))

	.dataa(\inst_decoder|reg_en[3]~6_combout ),
	.datab(gnd),
	.datac(\inst_decoder|ir [4]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[3]~7 .lut_mask = 16'hFFA0;
defparam \inst_decoder|reg_en[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N1
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N2
cycloneive_lcell_comb \inst_decoder|reg_en[2]~4 (
// Equation(s):
// \inst_decoder|reg_en[2]~4_combout  = (\inst_decoder|ir [7] & (!\inst_decoder|ir [5] & (\inst_decoder|ir [4] & !\inst_decoder|ir [3]))) # (!\inst_decoder|ir [7] & (\inst_decoder|ir [5] & (!\inst_decoder|ir [4])))

	.dataa(\inst_decoder|ir [7]),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[2]~4 .lut_mask = 16'h0424;
defparam \inst_decoder|reg_en[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N16
cycloneive_lcell_comb \inst_decoder|reg_en[2]~5 (
// Equation(s):
// \inst_decoder|reg_en[2]~5_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir [6] & \inst_decoder|reg_en[2]~4_combout ))

	.dataa(\inst_decoder|ir [6]),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\inst_decoder|reg_en[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[2]~5 .lut_mask = 16'hDDCC;
defparam \inst_decoder|reg_en[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N5
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y69_N13
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N24
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|m [0] & (\comp_unit|i [0] $ (VCC))) # (!\comp_unit|m [0] & (\comp_unit|i [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|m [0] & \comp_unit|i [0]))

	.dataa(\comp_unit|m [0]),
	.datab(\comp_unit|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N14
cycloneive_lcell_comb \inst_decoder|Equal25~0 (
// Equation(s):
// \inst_decoder|Equal25~0_combout  = (\inst_decoder|ir [1] & (\inst_decoder|ir [0] & \inst_decoder|ir [2]))

	.dataa(gnd),
	.datab(\inst_decoder|ir [1]),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\inst_decoder|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal25~0 .lut_mask = 16'hC000;
defparam \inst_decoder|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N24
cycloneive_lcell_comb \inst_decoder|reg_en[6]~11 (
// Equation(s):
// \inst_decoder|reg_en[6]~11_combout  = (\inst_decoder|ir [5] & ((\inst_decoder|ir [6] & ((!\inst_decoder|ir [7]))) # (!\inst_decoder|ir [6] & (\inst_decoder|ir [4] & \inst_decoder|ir [7]))))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[6]~11 .lut_mask = 16'h4A00;
defparam \inst_decoder|reg_en[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N14
cycloneive_lcell_comb \inst_decoder|Equal19~0 (
// Equation(s):
// \inst_decoder|Equal19~0_combout  = (\inst_decoder|ir [7] & !\inst_decoder|ir [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [6]),
	.cin(gnd),
	.combout(\inst_decoder|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal19~0 .lut_mask = 16'h00F0;
defparam \inst_decoder|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N20
cycloneive_lcell_comb \inst_decoder|reg_en[6]~12 (
// Equation(s):
// \inst_decoder|reg_en[6]~12_combout  = (\inst_decoder|reg_en[6]~11_combout ) # ((\sync_reset~reg0_q ) # ((\inst_decoder|Equal25~0_combout  & \inst_decoder|Equal19~0_combout )))

	.dataa(\inst_decoder|Equal25~0_combout ),
	.datab(\inst_decoder|reg_en[6]~11_combout ),
	.datac(\inst_decoder|Equal19~0_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[6]~12 .lut_mask = 16'hFFEC;
defparam \inst_decoder|reg_en[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N0
cycloneive_lcell_comb \comp_unit|always6~0 (
// Equation(s):
// \comp_unit|always6~0_combout  = (\inst_decoder|ir [6] & ((\inst_decoder|ir [4]) # ((\inst_decoder|ir [7])))) # (!\inst_decoder|ir [6] & (((\inst_decoder|ir [3]) # (!\inst_decoder|ir [7])) # (!\inst_decoder|ir [4])))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\comp_unit|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always6~0 .lut_mask = 16'hFDBD;
defparam \comp_unit|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N10
cycloneive_lcell_comb \comp_unit|always6~1 (
// Equation(s):
// \comp_unit|always6~1_combout  = ((\sync_reset~reg0_q ) # ((\inst_decoder|ir [5] & !\comp_unit|always6~0_combout ))) # (!\inst_decoder|reg_en[6]~12_combout )

	.dataa(\inst_decoder|reg_en[6]~12_combout ),
	.datab(\inst_decoder|ir [5]),
	.datac(\comp_unit|always6~0_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always6~1 .lut_mask = 16'hFF5D;
defparam \comp_unit|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N25
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~4_combout ),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N26
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|i [1] & ((\comp_unit|m [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|m [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|i [1] & ((\comp_unit|m [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|i [1] & (!\comp_unit|m [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|m [1]))))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|m [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y69_N27
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N28
cycloneive_lcell_comb \comp_unit|data_bus[1]~13 (
// Equation(s):
// \comp_unit|data_bus[1]~13_combout  = (\inst_decoder|ir [0] & (((\inst_decoder|ir [2])))) # (!\inst_decoder|ir [0] & ((\inst_decoder|ir [2] & ((\comp_unit|i [1]))) # (!\inst_decoder|ir [2] & (\comp_unit|y0 [1]))))

	.dataa(\comp_unit|y0 [1]),
	.datab(\comp_unit|i [1]),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~13 .lut_mask = 16'hFC0A;
defparam \comp_unit|data_bus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N28
cycloneive_lcell_comb \inst_decoder|reg_en[7]~13 (
// Equation(s):
// \inst_decoder|reg_en[7]~13_combout  = (\inst_decoder|ir [5] & ((\inst_decoder|ir [6] & ((!\inst_decoder|ir [7]))) # (!\inst_decoder|ir [6] & (\inst_decoder|ir [3] & \inst_decoder|ir [7]))))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[7]~13 .lut_mask = 16'h4A00;
defparam \inst_decoder|reg_en[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N22
cycloneive_lcell_comb \inst_decoder|reg_en[7]~14 (
// Equation(s):
// \inst_decoder|reg_en[7]~14_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|ir [4] & \inst_decoder|reg_en[7]~13_combout ))

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|reg_en[7]~13_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[7]~14 .lut_mask = 16'hFAAA;
defparam \inst_decoder|reg_en[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N0
cycloneive_lcell_comb \comp_unit|always13~0 (
// Equation(s):
// \comp_unit|always13~0_combout  = (\inst_decoder|reg_en[4]~8_combout  & (\inst_decoder|ir [2] & (!\inst_decoder|ir [1] & !\inst_decoder|ir [0])))

	.dataa(\inst_decoder|reg_en[4]~8_combout ),
	.datab(\inst_decoder|ir [2]),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|always13~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always13~0 .lut_mask = 16'h0008;
defparam \comp_unit|always13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N20
cycloneive_lcell_comb \comp_unit|data_bus[0]~6 (
// Equation(s):
// \comp_unit|data_bus[0]~6_combout  = ((\inst_decoder|ir [2] & (!\inst_decoder|ir [1] & !\inst_decoder|ir [0]))) # (!\inst_decoder|Equal19~0_combout )

	.dataa(\inst_decoder|Equal19~0_combout ),
	.datab(\inst_decoder|ir [2]),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~6 .lut_mask = 16'h555D;
defparam \comp_unit|data_bus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N25
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N11
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N28
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|m [2] $ (\comp_unit|i [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|m [2] & ((\comp_unit|i [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|m [2] & (\comp_unit|i [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|m [2]),
	.datab(\comp_unit|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N30
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|i [3] $ (\comp_unit|m [3] $ (\comp_unit|i[2]~9 ))

	.dataa(\comp_unit|i [3]),
	.datab(\comp_unit|m [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'h9696;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y69_N31
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N8
cycloneive_lcell_comb \comp_unit|data_bus[3]~27 (
// Equation(s):
// \comp_unit|data_bus[3]~27_combout  = (\inst_decoder|ir [0] & (((\inst_decoder|ir [2])))) # (!\inst_decoder|ir [0] & ((\inst_decoder|ir [2] & ((\comp_unit|i [3]))) # (!\inst_decoder|ir [2] & (\comp_unit|y0 [3]))))

	.dataa(\comp_unit|y0 [3]),
	.datab(\inst_decoder|ir [0]),
	.datac(\comp_unit|i [3]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~27 .lut_mask = 16'hFC22;
defparam \comp_unit|data_bus[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y69_N0
cycloneive_ram_block \data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst_decoder|reg_en[7]~14_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\comp_unit|data_bus[3]~33_combout ,\comp_unit|data_bus[2]~26_combout ,\comp_unit|data_bus[1]~19_combout ,\comp_unit|data_bus[0]~12_combout }),
	.portaaddr({\comp_unit|i [3],\comp_unit|i [2],\comp_unit|i [1],\comp_unit|i [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_93g1:auto_generated|ALTSYNCRAM";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N10
cycloneive_lcell_comb \comp_unit|data_bus[3]~28 (
// Equation(s):
// \comp_unit|data_bus[3]~28_combout  = (\comp_unit|data_bus[3]~27_combout  & (((\data_mem|altsyncram_component|auto_generated|q_a [3])) # (!\inst_decoder|ir [0]))) # (!\comp_unit|data_bus[3]~27_combout  & (\inst_decoder|ir [0] & (\comp_unit|y1 [3])))

	.dataa(\comp_unit|data_bus[3]~27_combout ),
	.datab(\inst_decoder|ir [0]),
	.datac(\comp_unit|y1 [3]),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~28 .lut_mask = 16'hEA62;
defparam \comp_unit|data_bus[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N17
dffeas \comp_unit|x0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[3] .is_wysiwyg = "true";
defparam \comp_unit|x0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N0
cycloneive_lcell_comb \comp_unit|data_bus[0]~2 (
// Equation(s):
// \comp_unit|data_bus[0]~2_combout  = (\inst_decoder|ir [1]) # ((\inst_decoder|ir [0] & \inst_decoder|ir [2]))

	.dataa(\inst_decoder|ir [1]),
	.datab(\inst_decoder|ir [0]),
	.datac(gnd),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~2 .lut_mask = 16'hEEAA;
defparam \comp_unit|data_bus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N22
cycloneive_lcell_comb \comp_unit|data_bus[3]~29 (
// Equation(s):
// \comp_unit|data_bus[3]~29_combout  = (\comp_unit|data_bus[0]~2_combout  & ((\comp_unit|data_bus[3]~28_combout ) # ((\comp_unit|data_bus[0]~3_combout )))) # (!\comp_unit|data_bus[0]~2_combout  & (((\comp_unit|x0 [3] & !\comp_unit|data_bus[0]~3_combout ))))

	.dataa(\comp_unit|data_bus[3]~28_combout ),
	.datab(\comp_unit|x0 [3]),
	.datac(\comp_unit|data_bus[0]~2_combout ),
	.datad(\comp_unit|data_bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~29 .lut_mask = 16'hF0AC;
defparam \comp_unit|data_bus[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N26
cycloneive_lcell_comb \inst_decoder|reg_en[1]~2 (
// Equation(s):
// \inst_decoder|reg_en[1]~2_combout  = (!\inst_decoder|ir [6] & ((\inst_decoder|ir [4] & (!\inst_decoder|ir [7])) # (!\inst_decoder|ir [4] & (\inst_decoder|ir [7] & \inst_decoder|ir [3]))))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[1]~2 .lut_mask = 16'h1404;
defparam \inst_decoder|reg_en[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N28
cycloneive_lcell_comb \inst_decoder|reg_en[1]~3 (
// Equation(s):
// \inst_decoder|reg_en[1]~3_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir [5] & \inst_decoder|reg_en[1]~2_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|reg_en[1]~2_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[1]~3 .lut_mask = 16'hFF30;
defparam \inst_decoder|reg_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N25
dffeas \comp_unit|x1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[3] .is_wysiwyg = "true";
defparam \comp_unit|x1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N24
cycloneive_lcell_comb \comp_unit|data_bus[3]~30 (
// Equation(s):
// \comp_unit|data_bus[3]~30_combout  = (\comp_unit|data_bus[3]~29_combout  & (((\comp_unit|m [3])) # (!\comp_unit|data_bus[0]~3_combout ))) # (!\comp_unit|data_bus[3]~29_combout  & (\comp_unit|data_bus[0]~3_combout  & (\comp_unit|x1 [3])))

	.dataa(\comp_unit|data_bus[3]~29_combout ),
	.datab(\comp_unit|data_bus[0]~3_combout ),
	.datac(\comp_unit|x1 [3]),
	.datad(\comp_unit|m [3]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~30 .lut_mask = 16'hEA62;
defparam \comp_unit|data_bus[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N16
cycloneive_lcell_comb \comp_unit|x[3]~1 (
// Equation(s):
// \comp_unit|x[3]~1_combout  = (\sync_reset~reg0_q  & (((\comp_unit|x0 [3])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir [4] & (\comp_unit|x1 [3])) # (!\inst_decoder|ir [4] & ((\comp_unit|x0 [3])))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|x1 [3]),
	.datac(\comp_unit|x0 [3]),
	.datad(\inst_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~1 .lut_mask = 16'hE4F0;
defparam \comp_unit|x[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y67_N24
cycloneive_lcell_comb \comp_unit|alu_out~16 (
// Equation(s):
// \comp_unit|alu_out~16_combout  = \comp_unit|x[3]~1_combout  $ (\comp_unit|y[3]~1_combout )

	.dataa(gnd),
	.datab(\comp_unit|x[3]~1_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~16 .lut_mask = 16'h33CC;
defparam \comp_unit|alu_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N30
cycloneive_lcell_comb \comp_unit|y1[2]~feeder (
// Equation(s):
// \comp_unit|y1[2]~feeder_combout  = \comp_unit|data_bus[2]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[2]~26_combout ),
	.cin(gnd),
	.combout(\comp_unit|y1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|y1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N31
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y69_N15
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N14
cycloneive_lcell_comb \comp_unit|y[2]~2 (
// Equation(s):
// \comp_unit|y[2]~2_combout  = (\inst_decoder|ir [3] & ((\sync_reset~reg0_q  & ((\comp_unit|y0 [2]))) # (!\sync_reset~reg0_q  & (\comp_unit|y1 [2])))) # (!\inst_decoder|ir [3] & (((\comp_unit|y0 [2]))))

	.dataa(\inst_decoder|ir [3]),
	.datab(\comp_unit|y1 [2]),
	.datac(\comp_unit|y0 [2]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~2 .lut_mask = 16'hF0D8;
defparam \comp_unit|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N3
dffeas \comp_unit|x1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[2] .is_wysiwyg = "true";
defparam \comp_unit|x1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y69_N3
dffeas \comp_unit|x0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[2] .is_wysiwyg = "true";
defparam \comp_unit|x0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N2
cycloneive_lcell_comb \comp_unit|x[2]~2 (
// Equation(s):
// \comp_unit|x[2]~2_combout  = (\sync_reset~reg0_q  & (((\comp_unit|x0 [2])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir [4] & (\comp_unit|x1 [2])) # (!\inst_decoder|ir [4] & ((\comp_unit|x0 [2])))))

	.dataa(\comp_unit|x1 [2]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [2]),
	.datad(\inst_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~2 .lut_mask = 16'hE2F0;
defparam \comp_unit|x[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\sync_reset~reg0_q  & (((\comp_unit|y0 [1])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir [3] & (\comp_unit|y1 [1])) # (!\inst_decoder|ir [3] & ((\comp_unit|y0 [1])))))

	.dataa(\comp_unit|y1 [1]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|y0 [1]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hE2F0;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N13
dffeas \comp_unit|x0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[0] .is_wysiwyg = "true";
defparam \comp_unit|x0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y69_N17
dffeas \comp_unit|x1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[0] .is_wysiwyg = "true";
defparam \comp_unit|x1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N6
cycloneive_lcell_comb \comp_unit|x[0]~0 (
// Equation(s):
// \comp_unit|x[0]~0_combout  = (\sync_reset~reg0_q  & (\comp_unit|x0 [0])) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir [4] & ((\comp_unit|x1 [0]))) # (!\inst_decoder|ir [4] & (\comp_unit|x0 [0]))))

	.dataa(\comp_unit|x0 [0]),
	.datab(\sync_reset~reg0_q ),
	.datac(\inst_decoder|ir [4]),
	.datad(\comp_unit|x1 [0]),
	.cin(gnd),
	.combout(\comp_unit|x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~0 .lut_mask = 16'hBA8A;
defparam \comp_unit|x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N7
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y69_N27
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N26
cycloneive_lcell_comb \comp_unit|y[0]~0 (
// Equation(s):
// \comp_unit|y[0]~0_combout  = (\inst_decoder|ir [3] & ((\sync_reset~reg0_q  & ((\comp_unit|y0 [0]))) # (!\sync_reset~reg0_q  & (\comp_unit|y1 [0])))) # (!\inst_decoder|ir [3] & (((\comp_unit|y0 [0]))))

	.dataa(\comp_unit|y1 [0]),
	.datab(\inst_decoder|ir [3]),
	.datac(\comp_unit|y0 [0]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~0 .lut_mask = 16'hF0B8;
defparam \comp_unit|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y67_N16
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|x[0]~0_combout  & ((GND) # (!\comp_unit|y[0]~0_combout ))) # (!\comp_unit|x[0]~0_combout  & (\comp_unit|y[0]~0_combout  $ (GND)))
// \comp_unit|Add2~1  = CARRY((\comp_unit|x[0]~0_combout ) # (!\comp_unit|y[0]~0_combout ))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h66BB;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y67_N18
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|x[1]~3_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add2~1  & VCC)))) # (!\comp_unit|x[1]~3_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add2~1 ) # (GND))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 ))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|x[1]~3_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~3_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Add2~1 ))))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h694D;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y67_N20
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|y[2]~2_combout  $ (\comp_unit|x[2]~2_combout  $ (\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|y[2]~2_combout  & (\comp_unit|x[2]~2_combout  & !\comp_unit|Add2~3 )) # (!\comp_unit|y[2]~2_combout  & ((\comp_unit|x[2]~2_combout ) # (!\comp_unit|Add2~3 ))))

	.dataa(\comp_unit|y[2]~2_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h964D;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y67_N22
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|x[3]~1_combout  $ (\comp_unit|Add2~5  $ (!\comp_unit|y[3]~1_combout ))

	.dataa(gnd),
	.datab(\comp_unit|x[3]~1_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~1_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'h3CC3;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N4
cycloneive_lcell_comb \comp_unit|alu_out[3]~11 (
// Equation(s):
// \comp_unit|alu_out[3]~11_combout  = (\inst_decoder|ir [1] & ((\inst_decoder|ir [2]) # (\inst_decoder|ir [0])))

	.dataa(\inst_decoder|ir [1]),
	.datab(gnd),
	.datac(\inst_decoder|ir [2]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~11 .lut_mask = 16'hAAA0;
defparam \comp_unit|alu_out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N6
cycloneive_lcell_comb \comp_unit|Add3~0 (
// Equation(s):
// \comp_unit|Add3~0_combout  = (\comp_unit|x[0]~0_combout  & (\comp_unit|y[0]~0_combout  $ (VCC))) # (!\comp_unit|x[0]~0_combout  & (\comp_unit|y[0]~0_combout  & VCC))
// \comp_unit|Add3~1  = CARRY((\comp_unit|x[0]~0_combout  & \comp_unit|y[0]~0_combout ))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add3~0_combout ),
	.cout(\comp_unit|Add3~1 ));
// synopsys translate_off
defparam \comp_unit|Add3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N8
cycloneive_lcell_comb \comp_unit|Add3~2 (
// Equation(s):
// \comp_unit|Add3~2_combout  = (\comp_unit|x[1]~3_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add3~1  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add3~1 )))) # (!\comp_unit|x[1]~3_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add3~1 ) # (GND)))))
// \comp_unit|Add3~3  = CARRY((\comp_unit|x[1]~3_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add3~1 )) # (!\comp_unit|x[1]~3_combout  & ((!\comp_unit|Add3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~1 ),
	.combout(\comp_unit|Add3~2_combout ),
	.cout(\comp_unit|Add3~3 ));
// synopsys translate_off
defparam \comp_unit|Add3~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N10
cycloneive_lcell_comb \comp_unit|Add3~4 (
// Equation(s):
// \comp_unit|Add3~4_combout  = ((\comp_unit|y[2]~2_combout  $ (\comp_unit|x[2]~2_combout  $ (!\comp_unit|Add3~3 )))) # (GND)
// \comp_unit|Add3~5  = CARRY((\comp_unit|y[2]~2_combout  & ((\comp_unit|x[2]~2_combout ) # (!\comp_unit|Add3~3 ))) # (!\comp_unit|y[2]~2_combout  & (\comp_unit|x[2]~2_combout  & !\comp_unit|Add3~3 )))

	.dataa(\comp_unit|y[2]~2_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~3 ),
	.combout(\comp_unit|Add3~4_combout ),
	.cout(\comp_unit|Add3~5 ));
// synopsys translate_off
defparam \comp_unit|Add3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N12
cycloneive_lcell_comb \comp_unit|Add3~6 (
// Equation(s):
// \comp_unit|Add3~6_combout  = \comp_unit|y[3]~1_combout  $ (\comp_unit|Add3~5  $ (\comp_unit|x[3]~1_combout ))

	.dataa(gnd),
	.datab(\comp_unit|y[3]~1_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[3]~1_combout ),
	.cin(\comp_unit|Add3~5 ),
	.combout(\comp_unit|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add3~6 .lut_mask = 16'hC33C;
defparam \comp_unit|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N22
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = \comp_unit|x[3]~1_combout  $ (((\comp_unit|x[0]~0_combout ) # ((\comp_unit|x[2]~2_combout ) # (\comp_unit|x[1]~3_combout ))))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|x[1]~3_combout ),
	.datad(\comp_unit|x[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h01FE;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N0
cycloneive_lcell_comb \comp_unit|alu_out[3]~12 (
// Equation(s):
// \comp_unit|alu_out[3]~12_combout  = (\inst_decoder|ir [0]) # (!\inst_decoder|ir [1])

	.dataa(\inst_decoder|ir [1]),
	.datab(gnd),
	.datac(\inst_decoder|ir [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~12 .lut_mask = 16'hF5F5;
defparam \comp_unit|alu_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N18
cycloneive_lcell_comb \comp_unit|alu_out[3]~13 (
// Equation(s):
// \comp_unit|alu_out[3]~13_combout  = (\comp_unit|alu_out[3]~11_combout  & (((\comp_unit|alu_out[3]~12_combout )))) # (!\comp_unit|alu_out[3]~11_combout  & ((\comp_unit|alu_out[3]~12_combout  & ((\comp_unit|Add1~0_combout ))) # 
// (!\comp_unit|alu_out[3]~12_combout  & (\comp_unit|Add3~6_combout ))))

	.dataa(\comp_unit|Add3~6_combout ),
	.datab(\comp_unit|Add1~0_combout ),
	.datac(\comp_unit|alu_out[3]~11_combout ),
	.datad(\comp_unit|alu_out[3]~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~13 .lut_mask = 16'hFC0A;
defparam \comp_unit|alu_out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N24
cycloneive_lcell_comb \comp_unit|alu_out[3]~14 (
// Equation(s):
// \comp_unit|alu_out[3]~14_combout  = (\comp_unit|x[3]~1_combout  & ((\comp_unit|alu_out[3]~11_combout  & (\comp_unit|y[3]~1_combout  & !\comp_unit|alu_out[3]~13_combout )) # (!\comp_unit|alu_out[3]~11_combout  & ((\comp_unit|alu_out[3]~13_combout ))))) # 
// (!\comp_unit|x[3]~1_combout  & (((\comp_unit|alu_out[3]~13_combout ))))

	.dataa(\comp_unit|y[3]~1_combout ),
	.datab(\comp_unit|x[3]~1_combout ),
	.datac(\comp_unit|alu_out[3]~11_combout ),
	.datad(\comp_unit|alu_out[3]~13_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~14 .lut_mask = 16'h3F80;
defparam \comp_unit|alu_out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N26
cycloneive_lcell_comb \comp_unit|alu_out[3]~15 (
// Equation(s):
// \comp_unit|alu_out[3]~15_combout  = (\comp_unit|alu_out[3]~10_combout  & (((\comp_unit|data_bus[0]~3_combout )))) # (!\comp_unit|alu_out[3]~10_combout  & ((\comp_unit|data_bus[0]~3_combout  & (\comp_unit|Add2~6_combout )) # 
// (!\comp_unit|data_bus[0]~3_combout  & ((\comp_unit|alu_out[3]~14_combout )))))

	.dataa(\comp_unit|alu_out[3]~10_combout ),
	.datab(\comp_unit|Add2~6_combout ),
	.datac(\comp_unit|data_bus[0]~3_combout ),
	.datad(\comp_unit|alu_out[3]~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~15 .lut_mask = 16'hE5E0;
defparam \comp_unit|alu_out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N28
cycloneive_lcell_comb \comp_unit|alu_out[3]~17 (
// Equation(s):
// \comp_unit|alu_out[3]~17_combout  = (\comp_unit|alu_out[3]~15_combout  & (((\comp_unit|alu_out~16_combout ) # (!\comp_unit|alu_out[3]~10_combout )))) # (!\comp_unit|alu_out[3]~15_combout  & (\comp_unit|r [3] & ((\comp_unit|alu_out[3]~10_combout ))))

	.dataa(\comp_unit|r [3]),
	.datab(\comp_unit|alu_out~16_combout ),
	.datac(\comp_unit|alu_out[3]~15_combout ),
	.datad(\comp_unit|alu_out[3]~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~17 .lut_mask = 16'hCAF0;
defparam \comp_unit|alu_out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~1_combout  $ (((\comp_unit|y[2]~2_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))

	.dataa(gnd),
	.datab(\comp_unit|y[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h3FC0;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5] $ ((\comp_unit|x[1]~3_combout )))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (\comp_unit|Mult0|auto_generated|le4a [5] & ((!\comp_unit|x[0]~0_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h660A;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~0_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[3]~1_combout )))) # (!\comp_unit|y[0]~0_combout  & (!\comp_unit|x[2]~2_combout  & (\comp_unit|Mult0|auto_generated|le3a 
// [5])))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h1AB0;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~0_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[2]~2_combout )))) # (!\comp_unit|y[0]~0_combout  & (!\comp_unit|x[1]~3_combout  & (\comp_unit|Mult0|auto_generated|le3a 
// [5])))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h1AB0;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le4a [5] & \comp_unit|Mult0|auto_generated|le3a [2]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[1]~3_combout  $ ((\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~0_combout  & (((\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|x[0]~0_combout 
// ))))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|y[0]~0_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h606C;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[0]~0_combout  & \comp_unit|y[0]~0_combout )))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h5AF0;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|Mult0|auto_generated|le3a [0]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [0] $ (\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [0] & ((\comp_unit|Mult0|auto_generated|op_1~0_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~0_combout  & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N10
cycloneive_lcell_comb \comp_unit|always11~0 (
// Equation(s):
// \comp_unit|always11~0_combout  = (\inst_decoder|ir [0] & ((\inst_decoder|ir [2]) # (!\inst_decoder|ir [1]))) # (!\inst_decoder|ir [0] & ((\inst_decoder|ir [1]) # (!\inst_decoder|ir [2])))

	.dataa(\inst_decoder|ir [0]),
	.datab(gnd),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always11~0 .lut_mask = 16'hFA5F;
defparam \comp_unit|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \comp_unit|always11~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comp_unit|always11~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comp_unit|always11~0clkctrl_outclk ));
// synopsys translate_off
defparam \comp_unit|always11~0clkctrl .clock_type = "global clock";
defparam \comp_unit|always11~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N16
cycloneive_lcell_comb \comp_unit|alu_out_temp[3] (
// Equation(s):
// \comp_unit|alu_out_temp [3] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|alu_out_temp [3]))) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|Mult0|auto_generated|op_3~6_combout ))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|alu_out_temp [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[3] .lut_mask = 16'hFC0C;
defparam \comp_unit|alu_out_temp[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N8
cycloneive_lcell_comb \comp_unit|r[3]~3 (
// Equation(s):
// \comp_unit|r[3]~3_combout  = (\comp_unit|always13~0_combout  & (((\comp_unit|alu_out_temp [3])))) # (!\comp_unit|always13~0_combout  & (!\sync_reset~reg0_q  & (\comp_unit|alu_out[3]~17_combout )))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|always13~0_combout ),
	.datac(\comp_unit|alu_out[3]~17_combout ),
	.datad(\comp_unit|alu_out_temp [3]),
	.cin(gnd),
	.combout(\comp_unit|r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[3]~3 .lut_mask = 16'hDC10;
defparam \comp_unit|r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N22
cycloneive_lcell_comb \comp_unit|r[3]~feeder (
// Equation(s):
// \comp_unit|r[3]~feeder_combout  = \comp_unit|r[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|r[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~1_combout  & ((\comp_unit|y[3]~1_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~2_combout ))))

	.dataa(\comp_unit|y[3]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[3]~1_combout ),
	.datad(\comp_unit|y[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hE0A0;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~1_combout  & (\comp_unit|y[3]~1_combout  & (\comp_unit|y[2]~2_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|x[3]~1_combout  & (\comp_unit|y[3]~1_combout  $ 
// (((\comp_unit|y[2]~2_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))))

	.dataa(\comp_unit|y[3]~1_combout ),
	.datab(\comp_unit|y[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h286A;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~2_combout  & ((\comp_unit|y[3]~1_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~2_combout ))))

	.dataa(\comp_unit|y[3]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|y[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hE0A0;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~3_combout  & ((\comp_unit|y[3]~1_combout ) # ((\comp_unit|y[2]~2_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[3]~1_combout ),
	.datab(\comp_unit|y[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hEA00;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[3]~1_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[2]~2_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[3]~1_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h53A0;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~0_combout ) # (!\comp_unit|x[3]~1_combout )))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[3]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hAF00;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|x[2]~2_combout  $ (\comp_unit|Mult0|auto_generated|le4a [5])))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[1]~3_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h35C0;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le3a [4] $ (\comp_unit|Mult0|auto_generated|le4a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le3a [4] & ((\comp_unit|Mult0|auto_generated|le4a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le3a [4] & 
// (\comp_unit|Mult0|auto_generated|le4a [2] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|le4a [3] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [3]))))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le4a [4] $ (\comp_unit|Mult0|auto_generated|le5a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le4a [4] & ((\comp_unit|Mult0|auto_generated|le5a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le4a [4] & 
// (\comp_unit|Mult0|auto_generated|le5a [2] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le5a [3]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~0_combout  & ((\comp_unit|y[3]~1_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~2_combout ))))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|y[2]~2_combout ),
	.datad(\comp_unit|y[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hAA80;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [0] $ (\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [0] & ((\comp_unit|Mult0|auto_generated|op_1~4_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~4_combout  & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~8_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (\comp_unit|Mult0|auto_generated|op_1~8_combout  & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|op_1~10_combout ))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N14
cycloneive_lcell_comb \comp_unit|alu_out_temp[7] (
// Equation(s):
// \comp_unit|alu_out_temp [7] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [7])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~14_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [7]),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [7]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[7] .lut_mask = 16'hCFC0;
defparam \comp_unit|alu_out_temp[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N2
cycloneive_lcell_comb \comp_unit|always13~1 (
// Equation(s):
// \comp_unit|always13~1_combout  = (\inst_decoder|reg_en[4]~8_combout  & (\inst_decoder|ir [1] & (!\inst_decoder|ir [2] & \inst_decoder|ir [0])))

	.dataa(\inst_decoder|reg_en[4]~8_combout ),
	.datab(\inst_decoder|ir [1]),
	.datac(\inst_decoder|ir [2]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|always13~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always13~1 .lut_mask = 16'h0800;
defparam \comp_unit|always13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y69_N23
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[3]~feeder_combout ),
	.asdata(\comp_unit|alu_out_temp [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N10
cycloneive_lcell_comb \comp_unit|data_bus[0]~7 (
// Equation(s):
// \comp_unit|data_bus[0]~7_combout  = (\comp_unit|data_bus[0]~6_combout  & ((!\inst_decoder|ir [6]) # (!\inst_decoder|ir [7])))

	.dataa(\comp_unit|data_bus[0]~6_combout ),
	.datab(\inst_decoder|ir [7]),
	.datac(\inst_decoder|ir [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~7 .lut_mask = 16'h2A2A;
defparam \comp_unit|data_bus[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N4
cycloneive_lcell_comb \comp_unit|data_bus[3]~31 (
// Equation(s):
// \comp_unit|data_bus[3]~31_combout  = (\comp_unit|data_bus[0]~9_combout  & (((\inst_decoder|ir [3]) # (!\comp_unit|data_bus[0]~7_combout )))) # (!\comp_unit|data_bus[0]~9_combout  & (\comp_unit|r [3] & (\comp_unit|data_bus[0]~7_combout )))

	.dataa(\comp_unit|data_bus[0]~9_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\comp_unit|data_bus[0]~7_combout ),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~31 .lut_mask = 16'hEA4A;
defparam \comp_unit|data_bus[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N30
cycloneive_lcell_comb \comp_unit|data_bus[3]~32 (
// Equation(s):
// \comp_unit|data_bus[3]~32_combout  = (\comp_unit|data_bus[0]~6_combout  & (((\comp_unit|data_bus[3]~31_combout )))) # (!\comp_unit|data_bus[0]~6_combout  & ((\comp_unit|data_bus[3]~31_combout  & ((\i_pins[3]~input_o ))) # 
// (!\comp_unit|data_bus[3]~31_combout  & (\comp_unit|data_bus[3]~30_combout ))))

	.dataa(\comp_unit|data_bus[0]~6_combout ),
	.datab(\comp_unit|data_bus[3]~30_combout ),
	.datac(\comp_unit|data_bus[3]~31_combout ),
	.datad(\i_pins[3]~input_o ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~32 .lut_mask = 16'hF4A4;
defparam \comp_unit|data_bus[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N10
cycloneive_lcell_comb \comp_unit|data_bus[3]~33 (
// Equation(s):
// \comp_unit|data_bus[3]~33_combout  = (\comp_unit|data_bus[3]~32_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[3]~32_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~33 .lut_mask = 16'h00F0;
defparam \comp_unit|data_bus[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N11
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N24
cycloneive_lcell_comb \comp_unit|y[3]~1 (
// Equation(s):
// \comp_unit|y[3]~1_combout  = (\sync_reset~reg0_q  & (((\comp_unit|y0 [3])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir [3] & (\comp_unit|y1 [3])) # (!\inst_decoder|ir [3] & ((\comp_unit|y0 [3])))))

	.dataa(\comp_unit|y1 [3]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|y0 [3]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~1 .lut_mask = 16'hE2F0;
defparam \comp_unit|y[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~1_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[0]~0_combout ) # (\comp_unit|y[2]~2_combout ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|x[0]~0_combout  
// & \comp_unit|y[2]~2_combout ))))

	.dataa(\comp_unit|y[3]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|y[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h566A;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N10
cycloneive_lcell_comb \comp_unit|alu_out_temp[2] (
// Equation(s):
// \comp_unit|alu_out_temp [2] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|alu_out_temp [2]))) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|Mult0|auto_generated|op_3~4_combout ))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|alu_out_temp [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[2] .lut_mask = 16'hFC0C;
defparam \comp_unit|alu_out_temp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N18
cycloneive_lcell_comb \comp_unit|alu_out[2]~29 (
// Equation(s):
// \comp_unit|alu_out[2]~29_combout  = (\comp_unit|alu_out[3]~10_combout  & ((\comp_unit|r [2]) # ((!\inst_decoder|ir [1] & \inst_decoder|ir [0])))) # (!\comp_unit|alu_out[3]~10_combout  & ((\inst_decoder|ir [1]) # ((!\inst_decoder|ir [0]))))

	.dataa(\comp_unit|alu_out[3]~10_combout ),
	.datab(\inst_decoder|ir [1]),
	.datac(\inst_decoder|ir [0]),
	.datad(\comp_unit|r [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~29 .lut_mask = 16'hEF65;
defparam \comp_unit|alu_out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N2
cycloneive_lcell_comb \comp_unit|alu_out[2]~18 (
// Equation(s):
// \comp_unit|alu_out[2]~18_combout  = \comp_unit|x[2]~2_combout  $ (((\comp_unit|x[1]~3_combout ) # ((\comp_unit|x[0]~0_combout ) # (\comp_unit|alu_out[3]~11_combout ))))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|alu_out[3]~11_combout ),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~18 .lut_mask = 16'h01FE;
defparam \comp_unit|alu_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N16
cycloneive_lcell_comb \comp_unit|alu_out[2]~19 (
// Equation(s):
// \comp_unit|alu_out[2]~19_combout  = (\comp_unit|alu_out[3]~11_combout  & (((\comp_unit|y[2]~2_combout  & !\comp_unit|alu_out[2]~18_combout )))) # (!\comp_unit|alu_out[3]~11_combout  & (\comp_unit|Add3~4_combout ))

	.dataa(\comp_unit|alu_out[3]~11_combout ),
	.datab(\comp_unit|Add3~4_combout ),
	.datac(\comp_unit|y[2]~2_combout ),
	.datad(\comp_unit|alu_out[2]~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~19 .lut_mask = 16'h44E4;
defparam \comp_unit|alu_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N14
cycloneive_lcell_comb \comp_unit|alu_out[2]~30 (
// Equation(s):
// \comp_unit|alu_out[2]~30_combout  = (\comp_unit|alu_out[3]~10_combout ) # ((\comp_unit|alu_out[2]~18_combout  & ((\inst_decoder|ir [0]) # (!\inst_decoder|ir [1]))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|alu_out[3]~10_combout ),
	.datac(\inst_decoder|ir [1]),
	.datad(\comp_unit|alu_out[2]~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~30 .lut_mask = 16'hEFCC;
defparam \comp_unit|alu_out[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N30
cycloneive_lcell_comb \comp_unit|alu_out[2]~20 (
// Equation(s):
// \comp_unit|alu_out[2]~20_combout  = (\comp_unit|alu_out[2]~29_combout  & ((\comp_unit|alu_out[2]~30_combout ) # ((!\comp_unit|alu_out[3]~12_combout  & \comp_unit|alu_out[2]~19_combout ))))

	.dataa(\comp_unit|alu_out[3]~12_combout ),
	.datab(\comp_unit|alu_out[2]~29_combout ),
	.datac(\comp_unit|alu_out[2]~19_combout ),
	.datad(\comp_unit|alu_out[2]~30_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~20 .lut_mask = 16'hCC40;
defparam \comp_unit|alu_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N20
cycloneive_lcell_comb \comp_unit|alu_out~21 (
// Equation(s):
// \comp_unit|alu_out~21_combout  = \comp_unit|x[2]~2_combout  $ (\comp_unit|y[2]~2_combout )

	.dataa(gnd),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~21 .lut_mask = 16'h33CC;
defparam \comp_unit|alu_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N22
cycloneive_lcell_comb \comp_unit|alu_out[2]~22 (
// Equation(s):
// \comp_unit|alu_out[2]~22_combout  = (\comp_unit|data_bus[0]~3_combout  & ((\comp_unit|alu_out[2]~20_combout  & ((\comp_unit|alu_out~21_combout ))) # (!\comp_unit|alu_out[2]~20_combout  & (\comp_unit|Add2~4_combout )))) # (!\comp_unit|data_bus[0]~3_combout 
//  & (((\comp_unit|alu_out[2]~20_combout ))))

	.dataa(\comp_unit|data_bus[0]~3_combout ),
	.datab(\comp_unit|Add2~4_combout ),
	.datac(\comp_unit|alu_out[2]~20_combout ),
	.datad(\comp_unit|alu_out~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~22 .lut_mask = 16'hF858;
defparam \comp_unit|alu_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N24
cycloneive_lcell_comb \comp_unit|alu_out[2]~28 (
// Equation(s):
// \comp_unit|alu_out[2]~28_combout  = (!\sync_reset~reg0_q  & \comp_unit|alu_out[2]~22_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|alu_out[2]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~28 .lut_mask = 16'h3030;
defparam \comp_unit|alu_out[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N24
cycloneive_lcell_comb \comp_unit|r[2]~2 (
// Equation(s):
// \comp_unit|r[2]~2_combout  = (\comp_unit|always13~0_combout  & (\comp_unit|alu_out_temp [2])) # (!\comp_unit|always13~0_combout  & ((\comp_unit|alu_out[2]~28_combout )))

	.dataa(\comp_unit|always13~0_combout ),
	.datab(\comp_unit|alu_out_temp [2]),
	.datac(gnd),
	.datad(\comp_unit|alu_out[2]~28_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[2]~2 .lut_mask = 16'hDD88;
defparam \comp_unit|r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y69_N14
cycloneive_lcell_comb \comp_unit|alu_out_temp[6] (
// Equation(s):
// \comp_unit|alu_out_temp [6] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [6])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~12_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [6]),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [6]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[6] .lut_mask = 16'hCFC0;
defparam \comp_unit|alu_out_temp[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y69_N25
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[2]~2_combout ),
	.asdata(\comp_unit|alu_out_temp [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N8
cycloneive_lcell_comb \comp_unit|data_bus[2]~24 (
// Equation(s):
// \comp_unit|data_bus[2]~24_combout  = (\comp_unit|data_bus[0]~9_combout  & (((\inst_decoder|ir [2]) # (!\comp_unit|data_bus[0]~7_combout )))) # (!\comp_unit|data_bus[0]~9_combout  & (\comp_unit|r [2] & (\comp_unit|data_bus[0]~7_combout )))

	.dataa(\comp_unit|data_bus[0]~9_combout ),
	.datab(\comp_unit|r [2]),
	.datac(\comp_unit|data_bus[0]~7_combout ),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~24 .lut_mask = 16'hEA4A;
defparam \comp_unit|data_bus[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N2
cycloneive_lcell_comb \comp_unit|data_bus[2]~22 (
// Equation(s):
// \comp_unit|data_bus[2]~22_combout  = (\comp_unit|data_bus[0]~3_combout  & ((\comp_unit|data_bus[0]~2_combout ) # ((\comp_unit|x1 [2])))) # (!\comp_unit|data_bus[0]~3_combout  & (!\comp_unit|data_bus[0]~2_combout  & ((\comp_unit|x0 [2]))))

	.dataa(\comp_unit|data_bus[0]~3_combout ),
	.datab(\comp_unit|data_bus[0]~2_combout ),
	.datac(\comp_unit|x1 [2]),
	.datad(\comp_unit|x0 [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~22 .lut_mask = 16'hB9A8;
defparam \comp_unit|data_bus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N8
cycloneive_lcell_comb \comp_unit|data_bus[2]~20 (
// Equation(s):
// \comp_unit|data_bus[2]~20_combout  = (\inst_decoder|ir [2] & (((\inst_decoder|ir [0])))) # (!\inst_decoder|ir [2] & ((\inst_decoder|ir [0] & (\comp_unit|y1 [2])) # (!\inst_decoder|ir [0] & ((\comp_unit|y0 [2])))))

	.dataa(\comp_unit|y1 [2]),
	.datab(\inst_decoder|ir [2]),
	.datac(\comp_unit|y0 [2]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~20 .lut_mask = 16'hEE30;
defparam \comp_unit|data_bus[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N2
cycloneive_lcell_comb \comp_unit|data_bus[2]~21 (
// Equation(s):
// \comp_unit|data_bus[2]~21_combout  = (\comp_unit|data_bus[2]~20_combout  & (((\data_mem|altsyncram_component|auto_generated|q_a [2])) # (!\inst_decoder|ir [2]))) # (!\comp_unit|data_bus[2]~20_combout  & (\inst_decoder|ir [2] & ((\comp_unit|i [2]))))

	.dataa(\comp_unit|data_bus[2]~20_combout ),
	.datab(\inst_decoder|ir [2]),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comp_unit|i [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~21 .lut_mask = 16'hE6A2;
defparam \comp_unit|data_bus[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N6
cycloneive_lcell_comb \comp_unit|data_bus[2]~23 (
// Equation(s):
// \comp_unit|data_bus[2]~23_combout  = (\comp_unit|data_bus[0]~2_combout  & ((\comp_unit|data_bus[2]~22_combout  & (\comp_unit|m [2])) # (!\comp_unit|data_bus[2]~22_combout  & ((\comp_unit|data_bus[2]~21_combout ))))) # (!\comp_unit|data_bus[0]~2_combout  & 
// (((\comp_unit|data_bus[2]~22_combout ))))

	.dataa(\comp_unit|data_bus[0]~2_combout ),
	.datab(\comp_unit|m [2]),
	.datac(\comp_unit|data_bus[2]~22_combout ),
	.datad(\comp_unit|data_bus[2]~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~23 .lut_mask = 16'hDAD0;
defparam \comp_unit|data_bus[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N8
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N2
cycloneive_lcell_comb \comp_unit|data_bus[2]~25 (
// Equation(s):
// \comp_unit|data_bus[2]~25_combout  = (\comp_unit|data_bus[2]~24_combout  & ((\comp_unit|data_bus[0]~6_combout ) # ((\i_pins[2]~input_o )))) # (!\comp_unit|data_bus[2]~24_combout  & (!\comp_unit|data_bus[0]~6_combout  & (\comp_unit|data_bus[2]~23_combout 
// )))

	.dataa(\comp_unit|data_bus[2]~24_combout ),
	.datab(\comp_unit|data_bus[0]~6_combout ),
	.datac(\comp_unit|data_bus[2]~23_combout ),
	.datad(\i_pins[2]~input_o ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~25 .lut_mask = 16'hBA98;
defparam \comp_unit|data_bus[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N14
cycloneive_lcell_comb \comp_unit|data_bus[2]~26 (
// Equation(s):
// \comp_unit|data_bus[2]~26_combout  = (\comp_unit|data_bus[2]~25_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(\comp_unit|data_bus[2]~25_combout ),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~26 .lut_mask = 16'h00CC;
defparam \comp_unit|data_bus[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N15
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[2]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y69_N29
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N20
cycloneive_lcell_comb \comp_unit|data_bus[1]~14 (
// Equation(s):
// \comp_unit|data_bus[1]~14_combout  = (\inst_decoder|ir [0] & ((\comp_unit|data_bus[1]~13_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\comp_unit|data_bus[1]~13_combout  & (\comp_unit|y1 [1])))) # (!\inst_decoder|ir [0] & 
// (((\comp_unit|data_bus[1]~13_combout ))))

	.dataa(\comp_unit|y1 [1]),
	.datab(\inst_decoder|ir [0]),
	.datac(\comp_unit|data_bus[1]~13_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~14 .lut_mask = 16'hF838;
defparam \comp_unit|data_bus[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N18
cycloneive_lcell_comb \comp_unit|data_bus[1]~15 (
// Equation(s):
// \comp_unit|data_bus[1]~15_combout  = (\comp_unit|data_bus[0]~2_combout  & (((\comp_unit|data_bus[1]~14_combout ) # (\comp_unit|data_bus[0]~3_combout )))) # (!\comp_unit|data_bus[0]~2_combout  & (\comp_unit|x0 [1] & ((!\comp_unit|data_bus[0]~3_combout ))))

	.dataa(\comp_unit|x0 [1]),
	.datab(\comp_unit|data_bus[1]~14_combout ),
	.datac(\comp_unit|data_bus[0]~2_combout ),
	.datad(\comp_unit|data_bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~15 .lut_mask = 16'hF0CA;
defparam \comp_unit|data_bus[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N16
cycloneive_lcell_comb \comp_unit|data_bus[1]~16 (
// Equation(s):
// \comp_unit|data_bus[1]~16_combout  = (\comp_unit|data_bus[0]~3_combout  & ((\comp_unit|data_bus[1]~15_combout  & (\comp_unit|m [1])) # (!\comp_unit|data_bus[1]~15_combout  & ((\comp_unit|x1 [1]))))) # (!\comp_unit|data_bus[0]~3_combout  & 
// (((\comp_unit|data_bus[1]~15_combout ))))

	.dataa(\comp_unit|m [1]),
	.datab(\comp_unit|data_bus[0]~3_combout ),
	.datac(\comp_unit|x1 [1]),
	.datad(\comp_unit|data_bus[1]~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~16 .lut_mask = 16'hBBC0;
defparam \comp_unit|data_bus[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N6
cycloneive_lcell_comb \comp_unit|alu_out_temp[1] (
// Equation(s):
// \comp_unit|alu_out_temp [1] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|alu_out_temp [1]))) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|Mult0|auto_generated|op_3~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|alu_out_temp [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[1] .lut_mask = 16'hFC0C;
defparam \comp_unit|alu_out_temp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N30
cycloneive_lcell_comb \comp_unit|r[1]~1 (
// Equation(s):
// \comp_unit|r[1]~1_combout  = (\comp_unit|always13~0_combout  & ((\comp_unit|alu_out_temp [1]))) # (!\comp_unit|always13~0_combout  & (\comp_unit|alu_out[1]~32_combout ))

	.dataa(\comp_unit|always13~0_combout ),
	.datab(\comp_unit|alu_out[1]~32_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out_temp [1]),
	.cin(gnd),
	.combout(\comp_unit|r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[1]~1 .lut_mask = 16'hEE44;
defparam \comp_unit|r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N4
cycloneive_lcell_comb \comp_unit|alu_out_temp[5] (
// Equation(s):
// \comp_unit|alu_out_temp [5] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [5])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~10_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [5]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[5] .lut_mask = 16'hCCF0;
defparam \comp_unit|alu_out_temp[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y69_N31
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[1]~1_combout ),
	.asdata(\comp_unit|alu_out_temp [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N16
cycloneive_lcell_comb \comp_unit|data_bus[1]~17 (
// Equation(s):
// \comp_unit|data_bus[1]~17_combout  = (\comp_unit|data_bus[0]~9_combout  & ((\inst_decoder|ir [1]) # ((!\comp_unit|data_bus[0]~7_combout )))) # (!\comp_unit|data_bus[0]~9_combout  & (((\comp_unit|data_bus[0]~7_combout  & \comp_unit|r [1]))))

	.dataa(\comp_unit|data_bus[0]~9_combout ),
	.datab(\inst_decoder|ir [1]),
	.datac(\comp_unit|data_bus[0]~7_combout ),
	.datad(\comp_unit|r [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~17 .lut_mask = 16'hDA8A;
defparam \comp_unit|data_bus[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N1
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N4
cycloneive_lcell_comb \comp_unit|data_bus[1]~18 (
// Equation(s):
// \comp_unit|data_bus[1]~18_combout  = (\comp_unit|data_bus[1]~17_combout  & (((\comp_unit|data_bus[0]~6_combout ) # (\i_pins[1]~input_o )))) # (!\comp_unit|data_bus[1]~17_combout  & (\comp_unit|data_bus[1]~16_combout  & (!\comp_unit|data_bus[0]~6_combout 
// )))

	.dataa(\comp_unit|data_bus[1]~16_combout ),
	.datab(\comp_unit|data_bus[1]~17_combout ),
	.datac(\comp_unit|data_bus[0]~6_combout ),
	.datad(\i_pins[1]~input_o ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~18 .lut_mask = 16'hCEC2;
defparam \comp_unit|data_bus[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N12
cycloneive_lcell_comb \comp_unit|data_bus[1]~19 (
// Equation(s):
// \comp_unit|data_bus[1]~19_combout  = (\comp_unit|data_bus[1]~18_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[1]~18_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~19 .lut_mask = 16'h00F0;
defparam \comp_unit|data_bus[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N17
dffeas \comp_unit|x1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[1] .is_wysiwyg = "true";
defparam \comp_unit|x1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N28
cycloneive_lcell_comb \comp_unit|x[1]~3 (
// Equation(s):
// \comp_unit|x[1]~3_combout  = (\sync_reset~reg0_q  & (((\comp_unit|x0 [1])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir [4] & (\comp_unit|x1 [1])) # (!\inst_decoder|ir [4] & ((\comp_unit|x0 [1])))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|x1 [1]),
	.datac(\comp_unit|x0 [1]),
	.datad(\inst_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~3 .lut_mask = 16'hE4F0;
defparam \comp_unit|x[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N30
cycloneive_lcell_comb \comp_unit|alu_out[1]~23 (
// Equation(s):
// \comp_unit|alu_out[1]~23_combout  = (\inst_decoder|ir [1] & (!\inst_decoder|ir [2])) # (!\inst_decoder|ir [1] & ((\comp_unit|x[0]~0_combout  $ (\comp_unit|x[1]~3_combout ))))

	.dataa(\inst_decoder|ir [2]),
	.datab(\inst_decoder|ir [1]),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|x[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~23 .lut_mask = 16'h4774;
defparam \comp_unit|alu_out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N28
cycloneive_lcell_comb \comp_unit|alu_out[1]~24 (
// Equation(s):
// \comp_unit|alu_out[1]~24_combout  = (\inst_decoder|ir [1] & ((\inst_decoder|ir [0]) # ((\comp_unit|alu_out[1]~23_combout  & \comp_unit|Add3~2_combout )))) # (!\inst_decoder|ir [1] & (\comp_unit|alu_out[1]~23_combout ))

	.dataa(\comp_unit|alu_out[1]~23_combout ),
	.datab(\inst_decoder|ir [1]),
	.datac(\comp_unit|Add3~2_combout ),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~24 .lut_mask = 16'hEEA2;
defparam \comp_unit|alu_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y67_N26
cycloneive_lcell_comb \comp_unit|alu_out[1]~25 (
// Equation(s):
// \comp_unit|alu_out[1]~25_combout  = (\comp_unit|x[1]~3_combout  & ((\comp_unit|alu_out[1]~24_combout  & (!\comp_unit|alu_out[3]~11_combout )) # (!\comp_unit|alu_out[1]~24_combout  & (\comp_unit|alu_out[3]~11_combout  & \comp_unit|Mult0|auto_generated|le3a 
// [5])))) # (!\comp_unit|x[1]~3_combout  & (\comp_unit|alu_out[1]~24_combout ))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|alu_out[1]~24_combout ),
	.datac(\comp_unit|alu_out[3]~11_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~25 .lut_mask = 16'h6C4C;
defparam \comp_unit|alu_out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N10
cycloneive_lcell_comb \comp_unit|alu_out[1]~26 (
// Equation(s):
// \comp_unit|alu_out[1]~26_combout  = (\comp_unit|alu_out[3]~10_combout  & (((\comp_unit|data_bus[0]~3_combout )))) # (!\comp_unit|alu_out[3]~10_combout  & ((\comp_unit|data_bus[0]~3_combout  & (\comp_unit|Add2~2_combout )) # 
// (!\comp_unit|data_bus[0]~3_combout  & ((\comp_unit|alu_out[1]~25_combout )))))

	.dataa(\comp_unit|alu_out[3]~10_combout ),
	.datab(\comp_unit|Add2~2_combout ),
	.datac(\comp_unit|alu_out[1]~25_combout ),
	.datad(\comp_unit|data_bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~26 .lut_mask = 16'hEE50;
defparam \comp_unit|alu_out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N4
cycloneive_lcell_comb \comp_unit|alu_out[1]~31 (
// Equation(s):
// \comp_unit|alu_out[1]~31_combout  = (\comp_unit|alu_out[1]~26_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[1]~3_combout )))) # (!\comp_unit|alu_out[1]~26_combout  & (\comp_unit|r [1]))

	.dataa(\comp_unit|alu_out[1]~26_combout ),
	.datab(\comp_unit|r [1]),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~31 .lut_mask = 16'h4EE4;
defparam \comp_unit|alu_out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N6
cycloneive_lcell_comb \comp_unit|alu_out[1]~32 (
// Equation(s):
// \comp_unit|alu_out[1]~32_combout  = (!\sync_reset~reg0_q  & ((\comp_unit|alu_out[3]~10_combout  & ((\comp_unit|alu_out[1]~31_combout ))) # (!\comp_unit|alu_out[3]~10_combout  & (\comp_unit|alu_out[1]~26_combout ))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|alu_out[3]~10_combout ),
	.datac(\comp_unit|alu_out[1]~26_combout ),
	.datad(\comp_unit|alu_out[1]~31_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~32 .lut_mask = 16'h5410;
defparam \comp_unit|alu_out[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N10
cycloneive_lcell_comb \comp_unit|alu_out~6 (
// Equation(s):
// \comp_unit|alu_out~6_combout  = (\inst_decoder|ir [0] & (((\inst_decoder|ir [1])))) # (!\inst_decoder|ir [0] & ((\inst_decoder|ir [2]) # ((!\inst_decoder|ir [1] & \inst_decoder|ir [3]))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\inst_decoder|ir [2]),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~6 .lut_mask = 16'hE5E4;
defparam \comp_unit|alu_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N28
cycloneive_lcell_comb \comp_unit|alu_out~7 (
// Equation(s):
// \comp_unit|alu_out~7_combout  = (\inst_decoder|ir [2] & (\comp_unit|y[0]~0_combout )) # (!\inst_decoder|ir [2] & ((\comp_unit|Add2~0_combout )))

	.dataa(gnd),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(\inst_decoder|ir [2]),
	.datad(\comp_unit|Add2~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~7 .lut_mask = 16'hCFC0;
defparam \comp_unit|alu_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N26
cycloneive_lcell_comb \comp_unit|alu_out~8 (
// Equation(s):
// \comp_unit|alu_out~8_combout  = (\inst_decoder|ir [0] & ((\comp_unit|alu_out~6_combout  & (!\comp_unit|x[0]~0_combout )) # (!\comp_unit|alu_out~6_combout  & ((\comp_unit|alu_out~7_combout ))))) # (!\inst_decoder|ir [0] & (\comp_unit|x[0]~0_combout  & 
// ((\comp_unit|alu_out~7_combout ) # (!\comp_unit|alu_out~6_combout ))))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|alu_out~6_combout ),
	.datac(\inst_decoder|ir [0]),
	.datad(\comp_unit|alu_out~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~8 .lut_mask = 16'h7A42;
defparam \comp_unit|alu_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N24
cycloneive_lcell_comb \comp_unit|alu_out~4 (
// Equation(s):
// \comp_unit|alu_out~4_combout  = (\inst_decoder|ir [0] & (\inst_decoder|ir [2] & ((!\inst_decoder|ir [3]) # (!\inst_decoder|ir [1])))) # (!\inst_decoder|ir [0] & (((\inst_decoder|ir [1]))))

	.dataa(\inst_decoder|ir [2]),
	.datab(\inst_decoder|ir [1]),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~4 .lut_mask = 16'h2CAC;
defparam \comp_unit|alu_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N20
cycloneive_lcell_comb \comp_unit|alu_out~27 (
// Equation(s):
// \comp_unit|alu_out~27_combout  = (\comp_unit|alu_out~9_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(\comp_unit|alu_out~9_combout ),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~27 .lut_mask = 16'h00CC;
defparam \comp_unit|alu_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N18
cycloneive_lcell_comb \comp_unit|alu_out_temp[0] (
// Equation(s):
// \comp_unit|alu_out_temp [0] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|alu_out_temp [0]))) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|Mult0|auto_generated|op_3~0_combout ))

	.dataa(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|alu_out_temp [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[0] .lut_mask = 16'hFA0A;
defparam \comp_unit|alu_out_temp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N20
cycloneive_lcell_comb \comp_unit|r[0]~0 (
// Equation(s):
// \comp_unit|r[0]~0_combout  = (\comp_unit|always13~0_combout  & ((\comp_unit|alu_out_temp [0]))) # (!\comp_unit|always13~0_combout  & (\comp_unit|alu_out~27_combout ))

	.dataa(\comp_unit|always13~0_combout ),
	.datab(\comp_unit|alu_out~27_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out_temp [0]),
	.cin(gnd),
	.combout(\comp_unit|r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[0]~0 .lut_mask = 16'hEE44;
defparam \comp_unit|r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y69_N12
cycloneive_lcell_comb \comp_unit|alu_out_temp[4] (
// Equation(s):
// \comp_unit|alu_out_temp [4] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [4])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~8_combout )))

	.dataa(\comp_unit|alu_out_temp [4]),
	.datab(gnd),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[4] .lut_mask = 16'hAFA0;
defparam \comp_unit|alu_out_temp[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y69_N21
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[0]~0_combout ),
	.asdata(\comp_unit|alu_out_temp [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N4
cycloneive_lcell_comb \comp_unit|alu_out~5 (
// Equation(s):
// \comp_unit|alu_out~5_combout  = (\comp_unit|alu_out~4_combout  & ((\comp_unit|Add3~0_combout ))) # (!\comp_unit|alu_out~4_combout  & (\comp_unit|r [0]))

	.dataa(gnd),
	.datab(\comp_unit|r [0]),
	.datac(\comp_unit|alu_out~4_combout ),
	.datad(\comp_unit|Add3~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~5 .lut_mask = 16'hFC0C;
defparam \comp_unit|alu_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N0
cycloneive_lcell_comb \comp_unit|alu_out~9 (
// Equation(s):
// \comp_unit|alu_out~9_combout  = (\comp_unit|alu_out~8_combout  & ((\comp_unit|alu_out~5_combout ) # (\comp_unit|alu_out~6_combout  $ (!\comp_unit|alu_out~4_combout )))) # (!\comp_unit|alu_out~8_combout  & (\comp_unit|alu_out~5_combout  & 
// (\comp_unit|alu_out~6_combout  $ (\comp_unit|alu_out~4_combout ))))

	.dataa(\comp_unit|alu_out~8_combout ),
	.datab(\comp_unit|alu_out~6_combout ),
	.datac(\comp_unit|alu_out~4_combout ),
	.datad(\comp_unit|alu_out~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~9 .lut_mask = 16'hBE82;
defparam \comp_unit|alu_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N8
cycloneive_lcell_comb \comp_unit|r_eq_0~0 (
// Equation(s):
// \comp_unit|r_eq_0~0_combout  = (\sync_reset~reg0_q ) # ((!\comp_unit|alu_out[3]~17_combout  & (!\comp_unit|alu_out[2]~22_combout  & !\comp_unit|alu_out~9_combout )))

	.dataa(\comp_unit|alu_out[3]~17_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|alu_out[2]~22_combout ),
	.datad(\comp_unit|alu_out~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~0 .lut_mask = 16'hCCCD;
defparam \comp_unit|r_eq_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y67_N16
cycloneive_lcell_comb \comp_unit|r_eq_0~1 (
// Equation(s):
// \comp_unit|r_eq_0~1_combout  = (\inst_decoder|reg_en[4]~8_combout  & (!\comp_unit|alu_out[1]~32_combout  & ((\comp_unit|r_eq_0~0_combout )))) # (!\inst_decoder|reg_en[4]~8_combout  & (((\comp_unit|r_eq_0~q ))))

	.dataa(\inst_decoder|reg_en[4]~8_combout ),
	.datab(\comp_unit|alu_out[1]~32_combout ),
	.datac(\comp_unit|r_eq_0~q ),
	.datad(\comp_unit|r_eq_0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~1 .lut_mask = 16'h7250;
defparam \comp_unit|r_eq_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y67_N17
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r_eq_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sync_reset~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N4
cycloneive_lcell_comb \inst_decoder|Equal9~0 (
// Equation(s):
// \inst_decoder|Equal9~0_combout  = (\inst_decoder|ir [6] & \inst_decoder|ir [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_decoder|ir [6]),
	.datad(\inst_decoder|ir [7]),
	.cin(gnd),
	.combout(\inst_decoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal9~0 .lut_mask = 16'hF000;
defparam \inst_decoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y67_N30
cycloneive_lcell_comb \prog_sequencer|always14~0 (
// Equation(s):
// \prog_sequencer|always14~0_combout  = (\inst_decoder|ir [5] & (\inst_decoder|Equal9~0_combout  & ((!\inst_decoder|ir [4]) # (!\comp_unit|r_eq_0~q ))))

	.dataa(\comp_unit|r_eq_0~q ),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|Equal9~0_combout ),
	.datad(\inst_decoder|ir [4]),
	.cin(gnd),
	.combout(\prog_sequencer|always14~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always14~0 .lut_mask = 16'h40C0;
defparam \prog_sequencer|always14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N10
cycloneive_lcell_comb \prog_sequencer|Add1~2 (
// Equation(s):
// \prog_sequencer|Add1~2_combout  = (\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|Add1~1 )) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|Add1~1 ) # (GND)))
// \prog_sequencer|Add1~3  = CARRY((!\prog_sequencer|Add1~1 ) # (!\prog_sequencer|cache_rdoffset [1]))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~1 ),
	.combout(\prog_sequencer|Add1~2_combout ),
	.cout(\prog_sequencer|Add1~3 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~2 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N28
cycloneive_lcell_comb \prog_sequencer|Add1~22 (
// Equation(s):
// \prog_sequencer|Add1~22_combout  = (!\prog_sequencer|always14~0_combout  & \prog_sequencer|Add1~2_combout )

	.dataa(\prog_sequencer|always14~0_combout ),
	.datab(\prog_sequencer|Add1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~22 .lut_mask = 16'h4444;
defparam \prog_sequencer|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N30
cycloneive_lcell_comb \prog_sequencer|pm_addr[1] (
// Equation(s):
// \prog_sequencer|pm_addr [1] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [1]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add1~22_combout ))))

	.dataa(\prog_sequencer|Add1~22_combout ),
	.datab(\prog_sequencer|pm_addr [1]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [1]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[1] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N6
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[1]~feeder (
// Equation(s):
// \prog_sequencer|cache_rdoffset[1]~feeder_combout  = \prog_sequencer|pm_addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|cache_rdoffset[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N7
dffeas \prog_sequencer|cache_rdoffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_rdoffset[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N12
cycloneive_lcell_comb \prog_sequencer|Add1~4 (
// Equation(s):
// \prog_sequencer|Add1~4_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|Add1~3  $ (GND))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|Add1~3  & VCC))
// \prog_sequencer|Add1~5  = CARRY((\prog_sequencer|cache_rdoffset [2] & !\prog_sequencer|Add1~3 ))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~3 ),
	.combout(\prog_sequencer|Add1~4_combout ),
	.cout(\prog_sequencer|Add1~5 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~4 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N24
cycloneive_lcell_comb \prog_sequencer|Add1~23 (
// Equation(s):
// \prog_sequencer|Add1~23_combout  = (\prog_sequencer|Add1~4_combout  & !\prog_sequencer|always14~0_combout )

	.dataa(\prog_sequencer|Add1~4_combout ),
	.datab(\prog_sequencer|always14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~23 .lut_mask = 16'h2222;
defparam \prog_sequencer|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N20
cycloneive_lcell_comb \prog_sequencer|pm_addr[2] (
// Equation(s):
// \prog_sequencer|pm_addr [2] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [2]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add1~23_combout ))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|Add1~23_combout ),
	.datac(\prog_sequencer|pm_addr [2]),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [2]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[2] .lut_mask = 16'h5044;
defparam \prog_sequencer|pm_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N29
dffeas \prog_sequencer|cache_rdoffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N10
cycloneive_lcell_comb \prog_sequencer|Add1~8 (
// Equation(s):
// \prog_sequencer|Add1~8_combout  = (\prog_sequencer|Add1~6_combout  & !\prog_sequencer|always14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|Add1~6_combout ),
	.datad(\prog_sequencer|always14~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~8 .lut_mask = 16'h00F0;
defparam \prog_sequencer|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N2
cycloneive_lcell_comb \prog_sequencer|pm_addr[3] (
// Equation(s):
// \prog_sequencer|pm_addr [3] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|pm_addr [3])) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|Add1~8_combout )))))

	.dataa(\prog_sequencer|hold~clkctrl_outclk ),
	.datab(\prog_sequencer|pm_addr [3]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|Add1~8_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [3]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[3] .lut_mask = 16'h0D08;
defparam \prog_sequencer|pm_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N22
cycloneive_lcell_comb \prog_sequencer|valid~3 (
// Equation(s):
// \prog_sequencer|valid~3_combout  = (\prog_sequencer|valid[1][1]~q ) # ((\prog_sequencer|end_hold~q  & (\prog_sequencer|pm_addr [3] & !\prog_sequencer|lastused [1])))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|pm_addr [3]),
	.datac(\prog_sequencer|valid[1][1]~q ),
	.datad(\prog_sequencer|lastused [1]),
	.cin(gnd),
	.combout(\prog_sequencer|valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~3 .lut_mask = 16'hF0F8;
defparam \prog_sequencer|valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y70_N23
dffeas \prog_sequencer|valid[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N4
cycloneive_lcell_comb \prog_sequencer|valid~0 (
// Equation(s):
// \prog_sequencer|valid~0_combout  = (\prog_sequencer|valid[1][0]~q ) # ((\prog_sequencer|end_hold~q  & (\prog_sequencer|pm_addr [3] & \prog_sequencer|lastused [1])))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|pm_addr [3]),
	.datac(\prog_sequencer|valid[1][0]~q ),
	.datad(\prog_sequencer|lastused [1]),
	.cin(gnd),
	.combout(\prog_sequencer|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~0 .lut_mask = 16'hF8F0;
defparam \prog_sequencer|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y70_N5
dffeas \prog_sequencer|valid[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N12
cycloneive_lcell_comb \prog_sequencer|valid~2 (
// Equation(s):
// \prog_sequencer|valid~2_combout  = (\prog_sequencer|valid[0][0]~q ) # ((\prog_sequencer|lastused [0] & (!\prog_sequencer|pm_addr [3] & \prog_sequencer|end_hold~q )))

	.dataa(\prog_sequencer|lastused [0]),
	.datab(\prog_sequencer|pm_addr [3]),
	.datac(\prog_sequencer|valid[0][0]~q ),
	.datad(\prog_sequencer|end_hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~2 .lut_mask = 16'hF2F0;
defparam \prog_sequencer|valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y70_N13
dffeas \prog_sequencer|valid[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N18
cycloneive_lcell_comb \prog_sequencer|valid~1 (
// Equation(s):
// \prog_sequencer|valid~1_combout  = (\prog_sequencer|valid[0][1]~q ) # ((!\prog_sequencer|lastused [0] & (!\prog_sequencer|pm_addr [3] & \prog_sequencer|end_hold~q )))

	.dataa(\prog_sequencer|lastused [0]),
	.datab(\prog_sequencer|pm_addr [3]),
	.datac(\prog_sequencer|valid[0][1]~q ),
	.datad(\prog_sequencer|end_hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~1 .lut_mask = 16'hF1F0;
defparam \prog_sequencer|valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y70_N19
dffeas \prog_sequencer|valid[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N10
cycloneive_lcell_comb \prog_sequencer|always9~8 (
// Equation(s):
// \prog_sequencer|always9~8_combout  = (\prog_sequencer|pm_addr [3] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|pm_addr [3] & ((\prog_sequencer|currdentry~combout  & ((\prog_sequencer|valid[0][1]~q ))) # 
// (!\prog_sequencer|currdentry~combout  & (\prog_sequencer|valid[0][0]~q ))))

	.dataa(\prog_sequencer|valid[0][0]~q ),
	.datab(\prog_sequencer|valid[0][1]~q ),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~8 .lut_mask = 16'hFC0A;
defparam \prog_sequencer|always9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N0
cycloneive_lcell_comb \prog_sequencer|always9~9 (
// Equation(s):
// \prog_sequencer|always9~9_combout  = (\prog_sequencer|pm_addr [3] & ((\prog_sequencer|always9~8_combout  & (\prog_sequencer|valid[1][1]~q )) # (!\prog_sequencer|always9~8_combout  & ((\prog_sequencer|valid[1][0]~q ))))) # (!\prog_sequencer|pm_addr [3] & 
// (((\prog_sequencer|always9~8_combout ))))

	.dataa(\prog_sequencer|valid[1][1]~q ),
	.datab(\prog_sequencer|valid[1][0]~q ),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|always9~8_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~9 .lut_mask = 16'hAFC0;
defparam \prog_sequencer|always9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N20
cycloneive_lcell_comb \prog_sequencer|always9~4 (
// Equation(s):
// \prog_sequencer|always9~4_combout  = (\prog_sequencer|pm_addr [3] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|pm_addr [3] & ((\prog_sequencer|currdentry~combout  & (\prog_sequencer|tagID[0][1][2]~q )) # 
// (!\prog_sequencer|currdentry~combout  & ((\prog_sequencer|tagID[0][0][2]~q )))))

	.dataa(\prog_sequencer|tagID[0][1][2]~q ),
	.datab(\prog_sequencer|tagID[0][0][2]~q ),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~4 .lut_mask = 16'hFA0C;
defparam \prog_sequencer|always9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N6
cycloneive_lcell_comb \prog_sequencer|always9~5 (
// Equation(s):
// \prog_sequencer|always9~5_combout  = (\prog_sequencer|pm_addr [3] & ((\prog_sequencer|always9~4_combout  & ((\prog_sequencer|tagID[1][1][2]~q ))) # (!\prog_sequencer|always9~4_combout  & (\prog_sequencer|tagID[1][0][2]~q )))) # (!\prog_sequencer|pm_addr 
// [3] & (((\prog_sequencer|always9~4_combout ))))

	.dataa(\prog_sequencer|pm_addr [3]),
	.datab(\prog_sequencer|tagID[1][0][2]~q ),
	.datac(\prog_sequencer|tagID[1][1][2]~q ),
	.datad(\prog_sequencer|always9~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~5 .lut_mask = 16'hF588;
defparam \prog_sequencer|always9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N18
cycloneive_lcell_comb \prog_sequencer|always9~6 (
// Equation(s):
// \prog_sequencer|always9~6_combout  = (\prog_sequencer|pm_addr [3] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|pm_addr [3] & ((\prog_sequencer|currdentry~combout  & (\prog_sequencer|tagID[0][1][3]~q )) # 
// (!\prog_sequencer|currdentry~combout  & ((\prog_sequencer|tagID[0][0][3]~q )))))

	.dataa(\prog_sequencer|tagID[0][1][3]~q ),
	.datab(\prog_sequencer|tagID[0][0][3]~q ),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~6 .lut_mask = 16'hFA0C;
defparam \prog_sequencer|always9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N30
cycloneive_lcell_comb \prog_sequencer|always9~7 (
// Equation(s):
// \prog_sequencer|always9~7_combout  = (\prog_sequencer|pm_addr [3] & ((\prog_sequencer|always9~6_combout  & ((\prog_sequencer|tagID[1][1][3]~q ))) # (!\prog_sequencer|always9~6_combout  & (\prog_sequencer|tagID[1][0][3]~q )))) # (!\prog_sequencer|pm_addr 
// [3] & (((\prog_sequencer|always9~6_combout ))))

	.dataa(\prog_sequencer|pm_addr [3]),
	.datab(\prog_sequencer|tagID[1][0][3]~q ),
	.datac(\prog_sequencer|tagID[1][1][3]~q ),
	.datad(\prog_sequencer|always9~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~7 .lut_mask = 16'hF588;
defparam \prog_sequencer|always9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N30
cycloneive_lcell_comb \prog_sequencer|start_hold~1 (
// Equation(s):
// \prog_sequencer|start_hold~1_combout  = (\prog_sequencer|pm_addr [7] & ((\prog_sequencer|pm_addr [6] $ (\prog_sequencer|always9~5_combout )) # (!\prog_sequencer|always9~7_combout ))) # (!\prog_sequencer|pm_addr [7] & ((\prog_sequencer|always9~7_combout ) 
// # (\prog_sequencer|pm_addr [6] $ (\prog_sequencer|always9~5_combout ))))

	.dataa(\prog_sequencer|pm_addr [7]),
	.datab(\prog_sequencer|pm_addr [6]),
	.datac(\prog_sequencer|always9~5_combout ),
	.datad(\prog_sequencer|always9~7_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~1 .lut_mask = 16'h7DBE;
defparam \prog_sequencer|start_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N28
cycloneive_lcell_comb \prog_sequencer|always9~0 (
// Equation(s):
// \prog_sequencer|always9~0_combout  = (\prog_sequencer|pm_addr [3] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|pm_addr [3] & ((\prog_sequencer|currdentry~combout  & ((\prog_sequencer|tagID[0][1][0]~q ))) # 
// (!\prog_sequencer|currdentry~combout  & (\prog_sequencer|tagID[0][0][0]~q ))))

	.dataa(\prog_sequencer|tagID[0][0][0]~q ),
	.datab(\prog_sequencer|tagID[0][1][0]~q ),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~0 .lut_mask = 16'hFC0A;
defparam \prog_sequencer|always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N16
cycloneive_lcell_comb \prog_sequencer|always9~1 (
// Equation(s):
// \prog_sequencer|always9~1_combout  = (\prog_sequencer|pm_addr [3] & ((\prog_sequencer|always9~0_combout  & ((\prog_sequencer|tagID[1][1][0]~q ))) # (!\prog_sequencer|always9~0_combout  & (\prog_sequencer|tagID[1][0][0]~q )))) # (!\prog_sequencer|pm_addr 
// [3] & (((\prog_sequencer|always9~0_combout ))))

	.dataa(\prog_sequencer|pm_addr [3]),
	.datab(\prog_sequencer|tagID[1][0][0]~q ),
	.datac(\prog_sequencer|tagID[1][1][0]~q ),
	.datad(\prog_sequencer|always9~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~1 .lut_mask = 16'hF588;
defparam \prog_sequencer|always9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N2
cycloneive_lcell_comb \prog_sequencer|always9~2 (
// Equation(s):
// \prog_sequencer|always9~2_combout  = (\prog_sequencer|pm_addr [3] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|pm_addr [3] & ((\prog_sequencer|currdentry~combout  & ((\prog_sequencer|tagID[0][1][1]~q ))) # 
// (!\prog_sequencer|currdentry~combout  & (\prog_sequencer|tagID[0][0][1]~q ))))

	.dataa(\prog_sequencer|tagID[0][0][1]~q ),
	.datab(\prog_sequencer|tagID[0][1][1]~q ),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~2 .lut_mask = 16'hFC0A;
defparam \prog_sequencer|always9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y70_N14
cycloneive_lcell_comb \prog_sequencer|always9~3 (
// Equation(s):
// \prog_sequencer|always9~3_combout  = (\prog_sequencer|pm_addr [3] & ((\prog_sequencer|always9~2_combout  & ((\prog_sequencer|tagID[1][1][1]~q ))) # (!\prog_sequencer|always9~2_combout  & (\prog_sequencer|tagID[1][0][1]~q )))) # (!\prog_sequencer|pm_addr 
// [3] & (((\prog_sequencer|always9~2_combout ))))

	.dataa(\prog_sequencer|pm_addr [3]),
	.datab(\prog_sequencer|tagID[1][0][1]~q ),
	.datac(\prog_sequencer|tagID[1][1][1]~q ),
	.datad(\prog_sequencer|always9~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always9~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always9~3 .lut_mask = 16'hF588;
defparam \prog_sequencer|always9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N12
cycloneive_lcell_comb \prog_sequencer|start_hold~0 (
// Equation(s):
// \prog_sequencer|start_hold~0_combout  = (\prog_sequencer|pm_addr [5] & ((\prog_sequencer|pm_addr [4] $ (\prog_sequencer|always9~1_combout )) # (!\prog_sequencer|always9~3_combout ))) # (!\prog_sequencer|pm_addr [5] & ((\prog_sequencer|always9~3_combout ) 
// # (\prog_sequencer|pm_addr [4] $ (\prog_sequencer|always9~1_combout ))))

	.dataa(\prog_sequencer|pm_addr [5]),
	.datab(\prog_sequencer|pm_addr [4]),
	.datac(\prog_sequencer|always9~1_combout ),
	.datad(\prog_sequencer|always9~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~0 .lut_mask = 16'h7DBE;
defparam \prog_sequencer|start_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N28
cycloneive_lcell_comb \prog_sequencer|start_hold~2 (
// Equation(s):
// \prog_sequencer|start_hold~2_combout  = (\prog_sequencer|start_hold~1_combout ) # ((\prog_sequencer|start_hold~0_combout ) # ((!\prog_sequencer|hold~q  & !\prog_sequencer|always9~9_combout )))

	.dataa(\prog_sequencer|hold~q ),
	.datab(\prog_sequencer|always9~9_combout ),
	.datac(\prog_sequencer|start_hold~1_combout ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~2 .lut_mask = 16'hFFF1;
defparam \prog_sequencer|start_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N16
cycloneive_lcell_comb \prog_sequencer|start_hold~feeder (
// Equation(s):
// \prog_sequencer|start_hold~feeder_combout  = \prog_sequencer|start_hold~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|start_hold~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y70_N17
dffeas \prog_sequencer|start_hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|start_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog_sequencer|reset_1shot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|start_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|start_hold .is_wysiwyg = "true";
defparam \prog_sequencer|start_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N30
cycloneive_lcell_comb \prog_sequencer|hold_out~0 (
// Equation(s):
// \prog_sequencer|hold_out~0_combout  = (!\prog_sequencer|end_hold~q  & ((\prog_sequencer|start_hold~q ) # (\prog_sequencer|hold~q )))

	.dataa(\prog_sequencer|start_hold~q ),
	.datab(gnd),
	.datac(\prog_sequencer|hold~q ),
	.datad(\prog_sequencer|end_hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_out~0 .lut_mask = 16'h00FA;
defparam \prog_sequencer|hold_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y68_N27
dffeas \prog_sequencer|hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold .is_wysiwyg = "true";
defparam \prog_sequencer|hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N0
cycloneive_lcell_comb \prog_sequencer|hold_count~0 (
// Equation(s):
// \prog_sequencer|hold_count~0_combout  = (!\prog_sequencer|reset_1shot~q  & (!\prog_sequencer|hold_count [0] & \prog_sequencer|hold~q ))

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(\prog_sequencer|hold_count [0]),
	.datac(gnd),
	.datad(\prog_sequencer|hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~0 .lut_mask = 16'h1100;
defparam \prog_sequencer|hold_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y68_N15
dffeas \prog_sequencer|hold_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_count~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[0] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N12
cycloneive_lcell_comb \prog_sequencer|hold_count~1 (
// Equation(s):
// \prog_sequencer|hold_count~1_combout  = (!\prog_sequencer|reset_1shot~q  & (\prog_sequencer|hold~q  & (\prog_sequencer|hold_count [1] $ (\prog_sequencer|hold_count [0]))))

	.dataa(\prog_sequencer|hold_count [1]),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(\prog_sequencer|hold_count [0]),
	.datad(\prog_sequencer|hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~1 .lut_mask = 16'h1200;
defparam \prog_sequencer|hold_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y68_N9
dffeas \prog_sequencer|hold_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_count~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[1] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N26
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = \prog_sequencer|hold_count [2] $ (((\prog_sequencer|hold_count [1] & \prog_sequencer|hold_count [0])))

	.dataa(\prog_sequencer|hold_count [2]),
	.datab(\prog_sequencer|hold_count [1]),
	.datac(gnd),
	.datad(\prog_sequencer|hold_count [0]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'h66AA;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N4
cycloneive_lcell_comb \prog_sequencer|hold_count~2 (
// Equation(s):
// \prog_sequencer|hold_count~2_combout  = (!\prog_sequencer|reset_1shot~q  & (\prog_sequencer|Add0~0_combout  & \prog_sequencer|hold~q ))

	.dataa(gnd),
	.datab(\prog_sequencer|reset_1shot~q ),
	.datac(\prog_sequencer|Add0~0_combout ),
	.datad(\prog_sequencer|hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~2 .lut_mask = 16'h3000;
defparam \prog_sequencer|hold_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y68_N5
dffeas \prog_sequencer|hold_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[2] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y68_N30
cycloneive_lcell_comb \prog_sequencer|always12~0 (
// Equation(s):
// \prog_sequencer|always12~0_combout  = (\prog_sequencer|hold_count [2] & (\prog_sequencer|hold_count [0] & (\prog_sequencer|hold_count [1] & \prog_sequencer|hold~q )))

	.dataa(\prog_sequencer|hold_count [2]),
	.datab(\prog_sequencer|hold_count [0]),
	.datac(\prog_sequencer|hold_count [1]),
	.datad(\prog_sequencer|hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|always12~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always12~0 .lut_mask = 16'h8000;
defparam \prog_sequencer|always12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y68_N19
dffeas \prog_sequencer|end_hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|always12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|end_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|end_hold .is_wysiwyg = "true";
defparam \prog_sequencer|end_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N2
cycloneive_lcell_comb \c|q[3]~30 (
// Equation(s):
// \c|q[3]~30_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|currdentry~combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [11]))) # 
// (!\prog_sequencer|currdentry~combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [11]))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [11]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [11]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~30 .lut_mask = 16'hFA44;
defparam \c|q[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N24
cycloneive_lcell_comb \c|q[3]~31 (
// Equation(s):
// \c|q[3]~31_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|q[3]~30_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [27]))) # (!\c|q[3]~30_combout  & (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [27])))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|q[3]~30_combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [27]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [27]),
	.datad(\c|q[3]~30_combout ),
	.cin(gnd),
	.combout(\c|q[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~31 .lut_mask = 16'hF388;
defparam \c|q[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N8
cycloneive_lcell_comb \c|q[3]~37 (
// Equation(s):
// \c|q[3]~37_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [59]) # (\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & 
// (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [43] & ((!\prog_sequencer|currdentry~combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [43]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [59]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~37 .lut_mask = 16'hCCE2;
defparam \c|q[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N30
cycloneive_lcell_comb \c|q[3]~38 (
// Equation(s):
// \c|q[3]~38_combout  = (\c|q[3]~37_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [59]) # ((!\prog_sequencer|currdentry~combout )))) # (!\c|q[3]~37_combout  & (((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [43] & 
// \prog_sequencer|currdentry~combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [59]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [43]),
	.datac(\c|q[3]~37_combout ),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~38 .lut_mask = 16'hACF0;
defparam \c|q[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N26
cycloneive_lcell_comb \c|q[3]~34 (
// Equation(s):
// \c|q[3]~34_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [19]) # (\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & 
// (\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [3] & ((!\prog_sequencer|currdentry~combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [3]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [19]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~34 .lut_mask = 16'hAAE4;
defparam \c|q[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N4
cycloneive_lcell_comb \c|q[3]~35 (
// Equation(s):
// \c|q[3]~35_combout  = (\c|q[3]~34_combout  & (((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [19]) # (!\prog_sequencer|currdentry~combout )))) # (!\c|q[3]~34_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [3] & 
// ((\prog_sequencer|currdentry~combout ))))

	.dataa(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [19]),
	.datac(\c|q[3]~34_combout ),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~35 .lut_mask = 16'hCAF0;
defparam \c|q[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N6
cycloneive_lcell_comb \c|q[3]~32 (
// Equation(s):
// \c|q[3]~32_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [51]) # ((\prog_sequencer|currdentry~combout )))) # (!\prog_sequencer|cache_rdoffset [1] & 
// (((\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [35] & !\prog_sequencer|currdentry~combout ))))

	.dataa(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [51]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [35]),
	.datad(\prog_sequencer|currdentry~combout ),
	.cin(gnd),
	.combout(\c|q[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~32 .lut_mask = 16'hCCB8;
defparam \c|q[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N0
cycloneive_lcell_comb \c|q[3]~33 (
// Equation(s):
// \c|q[3]~33_combout  = (\prog_sequencer|currdentry~combout  & ((\c|q[3]~32_combout  & ((\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [51]))) # (!\c|q[3]~32_combout  & (\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [35])))) # 
// (!\prog_sequencer|currdentry~combout  & (((\c|q[3]~32_combout ))))

	.dataa(\prog_sequencer|currdentry~combout ),
	.datab(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [35]),
	.datac(\c|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [51]),
	.datad(\c|q[3]~32_combout ),
	.cin(gnd),
	.combout(\c|q[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~33 .lut_mask = 16'hF588;
defparam \c|q[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N10
cycloneive_lcell_comb \c|q[3]~36 (
// Equation(s):
// \c|q[3]~36_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [2] & ((\c|q[3]~33_combout ))) # (!\prog_sequencer|cache_rdoffset [2] & 
// (\c|q[3]~35_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|q[3]~35_combout ),
	.datad(\c|q[3]~33_combout ),
	.cin(gnd),
	.combout(\c|q[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~36 .lut_mask = 16'hDC98;
defparam \c|q[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N28
cycloneive_lcell_comb \c|q[3]~39 (
// Equation(s):
// \c|q[3]~39_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|q[3]~36_combout  & ((\c|q[3]~38_combout ))) # (!\c|q[3]~36_combout  & (\c|q[3]~31_combout )))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|q[3]~36_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|q[3]~31_combout ),
	.datac(\c|q[3]~38_combout ),
	.datad(\c|q[3]~36_combout ),
	.cin(gnd),
	.combout(\c|q[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \c|q[3]~39 .lut_mask = 16'hF588;
defparam \c|q[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y67_N20
cycloneive_lcell_comb \inst_decoder|ir~15 (
// Equation(s):
// \inst_decoder|ir~15_combout  = (\c|q[3]~39_combout ) # ((!\prog_sequencer|end_hold~q  & ((\prog_sequencer|hold~q ) # (\prog_sequencer|start_hold~q ))))

	.dataa(\prog_sequencer|end_hold~q ),
	.datab(\prog_sequencer|hold~q ),
	.datac(\prog_sequencer|start_hold~q ),
	.datad(\c|q[3]~39_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~15 .lut_mask = 16'hFF54;
defparam \inst_decoder|ir~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y67_N21
dffeas \inst_decoder|ir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[3] .is_wysiwyg = "true";
defparam \inst_decoder|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N18
cycloneive_lcell_comb \comp_unit|data_bus[0]~8 (
// Equation(s):
// \comp_unit|data_bus[0]~8_combout  = (\inst_decoder|ir [3] & (\inst_decoder|ir [0] & (\inst_decoder|ir [4] $ (!\inst_decoder|ir [1])))) # (!\inst_decoder|ir [3] & (!\inst_decoder|ir [0] & (\inst_decoder|ir [4] $ (!\inst_decoder|ir [1]))))

	.dataa(\inst_decoder|ir [3]),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~8 .lut_mask = 16'h8421;
defparam \comp_unit|data_bus[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N0
cycloneive_lcell_comb \inst_decoder|Equal17~0 (
// Equation(s):
// \inst_decoder|Equal17~0_combout  = \inst_decoder|ir [5] $ (\inst_decoder|ir [2])

	.dataa(\inst_decoder|ir [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\inst_decoder|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal17~0 .lut_mask = 16'h55AA;
defparam \inst_decoder|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N18
cycloneive_lcell_comb \comp_unit|data_bus[0]~9 (
// Equation(s):
// \comp_unit|data_bus[0]~9_combout  = ((\comp_unit|data_bus[0]~8_combout  & (!\comp_unit|data_bus[0]~6_combout  & !\inst_decoder|Equal17~0_combout ))) # (!\inst_decoder|ir [7])

	.dataa(\comp_unit|data_bus[0]~8_combout ),
	.datab(\inst_decoder|ir [7]),
	.datac(\comp_unit|data_bus[0]~6_combout ),
	.datad(\inst_decoder|Equal17~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~9 .lut_mask = 16'h333B;
defparam \comp_unit|data_bus[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N4
cycloneive_lcell_comb \comp_unit|data_bus[0]~10 (
// Equation(s):
// \comp_unit|data_bus[0]~10_combout  = (\comp_unit|data_bus[0]~9_combout  & (((\inst_decoder|ir [0])) # (!\comp_unit|data_bus[0]~7_combout ))) # (!\comp_unit|data_bus[0]~9_combout  & (\comp_unit|data_bus[0]~7_combout  & ((\comp_unit|r [0]))))

	.dataa(\comp_unit|data_bus[0]~9_combout ),
	.datab(\comp_unit|data_bus[0]~7_combout ),
	.datac(\inst_decoder|ir [0]),
	.datad(\comp_unit|r [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~10 .lut_mask = 16'hE6A2;
defparam \comp_unit|data_bus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N28
cycloneive_lcell_comb \comp_unit|data_bus[0]~0 (
// Equation(s):
// \comp_unit|data_bus[0]~0_combout  = (\inst_decoder|ir [0] & ((\comp_unit|y1 [0]) # ((\inst_decoder|ir [2])))) # (!\inst_decoder|ir [0] & (((\comp_unit|y0 [0] & !\inst_decoder|ir [2]))))

	.dataa(\comp_unit|y1 [0]),
	.datab(\inst_decoder|ir [0]),
	.datac(\comp_unit|y0 [0]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~0 .lut_mask = 16'hCCB8;
defparam \comp_unit|data_bus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N26
cycloneive_lcell_comb \comp_unit|data_bus[0]~1 (
// Equation(s):
// \comp_unit|data_bus[0]~1_combout  = (\comp_unit|data_bus[0]~0_combout  & (((\data_mem|altsyncram_component|auto_generated|q_a [0])) # (!\inst_decoder|ir [2]))) # (!\comp_unit|data_bus[0]~0_combout  & (\inst_decoder|ir [2] & (\comp_unit|i [0])))

	.dataa(\comp_unit|data_bus[0]~0_combout ),
	.datab(\inst_decoder|ir [2]),
	.datac(\comp_unit|i [0]),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~1 .lut_mask = 16'hEA62;
defparam \comp_unit|data_bus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N12
cycloneive_lcell_comb \comp_unit|data_bus[0]~4 (
// Equation(s):
// \comp_unit|data_bus[0]~4_combout  = (\comp_unit|data_bus[0]~2_combout  & (((\comp_unit|data_bus[0]~3_combout )))) # (!\comp_unit|data_bus[0]~2_combout  & ((\comp_unit|data_bus[0]~3_combout  & (\comp_unit|x1 [0])) # (!\comp_unit|data_bus[0]~3_combout  & 
// ((\comp_unit|x0 [0])))))

	.dataa(\comp_unit|x1 [0]),
	.datab(\comp_unit|data_bus[0]~2_combout ),
	.datac(\comp_unit|data_bus[0]~3_combout ),
	.datad(\comp_unit|x0 [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~4 .lut_mask = 16'hE3E0;
defparam \comp_unit|data_bus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N14
cycloneive_lcell_comb \comp_unit|data_bus[0]~5 (
// Equation(s):
// \comp_unit|data_bus[0]~5_combout  = (\comp_unit|data_bus[0]~2_combout  & ((\comp_unit|data_bus[0]~4_combout  & ((\comp_unit|m [0]))) # (!\comp_unit|data_bus[0]~4_combout  & (\comp_unit|data_bus[0]~1_combout )))) # (!\comp_unit|data_bus[0]~2_combout  & 
// (((\comp_unit|data_bus[0]~4_combout ))))

	.dataa(\comp_unit|data_bus[0]~1_combout ),
	.datab(\comp_unit|m [0]),
	.datac(\comp_unit|data_bus[0]~2_combout ),
	.datad(\comp_unit|data_bus[0]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~5 .lut_mask = 16'hCFA0;
defparam \comp_unit|data_bus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N22
cycloneive_lcell_comb \comp_unit|data_bus[0]~11 (
// Equation(s):
// \comp_unit|data_bus[0]~11_combout  = (\comp_unit|data_bus[0]~10_combout  & ((\i_pins[0]~input_o ) # ((\comp_unit|data_bus[0]~6_combout )))) # (!\comp_unit|data_bus[0]~10_combout  & (((!\comp_unit|data_bus[0]~6_combout  & \comp_unit|data_bus[0]~5_combout 
// ))))

	.dataa(\comp_unit|data_bus[0]~10_combout ),
	.datab(\i_pins[0]~input_o ),
	.datac(\comp_unit|data_bus[0]~6_combout ),
	.datad(\comp_unit|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~11 .lut_mask = 16'hADA8;
defparam \comp_unit|data_bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N12
cycloneive_lcell_comb \comp_unit|data_bus[0]~12 (
// Equation(s):
// \comp_unit|data_bus[0]~12_combout  = (\comp_unit|data_bus[0]~11_combout  & !\sync_reset~reg0_q )

	.dataa(\comp_unit|data_bus[0]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~12 .lut_mask = 16'h00AA;
defparam \comp_unit|data_bus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N20
cycloneive_lcell_comb \inst_decoder|reg_en[8]~15 (
// Equation(s):
// \inst_decoder|reg_en[8]~15_combout  = (\inst_decoder|ir [6] & (((!\inst_decoder|ir [7] & !\inst_decoder|ir [5])))) # (!\inst_decoder|ir [6] & (!\inst_decoder|ir [3] & (\inst_decoder|ir [7] & \inst_decoder|ir [5])))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[8]~15 .lut_mask = 16'h100A;
defparam \inst_decoder|reg_en[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N26
cycloneive_lcell_comb \inst_decoder|reg_en[8]~16 (
// Equation(s):
// \inst_decoder|reg_en[8]~16_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir [4] & \inst_decoder|reg_en[8]~15_combout ))

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|reg_en[8]~15_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[8]~16 .lut_mask = 16'hAFAA;
defparam \inst_decoder|reg_en[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y69_N9
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N24
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|data_bus[1]~19_combout 

	.dataa(\comp_unit|data_bus[1]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hAAAA;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N25
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N30
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|data_bus[2]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[2]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N31
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N8
cycloneive_lcell_comb \comp_unit|o_reg[3]~feeder (
// Equation(s):
// \comp_unit|o_reg[3]~feeder_combout  = \comp_unit|data_bus[3]~33_combout 

	.dataa(\comp_unit|data_bus[3]~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[3]~feeder .lut_mask = 16'hAAAA;
defparam \comp_unit|o_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N9
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N18
cycloneive_lcell_comb \inst_decoder|Equal24~0 (
// Equation(s):
// \inst_decoder|Equal24~0_combout  = (\inst_decoder|ir [3] & (!\inst_decoder|ir [5] & (\inst_decoder|ir [7] & \inst_decoder|ir [6])))

	.dataa(\inst_decoder|ir [3]),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [6]),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~0 .lut_mask = 16'h2000;
defparam \inst_decoder|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N30
cycloneive_lcell_comb \inst_decoder|Equal24~1 (
// Equation(s):
// \inst_decoder|Equal24~1_combout  = (\inst_decoder|Equal24~0_combout  & (!\inst_decoder|ir [2] & (!\inst_decoder|ir [1] & !\inst_decoder|ir [0])))

	.dataa(\inst_decoder|Equal24~0_combout ),
	.datab(\inst_decoder|ir [2]),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~1 .lut_mask = 16'h0002;
defparam \inst_decoder|Equal24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N6
cycloneive_lcell_comb \inst_decoder|Equal24~2 (
// Equation(s):
// \inst_decoder|Equal24~2_combout  = (!\inst_decoder|ir [4] & \inst_decoder|Equal24~1_combout )

	.dataa(gnd),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|Equal24~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~2 .lut_mask = 16'h3030;
defparam \inst_decoder|Equal24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N12
cycloneive_lcell_comb \inst_decoder|Equal25~1 (
// Equation(s):
// \inst_decoder|Equal25~1_combout  = (!\inst_decoder|ir [4] & (\inst_decoder|Equal24~0_combout  & \inst_decoder|Equal25~0_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|Equal24~0_combout ),
	.datad(\inst_decoder|Equal25~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal25~1 .lut_mask = 16'h3000;
defparam \inst_decoder|Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N8
cycloneive_lcell_comb \inst_decoder|Equal26~0 (
// Equation(s):
// \inst_decoder|Equal26~0_combout  = (\inst_decoder|ir [4] & \inst_decoder|Equal24~1_combout )

	.dataa(gnd),
	.datab(\inst_decoder|ir [4]),
	.datac(gnd),
	.datad(\inst_decoder|Equal24~1_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal26~0 .lut_mask = 16'hCC00;
defparam \inst_decoder|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N22
cycloneive_lcell_comb \inst_decoder|Equal27~0 (
// Equation(s):
// \inst_decoder|Equal27~0_combout  = (\inst_decoder|ir [4] & (\inst_decoder|Equal24~0_combout  & \inst_decoder|Equal25~0_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|Equal24~0_combout ),
	.datad(\inst_decoder|Equal25~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal27~0 .lut_mask = 16'hC000;
defparam \inst_decoder|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N28
cycloneive_lcell_comb \prog_sequencer|cache_wrentry~0 (
// Equation(s):
// \prog_sequencer|cache_wrentry~0_combout  = (\prog_sequencer|pm_addr [3] & (\prog_sequencer|lastused [1])) # (!\prog_sequencer|pm_addr [3] & ((\prog_sequencer|lastused [0])))

	.dataa(\prog_sequencer|lastused [1]),
	.datab(gnd),
	.datac(\prog_sequencer|lastused [0]),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wrentry~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wrentry~0 .lut_mask = 16'hAAF0;
defparam \prog_sequencer|cache_wrentry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N9
dffeas \prog_sequencer|show_pm_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[0] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y66_N11
dffeas \prog_sequencer|show_pm_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[1] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N25
dffeas \prog_sequencer|show_pm_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[2] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y70_N2
cycloneive_lcell_comb \prog_sequencer|show_pm_addr[3]~feeder (
// Equation(s):
// \prog_sequencer|show_pm_addr[3]~feeder_combout  = \prog_sequencer|pm_addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|show_pm_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[3]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|show_pm_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y70_N3
dffeas \prog_sequencer|show_pm_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|show_pm_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[3] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y70_N5
dffeas \prog_sequencer|show_pm_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[4] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y70_N28
cycloneive_lcell_comb \prog_sequencer|show_pm_addr[5]~feeder (
// Equation(s):
// \prog_sequencer|show_pm_addr[5]~feeder_combout  = \prog_sequencer|pm_addr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [5]),
	.cin(gnd),
	.combout(\prog_sequencer|show_pm_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|show_pm_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y70_N29
dffeas \prog_sequencer|show_pm_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|show_pm_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[5] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y70_N7
dffeas \prog_sequencer|show_pm_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[6] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y70_N2
cycloneive_lcell_comb \prog_sequencer|show_pm_addr[7]~feeder (
// Equation(s):
// \prog_sequencer|show_pm_addr[7]~feeder_combout  = \prog_sequencer|pm_addr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [7]),
	.cin(gnd),
	.combout(\prog_sequencer|show_pm_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|show_pm_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y70_N3
dffeas \prog_sequencer|show_pm_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|show_pm_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|show_pm_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|show_pm_addr[7] .is_wysiwyg = "true";
defparam \prog_sequencer|show_pm_addr[7] .power_up = "low";
// synopsys translate_on

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign zero_flag = \zero_flag~output_o ;

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign reg_enables[0] = \reg_enables[0]~output_o ;

assign reg_enables[1] = \reg_enables[1]~output_o ;

assign reg_enables[2] = \reg_enables[2]~output_o ;

assign reg_enables[3] = \reg_enables[3]~output_o ;

assign reg_enables[4] = \reg_enables[4]~output_o ;

assign reg_enables[5] = \reg_enables[5]~output_o ;

assign reg_enables[6] = \reg_enables[6]~output_o ;

assign reg_enables[7] = \reg_enables[7]~output_o ;

assign reg_enables[8] = \reg_enables[8]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign rom_address[0] = \rom_address[0]~output_o ;

assign rom_address[1] = \rom_address[1]~output_o ;

assign rom_address[2] = \rom_address[2]~output_o ;

assign rom_address[3] = \rom_address[3]~output_o ;

assign rom_address[4] = \rom_address[4]~output_o ;

assign rom_address[5] = \rom_address[5]~output_o ;

assign rom_address[6] = \rom_address[6]~output_o ;

assign rom_address[7] = \rom_address[7]~output_o ;

assign wroffset[0] = \wroffset[0]~output_o ;

assign wroffset[1] = \wroffset[1]~output_o ;

assign wroffset[2] = \wroffset[2]~output_o ;

assign rdoffset[0] = \rdoffset[0]~output_o ;

assign rdoffset[1] = \rdoffset[1]~output_o ;

assign rdoffset[2] = \rdoffset[2]~output_o ;

assign wren = \wren~output_o ;

assign cache_out[0] = \cache_out[0]~output_o ;

assign cache_out[1] = \cache_out[1]~output_o ;

assign cache_out[2] = \cache_out[2]~output_o ;

assign cache_out[3] = \cache_out[3]~output_o ;

assign cache_out[4] = \cache_out[4]~output_o ;

assign cache_out[5] = \cache_out[5]~output_o ;

assign cache_out[6] = \cache_out[6]~output_o ;

assign cache_out[7] = \cache_out[7]~output_o ;

assign cache_wrline[0] = \cache_wrline[0]~output_o ;

assign cache_wrline[1] = \cache_wrline[1]~output_o ;

assign cache_rdline[0] = \cache_rdline[0]~output_o ;

assign cache_rdline[1] = \cache_rdline[1]~output_o ;

assign cache_rdentry = \cache_rdentry~output_o ;

assign cache_wrentry = \cache_wrentry~output_o ;

assign start_hold = \start_hold~output_o ;

assign end_hold = \end_hold~output_o ;

assign hold_out = \hold_out~output_o ;

assign hold = \hold~output_o ;

assign hold_count[0] = \hold_count[0]~output_o ;

assign hold_count[1] = \hold_count[1]~output_o ;

assign hold_count[2] = \hold_count[2]~output_o ;

assign sync_reset = \sync_reset~output_o ;

assign sync_reset_1 = \sync_reset_1~output_o ;

assign reset_1shot = \reset_1shot~output_o ;

assign show_pm_addr[0] = \show_pm_addr[0]~output_o ;

assign show_pm_addr[1] = \show_pm_addr[1]~output_o ;

assign show_pm_addr[2] = \show_pm_addr[2]~output_o ;

assign show_pm_addr[3] = \show_pm_addr[3]~output_o ;

assign show_pm_addr[4] = \show_pm_addr[4]~output_o ;

assign show_pm_addr[5] = \show_pm_addr[5]~output_o ;

assign show_pm_addr[6] = \show_pm_addr[6]~output_o ;

assign show_pm_addr[7] = \show_pm_addr[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
