set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.84269 -to ddr2_ck_n0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.406P -to ddr2_ck_n0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.434N -to ddr2_ck_n0
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R 100 -to ddr2_ck_n0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.90821 -to ddr2_ck_n1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_ck_n1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.452N -to ddr2_ck_n1
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R 100 -to ddr2_ck_n1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.32917 -to ddr2_ck_n2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.594P -to ddr2_ck_n2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.442N -to ddr2_ck_n2
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R 100 -to ddr2_ck_n2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.84422 -to ddr2_ck_p0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.409P -to ddr2_ck_p0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.442N -to ddr2_ck_p0
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R 100 -to ddr2_ck_p0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.91133 -to ddr2_ck_p1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.602P -to ddr2_ck_p1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.459N -to ddr2_ck_p1
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R 100 -to ddr2_ck_p1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.34291 -to ddr2_ck_p2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.6P -to ddr2_ck_p2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.449N -to ddr2_ck_p2
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R 100 -to ddr2_ck_p2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.1232 -to ddr2_dm0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm0
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm0
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm0
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.80274 -to ddr2_dm0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.27554 -to ddr2_dm1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm1
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm1
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm1
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.84277 -to ddr2_dm1
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.22903 -to ddr2_dm2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm2
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm2
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm2
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.73694 -to ddr2_dm2
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.12588 -to ddr2_dm3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm3
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm3
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm3
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.72059 -to ddr2_dm3
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.26033 -to ddr2_dm4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm4
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm4
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm4
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.49869 -to ddr2_dm4
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.0431 -to ddr2_dm5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm5
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm5
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm5
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.43043 -to ddr2_dm5
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.06991 -to ddr2_dm6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm6
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm6
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm6
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.59016 -to ddr2_dm6
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.96761 -to ddr2_dm7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm7
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm7
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm7
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.2935 -to ddr2_dm7
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.03847 -to ddr2_dm8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm8
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.593P -to ddr2_dm8
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.998N -to ddr2_dm8
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.63183 -to ddr2_dm8
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dm8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.14642 -to ddr2_dq0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.594P -to ddr2_dq0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.997N -to ddr2_dq0
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.594P -to ddr2_dq0
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.997N -to ddr2_dq0
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.56472 -to ddr2_dq0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.14256 -to ddr2_dq1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq1
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq1
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq1
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.6818 -to ddr2_dq1
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.12312 -to ddr2_dq2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq2
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq2
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq2
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.63441 -to ddr2_dq2
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.13815 -to ddr2_dq3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq3
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq3
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq3
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.59681 -to ddr2_dq3
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.16365 -to ddr2_dq4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq4
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq4
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq4
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.71628 -to ddr2_dq4
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.1258 -to ddr2_dq5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq5
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq5
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq5
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.57813 -to ddr2_dq5
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.10328 -to ddr2_dq6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq6
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq6
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq6
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.80213 -to ddr2_dq6
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.11525 -to ddr2_dq7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq7
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq7
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq7
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.6278 -to ddr2_dq7
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.28396 -to ddr2_dq8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq8
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq8
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq8
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.78798 -to ddr2_dq8
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.25612 -to ddr2_dq9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq9
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq9
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq9
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.93834 -to ddr2_dq9
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.2458 -to ddr2_dq10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq10
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq10
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq10
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.81046 -to ddr2_dq10
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.23898 -to ddr2_dq11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq11
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq11
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq11
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.74322 -to ddr2_dq11
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.22434 -to ddr2_dq12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq12
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq12
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq12
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.89911 -to ddr2_dq12
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24184 -to ddr2_dq13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq13
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq13
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq13
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.7209 -to ddr2_dq13
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.21873 -to ddr2_dq14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq14
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq14
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq14
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.81733 -to ddr2_dq14
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.23762 -to ddr2_dq15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq15
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq15
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq15
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.83842 -to ddr2_dq15
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.25365 -to ddr2_dq16
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq16
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq16
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq16
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq16
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.82352 -to ddr2_dq16
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq16
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.23572 -to ddr2_dq17
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq17
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq17
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq17
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq17
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.66066 -to ddr2_dq17
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq17
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.23664 -to ddr2_dq18
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq18
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq18
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq18
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq18
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.61699 -to ddr2_dq18
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq18
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.2159 -to ddr2_dq19
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq19
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq19
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq19
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq19
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.66964 -to ddr2_dq19
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq19
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.22464 -to ddr2_dq20
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq20
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq20
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq20
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq20
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.65777 -to ddr2_dq20
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq20
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.20266 -to ddr2_dq21
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq21
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq21
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq21
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq21
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.82571 -to ddr2_dq21
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq21
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.21183 -to ddr2_dq22
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq22
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq22
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq22
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq22
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.66612 -to ddr2_dq22
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq22
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.20275 -to ddr2_dq23
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq23
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq23
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq23
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq23
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.85255 -to ddr2_dq23
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq23
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.12913 -to ddr2_dq24
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq24
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq24
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq24
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq24
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.67695 -to ddr2_dq24
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq24
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.14303 -to ddr2_dq25
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq25
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq25
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq25
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq25
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.63992 -to ddr2_dq25
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq25
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.1168 -to ddr2_dq26
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq26
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq26
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq26
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq26
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.66553 -to ddr2_dq26
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq26
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.14854 -to ddr2_dq27
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq27
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq27
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq27
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq27
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.68152 -to ddr2_dq27
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq27
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.10521 -to ddr2_dq28
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq28
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq28
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq28
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq28
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.70231 -to ddr2_dq28
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq28
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.12945 -to ddr2_dq29
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq29
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq29
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq29
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq29
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.71535 -to ddr2_dq29
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq29
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.11174 -to ddr2_dq30
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq30
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq30
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq30
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq30
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.73149 -to ddr2_dq30
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq30
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.11006 -to ddr2_dq31
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq31
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq31
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq31
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq31
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.85385 -to ddr2_dq31
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq31
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.27252 -to ddr2_dq32
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq32
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq32
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq32
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq32
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.31554 -to ddr2_dq32
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq32
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.27009 -to ddr2_dq33
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq33
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq33
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq33
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq33
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.53525 -to ddr2_dq33
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq33
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.25396 -to ddr2_dq34
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq34
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq34
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq34
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq34
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.43604 -to ddr2_dq34
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq34
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24783 -to ddr2_dq35
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq35
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq35
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq35
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq35
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.47851 -to ddr2_dq35
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq35
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24096 -to ddr2_dq36
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq36
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq36
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq36
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq36
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.70558 -to ddr2_dq36
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq36
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24085 -to ddr2_dq37
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq37
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq37
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq37
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq37
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.23081 -to ddr2_dq37
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq37
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.25817 -to ddr2_dq38
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq38
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq38
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq38
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq38
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.6673 -to ddr2_dq38
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq38
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.2564 -to ddr2_dq39
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq39
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq39
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq39
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq39
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.27635 -to ddr2_dq39
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq39
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05619 -to ddr2_dq40
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq40
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq40
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq40
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq40
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.3154 -to ddr2_dq40
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq40
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.06381 -to ddr2_dq41
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq41
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq41
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq41
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq41
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.58014 -to ddr2_dq41
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq41
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.06285 -to ddr2_dq42
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq42
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq42
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq42
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq42
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.43617 -to ddr2_dq42
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq42
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.03656 -to ddr2_dq43
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq43
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq43
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq43
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq43
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.44083 -to ddr2_dq43
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq43
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.04231 -to ddr2_dq44
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq44
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq44
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq44
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq44
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.70091 -to ddr2_dq44
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq44
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.02882 -to ddr2_dq45
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq45
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq45
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq45
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq45
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.23532 -to ddr2_dq45
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq45
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05192 -to ddr2_dq46
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq46
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq46
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq46
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq46
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.69973 -to ddr2_dq46
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq46
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.04956 -to ddr2_dq47
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq47
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq47
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq47
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq47
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.28486 -to ddr2_dq47
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq47
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.08487 -to ddr2_dq48
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq48
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq48
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq48
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq48
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.56752 -to ddr2_dq48
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq48
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.08626 -to ddr2_dq49
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq49
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq49
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq49
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq49
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.51841 -to ddr2_dq49
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq49
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.051 -to ddr2_dq50
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq50
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq50
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq50
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq50
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.55069 -to ddr2_dq50
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq50
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.06805 -to ddr2_dq51
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq51
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq51
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq51
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq51
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.47342 -to ddr2_dq51
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq51
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05901 -to ddr2_dq52
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq52
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq52
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq52
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq52
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.54713 -to ddr2_dq52
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq52
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.07073 -to ddr2_dq53
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq53
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq53
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq53
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq53
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.58857 -to ddr2_dq53
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq53
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.0539 -to ddr2_dq54
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq54
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq54
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq54
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq54
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.68943 -to ddr2_dq54
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq54
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05888 -to ddr2_dq55
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq55
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq55
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq55
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq55
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.6571 -to ddr2_dq55
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq55
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.02876 -to ddr2_dq56
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq56
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq56
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq56
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq56
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.32264 -to ddr2_dq56
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq56
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.00469 -to ddr2_dq57
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq57
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq57
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq57
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq57
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.34708 -to ddr2_dq57
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq57
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.96441 -to ddr2_dq58
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq58
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq58
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq58
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq58
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.38511 -to ddr2_dq58
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq58
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.96133 -to ddr2_dq59
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq59
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq59
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq59
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq59
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.3867 -to ddr2_dq59
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq59
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.95788 -to ddr2_dq60
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq60
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq60
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq60
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq60
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.40772 -to ddr2_dq60
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq60
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.96776 -to ddr2_dq61
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq61
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq61
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq61
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq61
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.50509 -to ddr2_dq61
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq61
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.96645 -to ddr2_dq62
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq62
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq62
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq62
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq62
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.35586 -to ddr2_dq62
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq62
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.98508 -to ddr2_dq63
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq63
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq63
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq63
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq63
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.36721 -to ddr2_dq63
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq63
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05767 -to ddr2_dq64
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq64
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq64
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq64
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq64
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.61892 -to ddr2_dq64
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq64
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05192 -to ddr2_dq65
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq65
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq65
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq65
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq65
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.51644 -to ddr2_dq65
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq65
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.02961 -to ddr2_dq66
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq66
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq66
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq66
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq66
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.57093 -to ddr2_dq66
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq66
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.04052 -to ddr2_dq67
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq67
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq67
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq67
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq67
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.51391 -to ddr2_dq67
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq67
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.06278 -to ddr2_dq68
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq68
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq68
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq68
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq68
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.50116 -to ddr2_dq68
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq68
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.03612 -to ddr2_dq69
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq69
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq69
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq69
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq69
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.57979 -to ddr2_dq69
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq69
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.03649 -to ddr2_dq70
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq70
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq70
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq70
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq70
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.62918 -to ddr2_dq70
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq70
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.01739 -to ddr2_dq71
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq71
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq71
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.608P -to ddr2_dq71
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.027N -to ddr2_dq71
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.66065 -to ddr2_dq71
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dq71
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.13709 -to ddr2_dqs0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs0
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs0
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs0
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.68485 -to ddr2_dqs0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.23933 -to ddr2_dqs1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs1
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs1
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs1
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.88882 -to ddr2_dqs1
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24586 -to ddr2_dqs2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs2
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs2
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs2
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.70074 -to ddr2_dqs2
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.10642 -to ddr2_dqs3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs3
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs3
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs3
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.7645 -to ddr2_dqs3
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.27081 -to ddr2_dqs4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs4
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs4
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs4
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.39711 -to ddr2_dqs4
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05819 -to ddr2_dqs5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs5
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs5
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs5
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.37921 -to ddr2_dqs5
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.05111 -to ddr2_dqs6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs6
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs6
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs6
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.51169 -to ddr2_dqs6
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.98947 -to ddr2_dqs7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs7
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs7
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs7
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.2935 -to ddr2_dqs7
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.06398 -to ddr2_dqs8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs8
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.598P -to ddr2_dqs8
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.018N -to ddr2_dqs8
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.61115 -to ddr2_dqs8
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2_dqs8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.50652 -to ddr2bot_a0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a0
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a0
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a0
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.1498 -to ddr2bot_a0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.5634 -to ddr2bot_a1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a1
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a1
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a1
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.27812 -to ddr2bot_a1
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.5532 -to ddr2bot_a2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a2
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a2
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a2
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.26652 -to ddr2bot_a2
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.63843 -to ddr2bot_a3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a3
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a3
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a3
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.04193 -to ddr2bot_a3
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.53189 -to ddr2bot_a4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a4
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a4
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a4
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.08312 -to ddr2bot_a4
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.71796 -to ddr2bot_a5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a5
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a5
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a5
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.14376 -to ddr2bot_a5
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.55828 -to ddr2bot_a6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a6
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a6
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a6
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.05197 -to ddr2bot_a6
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.71948 -to ddr2bot_a7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a7
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a7
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a7
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.03204 -to ddr2bot_a7
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.57312 -to ddr2bot_a8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a8
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a8
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a8
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.03314 -to ddr2bot_a8
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.7359 -to ddr2bot_a9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a9
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a9
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a9
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.16401 -to ddr2bot_a9
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.55743 -to ddr2bot_a10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a10
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a10
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a10
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.15208 -to ddr2bot_a10
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.64994 -to ddr2bot_a11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a11
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a11
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a11
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.08531 -to ddr2bot_a11
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.65564 -to ddr2bot_a12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a12
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a12
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a12
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.94471 -to ddr2bot_a12
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.80235 -to ddr2bot_a13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a13
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a13
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a13
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.98578 -to ddr2bot_a13
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.59747 -to ddr2bot_a14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a14
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a14
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a14
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.99557 -to ddr2bot_a14
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.67525 -to ddr2bot_a15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a15
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_a15
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_a15
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.91458 -to ddr2bot_a15
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_a15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.820776 -to ddr2bot_active
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.594P -to ddr2bot_active
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.997N -to ddr2bot_active
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.594P -to ddr2bot_active
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.997N -to ddr2bot_active
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.82078 -to ddr2bot_active
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_active
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.208708 -to ddr2bot_active_res
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.594P -to ddr2bot_active_res
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.997N -to ddr2bot_active_res
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.594P -to ddr2bot_active_res
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.997N -to ddr2bot_active_res
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.20871 -to ddr2bot_active_res
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_active_res
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.67623 -to ddr2bot_ba0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.798P -to ddr2bot_ba0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.99N -to ddr2bot_ba0
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.798P -to ddr2bot_ba0
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.99N -to ddr2bot_ba0
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.2866 -to ddr2bot_ba0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_ba0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.51903 -to ddr2bot_ba1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.798P -to ddr2bot_ba1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.99N -to ddr2bot_ba1
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.798P -to ddr2bot_ba1
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.99N -to ddr2bot_ba1
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.30734 -to ddr2bot_ba1
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_ba1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.51546 -to ddr2bot_ba2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.798P -to ddr2bot_ba2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.99N -to ddr2bot_ba2
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.798P -to ddr2bot_ba2
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.99N -to ddr2bot_ba2
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.29613 -to ddr2bot_ba2
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_ba2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.50416 -to ddr2bot_casn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_casn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.995N -to ddr2bot_casn
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_casn
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.995N -to ddr2bot_casn
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.34809 -to ddr2bot_casn
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_casn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.61804 -to ddr2bot_cke
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.803P -to ddr2bot_cke
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8N -to ddr2bot_cke
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.803P -to ddr2bot_cke
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8N -to ddr2bot_cke
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.50034 -to ddr2bot_cke
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_cke
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.68298 -to ddr2bot_csn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.803P -to ddr2bot_csn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8N -to ddr2bot_csn
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.803P -to ddr2bot_csn
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8N -to ddr2bot_csn
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.1615 -to ddr2bot_csn
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_csn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.49877 -to ddr2bot_odt
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_odt
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_odt
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_odt
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_odt
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.34108 -to ddr2bot_odt
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_odt
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.53789 -to ddr2bot_rasn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_rasn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_rasn
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_rasn
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2bot_rasn
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.59796 -to ddr2bot_rasn
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_rasn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.55346 -to ddr2bot_wen
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_wen
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.994N -to ddr2bot_wen
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2bot_wen
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.994N -to ddr2bot_wen
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.52523 -to ddr2bot_wen
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2bot_wen
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.31103 -to ddr2top_a0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a0
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a0
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a0
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.84003 -to ddr2top_a0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.28093 -to ddr2top_a1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a1
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a1
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a1
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 2.04839 -to ddr2top_a1
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.28041 -to ddr2top_a2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a2
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a2
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a2
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.9743 -to ddr2top_a2
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.25341 -to ddr2top_a3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a3
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a3
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a3
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.97044 -to ddr2top_a3
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a3
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.34275 -to ddr2top_a4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a4
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a4
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a4
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.81814 -to ddr2top_a4
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a4
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.45715 -to ddr2top_a5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a5
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a5
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a5
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.75321 -to ddr2top_a5
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a5
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.38813 -to ddr2top_a6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a6
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a6
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a6
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.75557 -to ddr2top_a6
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a6
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.49843 -to ddr2top_a7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a7
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a7
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a7
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.88538 -to ddr2top_a7
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a7
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.5461 -to ddr2top_a8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a8
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a8
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a8
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.69788 -to ddr2top_a8
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a8
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.27307 -to ddr2top_a9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a9
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a9
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a9
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.73543 -to ddr2top_a9
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a9
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.30634 -to ddr2top_a10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a10
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a10
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a10
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.94875 -to ddr2top_a10
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a10
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.30235 -to ddr2top_a11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a11
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a11
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a11
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.72609 -to ddr2top_a11
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a11
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.3721 -to ddr2top_a12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a12
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a12
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a12
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.82381 -to ddr2top_a12
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a12
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.40286 -to ddr2top_a13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a13
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a13
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a13
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.52487 -to ddr2top_a13
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a13
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.31001 -to ddr2top_a14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a14
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.794P -to ddr2top_a14
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.986N -to ddr2top_a14
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.56321 -to ddr2top_a14
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a14
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.45243 -to ddr2top_a15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.804P -to ddr2top_a15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8N -to ddr2top_a15
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.804P -to ddr2top_a15
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8N -to ddr2top_a15
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.8636 -to ddr2top_a15
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_a15
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.692172 -to ddr2top_active
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_active
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.995N -to ddr2top_active
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_active
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.995N -to ddr2top_active
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.69217 -to ddr2top_active
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_active
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 0.093855 -to ddr2top_active_res
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_active_res
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.995N -to ddr2top_active_res
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_active_res
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.995N -to ddr2top_active_res
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 0.09386 -to ddr2top_active_res
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_active_res
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24372 -to ddr2top_ba0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.829P -to ddr2top_ba0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.057N -to ddr2top_ba0
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.829P -to ddr2top_ba0
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.057N -to ddr2top_ba0
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 2.14886 -to ddr2top_ba0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_ba0
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.2713 -to ddr2top_ba1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.829P -to ddr2top_ba1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.057N -to ddr2top_ba1
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.829P -to ddr2top_ba1
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.057N -to ddr2top_ba1
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 2.04098 -to ddr2top_ba1
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_ba1
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.25151 -to ddr2top_ba2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.829P -to ddr2top_ba2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.057N -to ddr2top_ba2
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.829P -to ddr2top_ba2
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 8.057N -to ddr2top_ba2
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.91374 -to ddr2top_ba2
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_ba2
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.32633 -to ddr2top_casn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_casn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2top_casn
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_casn
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2top_casn
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.98456 -to ddr2top_casn
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_casn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24846 -to ddr2top_cke
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_cke
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.996N -to ddr2top_cke
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_cke
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.996N -to ddr2top_cke
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 2.19909 -to ddr2top_cke
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_cke
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.33331 -to ddr2top_csn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_csn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.994N -to ddr2top_csn
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_csn
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.994N -to ddr2top_csn
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.89969 -to ddr2top_csn
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_csn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.24848 -to ddr2top_odt
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_odt
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.994N -to ddr2top_odt
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_odt
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.994N -to ddr2top_odt
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.77384 -to ddr2top_odt
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_odt
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.27507 -to ddr2top_rasn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_rasn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.99N -to ddr2top_rasn
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_rasn
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.99N -to ddr2top_rasn
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.78381 -to ddr2top_rasn
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_rasn
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.30264 -to ddr2top_wen
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.8P -to ddr2top_wen
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 7.99N -to ddr2top_wen
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH 3.8P -to ddr2top_wen
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH 7.99N -to ddr2top_wen
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH 1.7539 -to ddr2top_wen
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 56 -to ddr2top_wen
