name: CI

on: [push, pull_request]

jobs:
  build:
    runs-on: ubuntu-latest

    steps:
    - name: Checkout Code
      uses: actions/checkout@v3

    - name: Set up cache for Verilator
      id: cache-verilator1
      uses: actions/cache@v3
      with:
        path: |
          
          /usr/bin/verilator
          /usr/local/bin
          /usr/local/lib
        key: ${{ runner.os }}-verilator-${{ github.sha }}-${{ runner.job }}
        restore-keys: |
          ${{ runner.os }}-verilator-

    - name: Verify Cache
      run: |
        echo "Checking cached files..."
        ls -la /usr/bin | grep verilator || true
        ls -la /usr/local/bin || true
        ls -la /usr/local/lib || true

    - name: Install Verilator if not cached
      if: steps.cache-verilator.outputs.cache-hit != 'true'
      run: |
        sudo apt-get update
        sudo apt-get install -y verilator g++ make yosys

        # Move Verilator to /usr/bin if it's not there by default
       # sudo cp /usr/local/bin/verilator* /usr/bin/ || true

    - name: Lint Verilog/SystemVerilog Files
      run: verilator --lint-only code.sv
      
    - name: Compile and Simulate with Verilator
      run: |
        # Step 1: Compile the Verilog files with Verilator
        verilator --cc code.sv --exe --build tb_code.cpp --trace

        # Step 2: Run the compiled simulation and display output in logs
        ./obj_dir/Vcode
    - name: Uploading VCD file
      run: |
        ls -al /home/runner/work/system_verilog_simulation/system_verilog_simulation/obj_dir

    - name: Upload VCD file as an artifact
      uses: actions/upload-artifact@v3
      with:
        name: cir_fifo_wave_vcd
        path: /home/runner/work/system_verilog_simulation/system_verilog_simulation/obj_dir/cir_fifo_wave.vcd
