From: Russell King - ARM Linux <linux@arm.linux.org.uk>
Subject: Re: [PATCH] ARM: S5P64X0: External Interrupt Support
Date: Fri, 15 Jul 2011 13:34:29 +0100
Message-ID: <20110715123429.GP23270@n2100.arm.linux.org.uk>
References: <1310712094-19831-1-git-send-email-padma.v@samsung.com> <20110715090011.GN23270@n2100.arm.linux.org.uk> <CAAgF-Bcke26iFsgf0DA3LB5CLv=TkS6UG0y+SBLR=F6TzGYU+A@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Transfer-Encoding: QUOTED-PRINTABLE
Return-path: <linux-samsung-soc-owner@vger.kernel.org>
Received: from caramon.arm.linux.org.uk ([78.32.30.218]:60083 "EHLO
	caramon.arm.linux.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750822Ab1GOMey (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Fri, 15 Jul 2011 08:34:54 -0400
Content-Disposition: inline
In-Reply-To: <CAAgF-Bcke26iFsgf0DA3LB5CLv=TkS6UG0y+SBLR=F6TzGYU+A@mail.gmail.com>
Sender: linux-samsung-soc-owner@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org
To: padma venkat <padma.kvr@gmail.com>
Cc: Padmavathi Venna <padma.v@samsung.com>, kgene.kim@samsung.com, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org

On Fri, Jul 15, 2011 at 05:23:33PM +0530, padma venkat wrote:
> Hi Russell,
>=20
> On Fri, Jul 15, 2011 at 2:30 PM, Russell King - ARM Linux
> <linux@arm.linux.org.uk> wrote:
> > On Fri, Jul 15, 2011 at 12:11:34PM +0530, Padmavathi Venna wrote:
> >> +#define eint_offset(irq) =A0 =A0 ((irq) - IRQ_EINT(0))
> >> +#define eint_irq_to_bit(irq) ((u32)(1 << eint_offset(irq)))
> >> +
> >> +static inline void s5p64x0_irq_eint_mask(struct irq_data *data)
> >> +{
> >> + =A0 =A0 u32 mask;
> >> +
> >> + =A0 =A0 mask =3D __raw_readl(S5P64X0_EINT0MASK);
> >> + =A0 =A0 mask |=3D (u32)data->chip_data;
> >> + =A0 =A0 __raw_writel(mask, S5P64X0_EINT0MASK);
> >> +}
> >> +
> >> +static void s5p64x0_irq_eint_unmask(struct irq_data *data)
> >> +{
> >> + =A0 =A0 u32 mask;
> >> +
> >> + =A0 =A0 mask =3D __raw_readl(S5P64X0_EINT0MASK);
> >> + =A0 =A0 mask &=3D ~((u32)data->chip_data);
> >> + =A0 =A0 __raw_writel(mask, S5P64X0_EINT0MASK);
> >> +}
> >> +
> >> +static inline void s5p64x0_irq_eint_ack(struct irq_data *data)
> >> +{
> >> + =A0 =A0 __raw_writel((u32)data->chip_data, S5P64X0_EINT0PEND);
> >> +}
> >> +
> >> +static void s5p64x0_irq_eint_maskack(struct irq_data *data)
> >> +{
> >> + =A0 =A0 /* compiler should in-line these */
> >> + =A0 =A0 s5p64x0_irq_eint_mask(data);
> >> + =A0 =A0 s5p64x0_irq_eint_ack(data);
> >> +}
> >
> > Won't genirqchip support deal with all of the above for you?
> As per my understanding, to deal with low level interrupt hardware ac=
cess
> we need to use the accessor functions. Please suggest me if there is
> any better way of doing this.

I'm not saying don't have these.  I'm saying use the _generic_ irqchip
support which has the code implemented to set and clear bits in registe=
rs.
Something like this:

	struct irq_chip_generic *gc;

	gc =3D irq_alloc_generic_chip(name, 1, first_irq, base_of_controller,
			handler);

	gc->chip_types->chip.irq_ack =3D irq_gc_ack;
	gc->chip_types->chip.irq_mask =3D irq_gc_mask_set_bit;
	gc->chip_types->chip.irq_unmask =3D irq_gc_mask_clr_bit;

	/* replace the two below with the _real_ offset, rather than these cal=
culations */
	gc->chip_types->reg.ack =3D S5P64X0_EINT0PEND - base_of_controller;
	gc->chip_types->reg.mask =3D S5P64X0_EINT0MASK - base_of_controller;

	irq_setup_generic_chip(gc, mask_of_irqs_to_setup,
		IRQ_GC_INIT_MASK_CACHE, flags_to_clear, flags_to_set);
