$date
	Sat Oct 22 20:36:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#589078
b10101 &
b10101 %
1$
b10101 !
1"
#589079
0"
#589082
b1000000 &
b1000000 %
#589086
b100000 &
b100000 %
#589090
b10000 &
b10000 %
#589094
b1000 &
b1000 %
#589098
b100 &
b100 %
#589102
b10 &
b10 %
#589106
b1 &
b1 %
1#
#589110
b0 &
0#
b0 %
0$
#1589278
b11110 &
b11110 %
1$
b11110 !
1"
#1589279
0"
#1589282
b1111 &
b1111 %
#1589286
b101110 &
b101110 %
#1589290
b10111 &
b10111 %
#1589294
b1000110 &
b1000110 %
#1589298
b100011 &
b100011 %
#1589302
b1101010 &
b1101010 %
#1589306
b110101 &
b110101 %
#1589310
b10100000 &
b10100000 %
#1589314
b1010000 &
b1010000 %
#1589318
b101000 &
b101000 %
#1589322
b10100 &
b10100 %
#1589326
b1010 &
b1010 %
#1589330
b101 &
b101 %
#1589334
b10000 &
b10000 %
#1589338
b1000 &
b1000 %
#1589342
b100 &
b100 %
#1589346
b10 &
b10 %
#1589350
b1 &
1#
b1 %
#1589354
b0 &
b0 %
0#
0$
#2619381
b10000 !
1"
#2619382
b10000 &
b10000 %
1$
#2619383
0"
#2619386
b1000 &
b1000 %
#2619390
b100 &
b100 %
#2619394
b10 &
b10 %
#2619398
b1 &
1#
b1 %
#2619402
b0 &
b0 %
0#
0$
#4500012
