# FPGA-FIR
A VHDL description of a 33th order FIR filter. The following images shows the simulations for a step input and a impulse input.

![alt text](https://github.com/gcastroid/FPGA-FIR/blob/main/images/step.png)

![alt text](https://github.com/gcastroid/FPGA-FIR/blob/main/images/impulse.png)
