

================================================================
== Vivado HLS Report for 'video_mandelbrot_generator'
================================================================
* Date:           Tue Feb  4 23:56:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.666|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outer           |    ?|    ?|         ?|          -|          -|   600|    no    |
        | + inner          |    ?|    ?|         ?|          -|          -|   800|    no    |
        |  ++ mandel_calc  |    ?|    ?|         5|          -|          -|     ?|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      5|      -|      -|    -|
|Expression       |        -|      -|      0|   2130|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|      -|    108|    148|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    278|    -|
|Register         |        -|      -|   1056|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      5|   1164|   2556|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      5|      2|     12|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |                Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |video_mandelbrot_generator_cmd_s_axi_U  |video_mandelbrot_generator_cmd_s_axi  |        0|      0|  108|  148|    0|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |Total                                   |                                      |        0|      0|  108|  148|    0|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------------------------+---------------------------------------------------+-----------+
    |                       Instance                       |                       Module                      | Expression|
    +------------------------------------------------------+---------------------------------------------------+-----------+
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U1  |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1  |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U2  |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1  |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3  |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1  |  i0 * i0  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4  |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1  |  i0 * i0  |
    |video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U5  |video_mandelbrot_generator_mul_mul_19s_19s_38_1_1  |  i0 * i0  |
    +------------------------------------------------------+---------------------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln25_fu_468_p2                   |     +    |      0|  0|  22|          15|           6|
    |col_fu_522_p2                        |     +    |      0|  0|  17|          10|           1|
    |iter_fu_1709_p2                      |     +    |      0|  0|  15|           8|           1|
    |p_Val2_15_fu_1178_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_Val2_18_fu_1517_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_Val2_24_fu_1742_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_Val2_2_fu_984_p2                   |     +    |      0|  0|  22|          15|          15|
    |p_Val2_30_fu_1854_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_Val2_33_fu_2143_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_Val2_36_fu_2315_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_Val2_41_fu_2487_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_Val2_5_fu_558_p2                   |     +    |      0|  0|  25|          18|          18|
    |p_Val2_9_fu_1365_p2                  |     +    |      0|  0|  25|          18|          18|
    |r_V_13_fu_954_p2                     |     +    |      0|  0|  22|          15|          15|
    |ret_V_10_fu_2014_p2                  |     +    |      0|  0|  26|          19|          19|
    |ret_V_12_fu_1320_p2                  |     +    |      0|  0|  43|          36|          36|
    |ret_V_14_fu_1504_p2                  |     +    |      0|  0|  26|          19|          19|
    |ret_V_16_fu_1729_p2                  |     +    |      0|  0|  27|          20|          20|
    |ret_V_19_fu_1841_p2                  |     +    |      0|  0|  27|          20|          20|
    |ret_V_fu_1685_p2                     |     +    |      0|  0|  26|          19|          19|
    |row_fu_480_p2                        |     +    |      0|  0|  17|          10|           1|
    |r_V_14_fu_353_p2                     |     -    |      0|  0|  43|          36|          36|
    |r_V_16_fu_429_p2                     |     -    |      0|  0|  42|           1|          35|
    |ret_V_15_fu_1715_p2                  |     -    |      0|  0|  26|          19|          19|
    |ret_V_17_fu_1817_p2                  |     -    |      0|  0|  26|          19|          19|
    |ret_V_18_fu_1831_p2                  |     -    |      0|  0|  27|          20|          20|
    |VIDEO_OUT_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |VIDEO_OUT_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |VIDEO_OUT_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |VIDEO_OUT_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |VIDEO_OUT_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |VIDEO_OUT_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |and_ln414_1_fu_758_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln414_fu_549_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln61_fu_1703_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln700_1_fu_1169_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln700_2_fu_2134_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln700_3_fu_2306_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln700_4_fu_2478_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln700_fu_1355_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_1451_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_834_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln779_3_fu_1248_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln779_4_fu_2213_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln779_5_fu_2385_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln779_6_fu_2557_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_634_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_1589_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_847_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_1262_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_4_fu_2227_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_5_fu_2399_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_6_fu_2571_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_647_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln786_12_fu_2256_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_14_fu_2428_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_16_fu_2600_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1_fu_1022_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_1465_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_870_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1291_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_670_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                   |    and   |      0|  0|   2|           1|           1|
    |carry_11_fu_2335_p2                  |    and   |      0|  0|   2|           1|           1|
    |carry_13_fu_2507_p2                  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_577_p2                    |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_1385_p2                   |    and   |      0|  0|   2|           1|           1|
    |carry_5_fu_793_p2                    |    and   |      0|  0|   2|           1|           1|
    |carry_7_fu_1198_p2                   |    and   |      0|  0|   2|           1|           1|
    |carry_9_fu_2163_p2                   |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_665_p2                 |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_1609_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_3_fu_865_p2                 |    and   |      0|  0|   2|           1|           1|
    |overflow_4_fu_1285_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_5_fu_1783_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_6_fu_1895_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_7_fu_2250_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_8_fu_2422_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_9_fu_2594_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1016_p2                  |    and   |      0|  0|   2|           1|           1|
    |underflow_10_fu_2446_p2              |    and   |      0|  0|   2|           1|           1|
    |underflow_11_fu_2618_p2              |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_688_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_1626_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_712_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_888_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_5_fu_1309_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_6_fu_1536_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_7_fu_1807_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_8_fu_1919_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_9_fu_2274_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_1_fu_1425_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_2_fu_814_p2          |   icmp   |      0|  0|   8|           2|           2|
    |Range1_all_ones_3_fu_1217_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_5_fu_2182_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_6_fu_2354_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_7_fu_2526_p2         |   icmp   |      0|  0|  11|           5|           2|
    |Range1_all_ones_fu_614_p2            |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_1_fu_1431_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_2_fu_820_p2         |   icmp   |      0|  0|   8|           2|           1|
    |Range1_all_zeros_3_fu_1222_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_4_fu_2187_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_5_fu_2359_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_6_fu_2531_p2        |   icmp   |      0|  0|  11|           5|           1|
    |Range1_all_zeros_fu_620_p2           |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_1_fu_1409_p2         |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_3_fu_1212_p2         |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_4_fu_2177_p2         |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_5_fu_2349_p2         |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_6_fu_2521_p2         |   icmp   |      0|  0|   9|           4|           2|
    |Range2_all_ones_fu_599_p2            |   icmp   |      0|  0|   8|           2|           2|
    |VIDEO_OUT_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |VIDEO_OUT_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |VIDEO_OUT_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln1495_fu_1691_p2               |   icmp   |      0|  0|  18|          19|          17|
    |icmp_ln25_fu_474_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln27_fu_516_p2                  |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln414_1_fu_1350_p2              |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_2_fu_752_p2               |   icmp   |      0|  0|   8|           1|           1|
    |icmp_ln414_3_fu_1164_p2              |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_4_fu_2129_p2              |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_5_fu_2301_p2              |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_6_fu_2473_p2              |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_fu_543_p2                 |   icmp   |      0|  0|   8|           1|           1|
    |icmp_ln61_fu_1697_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln785_1_fu_1877_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln785_fu_1765_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln786_1_fu_1907_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln786_fu_1795_p2                |   icmp   |      0|  0|   8|           2|           2|
    |tmp_last_V_fu_486_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_534_p2                 |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_state2                      |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_528_p2                    |    or    |      0|  0|  10|          10|          10|
    |or_ln340_10_fu_899_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_904_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_1314_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_1471_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_1475_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_1554_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_16_fu_1936_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_17_fu_1945_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_18_fu_1971_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_19_fu_1980_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_1046_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_20_fu_2279_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_21_fu_2629_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_22_fu_2633_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_23_fu_2451_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_2658_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_25_fu_2662_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_26_fu_2623_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_27_fu_2687_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_28_fu_2691_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_693_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1080_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1076_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1631_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1642_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1637_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_722_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_893_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1040_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_659_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_1599_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_859_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_1274_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_1771_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_1883_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_2239_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_2411_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_2583_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_1010_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_1615_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_1801_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_1913_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_4_fu_876_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln786_5_fu_1297_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_6_fu_2262_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_7_fu_2434_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_8_fu_2606_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_9_fu_1028_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_676_p2                   |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_1_fu_1457_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_2_fu_839_p3             |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_3_fu_1254_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_5_fu_2219_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_6_fu_2391_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_7_fu_2563_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_639_p3               |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_1584_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_826_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_3_fu_1227_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_4_fu_2192_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_5_fu_2364_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_6_fu_2536_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_626_p3              |  select  |      0|  0|   2|           1|           1|
    |imag_btm_V_fu_926_p3                 |  select  |      0|  0|  18|           1|          18|
    |imag_top_V_fu_741_p3                 |  select  |      0|  0|  18|           1|          18|
    |isquare_V_fu_2679_p3                 |  select  |      0|  0|  18|           1|          18|
    |p_Val2_16_fu_1492_p3                 |  select  |      0|  0|  18|           1|          18|
    |real_btm_V_fu_1097_p3                |  select  |      0|  0|  18|           1|          18|
    |real_top_V_fu_1068_p3                |  select  |      0|  0|  18|           1|          18|
    |rsquare_V_fu_2650_p3                 |  select  |      0|  0|  18|           1|          18|
    |select_ln340_10_fu_2667_p3           |  select  |      0|  0|  18|           1|          17|
    |select_ln340_11_fu_2696_p3           |  select  |      0|  0|  18|           1|          17|
    |select_ln340_1_fu_1085_p3            |  select  |      0|  0|  18|           1|          17|
    |select_ln340_2_fu_1648_p3            |  select  |      0|  0|  18|           1|          17|
    |select_ln340_3_fu_727_p3             |  select  |      0|  0|  18|           1|          17|
    |select_ln340_4_fu_910_p3             |  select  |      0|  0|  18|           1|          17|
    |select_ln340_5_fu_1480_p3            |  select  |      0|  0|  18|           1|          17|
    |select_ln340_6_fu_1560_p3            |  select  |      0|  0|  18|           1|          17|
    |select_ln340_7_fu_1950_p3            |  select  |      0|  0|  18|           1|          17|
    |select_ln340_8_fu_1985_p3            |  select  |      0|  0|  18|           1|          17|
    |select_ln340_9_fu_2638_p3            |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_1052_p3              |  select  |      0|  0|  18|           1|          17|
    |select_ln388_10_fu_2673_p3           |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_2702_p3           |  select  |      0|  0|  19|           1|          19|
    |select_ln388_1_fu_1091_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln388_2_fu_1655_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln388_3_fu_734_p3             |  select  |      0|  0|  19|           1|          19|
    |select_ln388_4_fu_918_p3             |  select  |      0|  0|  19|           1|          19|
    |select_ln388_5_fu_1486_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln388_6_fu_1568_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln388_7_fu_1957_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln388_8_fu_1992_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln388_9_fu_2644_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_1060_p3              |  select  |      0|  0|  19|           1|          18|
    |x0_V_fu_1662_p3                      |  select  |      0|  0|  18|           1|          18|
    |x_V_fu_1963_p3                       |  select  |      0|  0|  18|           1|          18|
    |y0_V_fu_1576_p3                      |  select  |      0|  0|  18|           1|          18|
    |y_V_fu_1998_p3                       |  select  |      0|  0|  18|           1|          18|
    |zsquare_V_fu_2708_p3                 |  select  |      0|  0|  18|           1|          18|
    |p_Result_17_fu_506_p2                |    xor   |      0|  0|   2|           1|           2|
    |ret_V_11_fu_960_p2                   |    xor   |      0|  0|  16|          15|          16|
    |ret_V_13_fu_492_p2                   |    xor   |      0|  0|  16|          15|          16|
    |underflow_fu_1034_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_1542_p2               |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_2_fu_1548_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1940_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_1975_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_717_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln416_1_fu_1379_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_787_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_1192_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_2157_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_2329_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_2501_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_571_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_452_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_1445_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_1242_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_4_fu_2207_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_5_fu_2379_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_6_fu_2551_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_393_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_10_fu_2233_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_11_fu_2245_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_12_fu_2405_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_13_fu_2417_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_14_fu_2577_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_15_fu_2589_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_653_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_458_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_1593_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_1604_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_853_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_1268_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1280_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_8_fu_1777_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_9_fu_1889_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_399_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_2612_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_1620_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_706_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_882_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1303_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1530_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1789_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1901_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_2268_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_2440_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_682_p2                  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|2130|         932|        1472|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |VIDEO_OUT_V_data_V_1_data_out  |   9|          2|   24|         48|
    |VIDEO_OUT_V_data_V_1_state     |  15|          3|    2|          6|
    |VIDEO_OUT_V_dest_V_1_state     |  15|          3|    2|          6|
    |VIDEO_OUT_V_id_V_1_state       |  15|          3|    2|          6|
    |VIDEO_OUT_V_keep_V_1_state     |  15|          3|    2|          6|
    |VIDEO_OUT_V_last_V_1_data_out  |   9|          2|    1|          2|
    |VIDEO_OUT_V_last_V_1_state     |  15|          3|    2|          6|
    |VIDEO_OUT_V_strb_V_1_state     |  15|          3|    2|          6|
    |VIDEO_OUT_V_user_V_1_data_out  |   9|          2|    1|          2|
    |VIDEO_OUT_V_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm                      |  59|         14|    1|         14|
    |grp_fu_322_p1                  |  15|          3|   35|        105|
    |m_axis_video_TDATA_blk_n       |   9|          2|    1|          2|
    |p_Val2_19_reg_278              |   9|          2|   18|         36|
    |p_Val2_20_reg_289              |   9|          2|   18|         36|
    |p_Val2_25_reg_300              |   9|          2|   18|         36|
    |phi_mul_reg_255                |   9|          2|   15|         30|
    |pixel_R_reg_311                |   9|          2|    8|         16|
    |tmp_V_1_reg_243                |   9|          2|   10|         20|
    |tmp_V_reg_266                  |   9|          2|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 278|         60|  174|        409|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |Range1_all_ones_1_reg_3037      |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_3043     |   1|   0|    1|          0|
    |VIDEO_OUT_V_data_V_1_payload_A  |  24|   0|   24|          0|
    |VIDEO_OUT_V_data_V_1_payload_B  |  24|   0|   24|          0|
    |VIDEO_OUT_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |VIDEO_OUT_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |VIDEO_OUT_V_data_V_1_state      |   2|   0|    2|          0|
    |VIDEO_OUT_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |VIDEO_OUT_V_dest_V_1_state      |   2|   0|    2|          0|
    |VIDEO_OUT_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |VIDEO_OUT_V_id_V_1_state        |   2|   0|    2|          0|
    |VIDEO_OUT_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |VIDEO_OUT_V_keep_V_1_state      |   2|   0|    2|          0|
    |VIDEO_OUT_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |VIDEO_OUT_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |VIDEO_OUT_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |VIDEO_OUT_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |VIDEO_OUT_V_last_V_1_state      |   2|   0|    2|          0|
    |VIDEO_OUT_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |VIDEO_OUT_V_strb_V_1_state      |   2|   0|    2|          0|
    |VIDEO_OUT_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |VIDEO_OUT_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |VIDEO_OUT_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |VIDEO_OUT_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |VIDEO_OUT_V_user_V_1_state      |   2|   0|    2|          0|
    |add_ln25_reg_2844               |  15|   0|   15|          0|
    |and_ln781_3_reg_2989            |   1|   0|    1|          0|
    |and_ln781_4_reg_3237            |   1|   0|    1|          0|
    |and_ln781_5_reg_3268            |   1|   0|    1|          0|
    |and_ln781_6_reg_3299            |   1|   0|    1|          0|
    |and_ln781_reg_2903              |   1|   0|    1|          0|
    |and_ln786_12_reg_3247           |   1|   0|    1|          0|
    |and_ln786_14_reg_3278           |   1|   0|    1|          0|
    |and_ln786_16_reg_3309           |   1|   0|    1|          0|
    |and_ln786_2_reg_3048            |   1|   0|    1|          0|
    |and_ln786_7_reg_2999            |   1|   0|    1|          0|
    |and_ln786_reg_2908              |   1|   0|    1|          0|
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |carry_3_reg_3026                |   1|   0|    1|          0|
    |col_reg_2887                    |  10|   0|   10|          0|
    |im_V_read_reg_2763              |  18|   0|   18|          0|
    |imag_btm_V_reg_2928             |  18|   0|   18|          0|
    |imag_top_V_reg_2923             |  18|   0|   18|          0|
    |iter_reg_3078                   |   8|   0|    8|          0|
    |or_ln340_12_reg_3009            |   1|   0|    1|          0|
    |or_ln340_20_reg_3257            |   1|   0|    1|          0|
    |or_ln340_23_reg_3288            |   1|   0|    1|          0|
    |or_ln340_26_reg_3319            |   1|   0|    1|          0|
    |or_ln340_2_reg_2918             |   1|   0|    1|          0|
    |overflow_5_reg_3089             |   1|   0|    1|          0|
    |overflow_6_reg_3108             |   1|   0|    1|          0|
    |p_Result_10_reg_3225            |   5|   0|    5|          0|
    |p_Result_11_reg_2775            |   1|   0|    1|          0|
    |p_Result_12_reg_2786            |   1|   0|    1|          0|
    |p_Result_14_reg_3014            |   1|   0|    1|          0|
    |p_Result_16_reg_3032            |   1|   0|    1|          0|
    |p_Result_17_reg_2872            |   1|   0|    1|          0|
    |p_Result_18_reg_2817            |   1|   0|    1|          0|
    |p_Result_19_reg_2823            |   1|   0|    1|          0|
    |p_Result_21_reg_2950            |   1|   0|    1|          0|
    |p_Result_30_reg_3148            |   1|   0|    1|          0|
    |p_Result_33_reg_3178            |   1|   0|    1|          0|
    |p_Result_36_reg_3208            |   1|   0|    1|          0|
    |p_Result_3_reg_2962             |   2|   0|    2|          0|
    |p_Result_4_reg_2967             |   3|   0|    3|          0|
    |p_Result_6_reg_3190             |   2|   0|    2|          0|
    |p_Result_7_reg_3220             |   4|   0|    4|          0|
    |p_Result_8_reg_3195             |   3|   0|    3|          0|
    |p_Result_9_reg_3160             |   2|   0|    2|          0|
    |p_Result_s_11_reg_3165          |   3|   0|    3|          0|
    |p_Val2_15_reg_2983              |  18|   0|   18|          0|
    |p_Val2_19_reg_278               |  18|   0|   18|          0|
    |p_Val2_20_reg_289               |  18|   0|   18|          0|
    |p_Val2_24_reg_3083              |  18|   0|   18|          0|
    |p_Val2_25_reg_300               |  18|   0|   18|          0|
    |p_Val2_30_reg_3102              |  18|   0|   18|          0|
    |p_Val2_33_reg_3231              |  18|   0|   18|          0|
    |p_Val2_36_reg_3262              |  18|   0|   18|          0|
    |p_Val2_41_reg_3293              |  18|   0|   18|          0|
    |p_Val2_4_reg_2781               |  18|   0|   18|          0|
    |p_Val2_5_reg_2897               |  18|   0|   18|          0|
    |p_Val2_9_reg_3020               |  18|   0|   18|          0|
    |phi_mul_reg_255                 |  15|   0|   15|          0|
    |pixel_R_reg_311                 |   8|   0|    8|          0|
    |r_V_14_reg_2768                 |  21|   0|   36|         15|
    |r_V_15_reg_2973                 |  36|   0|   36|          0|
    |r_V_16_reg_2807                 |  19|   0|   35|         16|
    |r_V_17_reg_2943                 |  36|   0|   36|          0|
    |r_V_18_reg_3141                 |  36|   0|   36|          0|
    |r_V_19_reg_3171                 |  36|   0|   36|          0|
    |r_V_20_reg_3201                 |  38|   0|   38|          0|
    |real_btm_V_reg_2938             |  18|   0|   18|          0|
    |real_top_V_reg_2933             |  18|   0|   18|          0|
    |ret_V_10_reg_3136               |  19|   0|   19|          0|
    |ret_V_13_reg_2862               |  15|   0|   15|          0|
    |rhs_V_1_reg_2839                |  19|   0|   19|          0|
    |rhs_V_3_reg_3065                |  20|   0|   20|          0|
    |row_reg_2852                    |  10|   0|   10|          0|
    |sext_ln61_reg_3070              |  20|   0|   20|          0|
    |sext_ln703_1_reg_2878           |  18|   0|   18|          0|
    |sext_ln728_reg_2802             |  21|   0|   36|         15|
    |tmp_13_reg_2867                 |   1|   0|    1|          0|
    |tmp_V_1_reg_243                 |  10|   0|   10|          0|
    |tmp_V_reg_266                   |  10|   0|   10|          0|
    |tmp_last_V_reg_2857             |   1|   0|    1|          0|
    |tmp_user_V_reg_2892             |   1|   0|    1|          0|
    |trunc_ln414_1_reg_2957          |  15|   0|   15|          0|
    |trunc_ln414_2_reg_3155          |  15|   0|   15|          0|
    |trunc_ln414_3_reg_3185          |  15|   0|   15|          0|
    |trunc_ln414_4_reg_3215          |  15|   0|   15|          0|
    |trunc_ln414_reg_2978            |  15|   0|   15|          0|
    |underflow_10_reg_3283           |   1|   0|    1|          0|
    |underflow_11_reg_3314           |   1|   0|    1|          0|
    |underflow_1_reg_2913            |   1|   0|    1|          0|
    |underflow_5_reg_3004            |   1|   0|    1|          0|
    |underflow_7_reg_3095            |   1|   0|    1|          0|
    |underflow_8_reg_3114            |   1|   0|    1|          0|
    |underflow_9_reg_3252            |   1|   0|    1|          0|
    |x0_V_reg_3060                   |  18|   0|   18|          0|
    |x_V_reg_3126                    |  18|   0|   18|          0|
    |xor_ln779_1_reg_2828            |   1|   0|    1|          0|
    |xor_ln779_reg_2791              |   1|   0|    1|          0|
    |xor_ln785_11_reg_3242           |   1|   0|    1|          0|
    |xor_ln785_13_reg_3273           |   1|   0|    1|          0|
    |xor_ln785_15_reg_3304           |   1|   0|    1|          0|
    |xor_ln785_2_reg_2833            |   1|   0|    1|          0|
    |xor_ln785_7_reg_2994            |   1|   0|    1|          0|
    |xor_ln785_reg_2796              |   1|   0|    1|          0|
    |y0_V_reg_3054                   |  18|   0|   18|          0|
    |y_V_reg_3131                    |  18|   0|   18|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1056|   0| 1102|         46|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_cmd_AWVALID    |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_AWREADY    | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_AWADDR     |  in |    6|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WVALID     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WREADY     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WDATA      |  in |   32|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WSTRB      |  in |    4|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARVALID    |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARREADY    | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARADDR     |  in |    6|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RVALID     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RREADY     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RDATA      | out |   32|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RRESP      | out |    2|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BVALID     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BREADY     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BRESP      | out |    2|    s_axi   |             cmd            |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|interrupt            | out |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|m_axis_video_TDATA   | out |   24|    axis    |     VIDEO_OUT_V_data_V     |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    |     VIDEO_OUT_V_data_V     |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    |     VIDEO_OUT_V_dest_V     |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    |     VIDEO_OUT_V_dest_V     |    pointer   |
|m_axis_video_TKEEP   | out |    3|    axis    |     VIDEO_OUT_V_keep_V     |    pointer   |
|m_axis_video_TSTRB   | out |    3|    axis    |     VIDEO_OUT_V_strb_V     |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    |     VIDEO_OUT_V_user_V     |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    |     VIDEO_OUT_V_last_V     |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |      VIDEO_OUT_V_id_V      |    pointer   |
+---------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.74>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_OUT_V_data_V), !map !157"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_keep_V), !map !161"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_strb_V), !map !165"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_user_V), !map !169"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_last_V), !map !173"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_id_V), !map !177"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_dest_V), !map !181"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %re_V), !map !185"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %im_V), !map !191"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %zoom_factor_V), !map !195"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @video_mandelbrot_gen) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%zoom_factor_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %zoom_factor_V)"   --->   Operation 25 'read' 'zoom_factor_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %im_V)"   --->   Operation 26 'read' 'im_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %re_V)"   --->   Operation 27 'read' 're_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %re_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:8]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %im_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:9]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %zoom_factor_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:10]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:11]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %zoom_factor_V_read, i17 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i35 %shl_ln1118_2 to i36" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %zoom_factor_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 36 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i33 %shl_ln1118_3 to i36" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 37 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.76ns)   --->   "%r_V_14 = sub i36 %sext_ln1118, %sext_ln1118_3" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 38 'sub' 'r_V_14' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 39 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_14, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 40 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 41 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 42 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%xor_ln779 = xor i1 %tmp_6, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 43 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_11, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 44 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %re_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 45 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i33 %rhs_V to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 46 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %zoom_factor_V_read, i16 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 47 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i34 %shl_ln1118_4 to i35" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 48 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.74ns)   --->   "%r_V_16 = sub i35 0, %sext_ln1118_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 49 'sub' 'r_V_16' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 50 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 51 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 52 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%xor_ln779_1 = xor i1 %tmp_11, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 53 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%xor_ln785_2 = xor i1 %p_Result_18, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 54 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i18 %im_V_read to i19" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 55 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_1 = phi i10 [ 0, %0 ], [ %row, %outer_end ]"   --->   Operation 57 'phi' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %0 ], [ %add_ln25, %outer_end ]" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 58 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.14ns)   --->   "%add_ln25 = add i15 %phi_mul, 54" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 59 'add' 'add_ln25' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.70ns)   --->   "%icmp_ln25 = icmp eq i10 %tmp_V_1, -424" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 60 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.12ns)   --->   "%row = add i10 %tmp_V_1, 1" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 62 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %3, label %outer_begin" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 65 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.70ns)   --->   "%tmp_last_V = icmp eq i10 %tmp_V_1, -225" [src/cpp/video_mandelbrot_generator.cpp:36]   --->   Operation 66 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln25)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.99ns)   --->   "%ret_V_13 = xor i15 %phi_mul, -16384" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 67 'xor' 'ret_V_13' <Predicate = (!icmp_ln25)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %phi_mul, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 68 'bitselect' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%p_Result_17 = xor i1 %tmp_13, true" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 69 'xor' 'p_Result_17' <Predicate = (!icmp_ln25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i15 %ret_V_13 to i18" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 70 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.66ns)   --->   "br label %2" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 71 'br' <Predicate = (!icmp_ln25)> <Delay = 1.66>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [src/cpp/video_mandelbrot_generator.cpp:81]   --->   Operation 72 'ret' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.31>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_V = phi i10 [ 0, %outer_begin ], [ %col, %inner_end ]"   --->   Operation 73 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.70ns)   --->   "%icmp_ln27 = icmp eq i10 %tmp_V, -224" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 74 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 75 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.12ns)   --->   "%col = add i10 %tmp_V, 1" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 76 'add' 'col' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %outer_end, label %inner_begin" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln30 = or i10 %tmp_V, %tmp_V_1" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 78 'or' 'or_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln30, 0" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 79 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln27)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i36 %r_V_14 to i14" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 80 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.15ns)   --->   "%icmp_ln414 = icmp ne i14 %trunc_ln718, 0" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 81 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln27)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%and_ln414 = and i1 %p_Result_11, %icmp_ln414" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 82 'and' 'and_ln414' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln415 = zext i1 %and_ln414 to i18" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 83 'zext' 'zext_ln415' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_5 = add i18 %zext_ln415, %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 84 'add' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 85 'bitselect' 'tmp_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_17, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 86 'xor' 'xor_ln416' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_12, %xor_ln416" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 87 'and' 'carry_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 88 'bitselect' 'p_Result_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_1 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_14, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 89 'partselect' 'p_Result_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.93ns)   --->   "%Range2_all_ones = icmp eq i2 %p_Result_1, -1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 90 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln27)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_2 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_14, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 91 'partselect' 'p_Result_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.18ns)   --->   "%Range1_all_ones = icmp eq i3 %p_Result_2, -1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 92 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln27)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.18ns)   --->   "%Range1_all_zeros = icmp eq i3 %p_Result_2, 0" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 93 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln27)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 94 'select' 'deleted_zeros' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 95 'and' 'and_ln779' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 96 'select' 'deleted_ones' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 97 'and' 'and_ln781' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_1 = xor i1 %deleted_zeros, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 98 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_1 = or i1 %p_Result_13, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 99 'or' 'or_ln785_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 100 'and' 'overflow_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_13, %deleted_ones" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 101 'and' 'and_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 102 'or' 'or_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 103 'xor' 'xor_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_11, %xor_ln786" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 104 'and' 'underflow_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %underflow_1, %overflow_1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 105 'or' 'or_ln340_2' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_13, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 106 'bitselect' 'tmp_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_2 = xor i1 %tmp_24, true" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 107 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%underflow_3 = and i1 %p_Result_17, %xor_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 108 'and' 'underflow_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%xor_ln340 = xor i1 %tmp_24, %p_Result_17" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 109 'xor' 'xor_ln340' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_8 = or i1 %tmp_24, %tmp_13" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 110 'or' 'or_ln340_8' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%select_ln340_3 = select i1 %xor_ln340, i18 131071, i18 %sext_ln703_1" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 111 'select' 'select_ln340_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %underflow_3, i18 -131072, i18 %sext_ln703_1" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 112 'select' 'select_ln388_3' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_top_V = select i1 %or_ln340_8, i18 %select_ln340_3, i18 %select_ln388_3" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 113 'select' 'imag_top_V' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i35 %r_V_16 to i14" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 114 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.15ns)   --->   "%icmp_ln414_2 = icmp ne i14 %trunc_ln718_1, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 115 'icmp' 'icmp_ln414_2' <Predicate = (!icmp_ln27)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln414_1 = and i1 %p_Result_18, %icmp_ln414_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 116 'and' 'and_ln414_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_4 = call i17 @_ssdm_op_PartSelect.i17.i35.i32.i32(i35 %r_V_16, i32 16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 117 'partselect' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_4, i1 %and_ln414_1)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 118 'bitconcatenate' 'p_Val2_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 119 'bitselect' 'tmp_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%xor_ln416_2 = xor i1 %tmp_25, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 120 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_5 = and i1 %p_Result_19, %xor_ln416_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 121 'and' 'carry_5' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 122 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%Range2_all_ones_2 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 123 'bitselect' 'Range2_all_ones_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_16, i32 33, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 124 'partselect' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.93ns)   --->   "%Range1_all_ones_2 = icmp eq i2 %tmp_s, -1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 125 'icmp' 'Range1_all_ones_2' <Predicate = (!icmp_ln27)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.93ns)   --->   "%Range1_all_zeros_2 = icmp eq i2 %tmp_s, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 126 'icmp' 'Range1_all_zeros_2' <Predicate = (!icmp_ln27)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 127 'select' 'deleted_zeros_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_2, %xor_ln779_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 128 'and' 'and_ln779_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%deleted_ones_2 = select i1 %carry_5, i1 %and_ln779_2, i1 %Range1_all_ones_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 129 'select' 'deleted_ones_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_5, %Range1_all_ones_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 130 'and' 'and_ln781_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_5 = xor i1 %deleted_zeros_2, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 131 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_3 = or i1 %p_Result_20, %xor_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 132 'or' 'or_ln785_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%overflow_3 = and i1 %or_ln785_3, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 133 'and' 'overflow_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %p_Result_20, %deleted_ones_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 134 'and' 'and_ln786_5' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_4 = or i1 %and_ln781_2, %and_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 135 'or' 'or_ln786_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_3 = xor i1 %or_ln786_4, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 136 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_18, %xor_ln786_3" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 137 'and' 'underflow_4' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %underflow_4, %overflow_3" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 138 'or' 'or_ln340_9' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_10 = or i1 %and_ln786_5, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 139 'or' 'or_ln340_10' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_11 = or i1 %or_ln340_10, %and_ln781_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 140 'or' 'or_ln340_11' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_9, i18 131071, i18 %p_Val2_12" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 141 'select' 'select_ln340_4' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%select_ln388_4 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_12" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 142 'select' 'select_ln388_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_btm_V = select i1 %or_ln340_11, i18 %select_ln340_4, i18 %select_ln388_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 143 'select' 'imag_btm_V' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp)" [src/cpp/video_mandelbrot_generator.cpp:80]   --->   Operation 144 'specregionend' 'empty_13' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 145 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_V, i5 0)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 146 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_V, i3 0)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 147 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i13 %shl_ln1118_1 to i15" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 148 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (2.14ns)   --->   "%r_V_13 = add i15 %shl_ln, %zext_ln1118" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 149 'add' 'r_V_13' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.99ns)   --->   "%ret_V_11 = xor i15 %r_V_13, -16384" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 150 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %r_V_13, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 151 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln = call i15 @_ssdm_op_BitConcatenate.i15.i2.i10.i3(i2 -2, i10 %tmp_V, i3 0)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 152 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (2.14ns)   --->   "%p_Val2_2 = add i15 %shl_ln, %or_ln" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 153 'add' 'p_Val2_2' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i15 %p_Val2_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 154 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 155 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_11, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 156 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %p_Result_s, %tmp_16" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 157 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %or_ln785, %tmp_14" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 158 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.97ns)   --->   "%and_ln786_1 = and i1 %tmp_16, %p_Result_s" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 159 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln786_9 = or i1 %tmp_14, %and_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 160 'or' 'or_ln786_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%underflow = xor i1 %or_ln786_9, true" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 161 'xor' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %overflow, %underflow" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 162 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%or_ln340_1 = or i1 %and_ln786_1, %tmp_14" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 163 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 131071, i18 %sext_ln703_2" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 164 'select' 'select_ln340' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%select_ln388 = select i1 %or_ln786_9, i18 %sext_ln703_2, i18 -131072" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 165 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_top_V = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 166 'select' 'real_top_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_4 = or i1 %and_ln786, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 167 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_3 = or i1 %or_ln340_4, %and_ln781" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 168 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_2, i18 131071, i18 %p_Val2_5" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 169 'select' 'select_ln340_1' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%select_ln388_1 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_5" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 170 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_btm_V = select i1 %or_ln340_3, i18 %select_ln340_1, i18 %select_ln388_1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 171 'select' 'real_btm_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_5 = sext i18 %imag_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 172 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %imag_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 173 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_17 = mul nsw i36 %sext_ln1118_2, %r_V_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 174 'mul' 'r_V_17' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 175 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i36 %r_V_17 to i15" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 176 'trunc' 'trunc_ln414_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_3 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_17, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 177 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_4 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_17, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 178 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%r_V = sext i18 %real_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 179 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %real_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 180 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i36 %sext_ln1118_1, %r_V" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 181 'mul' 'r_V_15' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i36 %r_V_15 to i15" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 182 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%p_Val2_14 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_17, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 183 'partselect' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node carry_7)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 184 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (2.26ns)   --->   "%icmp_ln414_3 = icmp ne i15 %trunc_ln414_1, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 185 'icmp' 'icmp_ln414_3' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%and_ln700_1 = and i1 %p_Result_21, %icmp_ln414_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 186 'and' 'and_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%zext_ln415_2 = zext i1 %and_ln700_1 to i18" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 187 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_15 = add i18 %zext_ln415_2, %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 188 'add' 'p_Val2_15' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node carry_7)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 189 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node carry_7)   --->   "%xor_ln416_3 = xor i1 %tmp_30, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 190 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_7 = and i1 %p_Result_22, %xor_ln416_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 191 'and' 'carry_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 192 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.93ns)   --->   "%Range2_all_ones_3 = icmp eq i2 %p_Result_3, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 193 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (1.18ns)   --->   "%Range1_all_ones_3 = icmp eq i3 %p_Result_4, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 194 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (1.18ns)   --->   "%Range1_all_zeros_3 = icmp eq i3 %p_Result_4, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 195 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%deleted_zeros_3 = select i1 %carry_7, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 196 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 197 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_3 = xor i1 %tmp_32, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 198 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_3, %xor_ln779_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 199 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_3 = select i1 %carry_7, i1 %and_ln779_3, i1 %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 200 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_7, %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 201 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_3, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 202 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_4 = or i1 %p_Result_23, %xor_ln785_6" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 203 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.97ns)   --->   "%xor_ln785_7 = xor i1 %p_Result_21, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 204 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%overflow_4 = and i1 %or_ln785_4, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 205 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_23, %deleted_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 206 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%or_ln786_5 = or i1 %and_ln781_3, %and_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 207 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%xor_ln786_4 = xor i1 %or_ln786_5, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 208 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_5 = and i1 %p_Result_21, %xor_ln786_4" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 209 'and' 'underflow_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %underflow_5, %overflow_4" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 210 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 211 [1/1] (2.79ns)   --->   "%ret_V_12 = add i36 %r_V_15, %sext_ln728" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 211 'add' 'ret_V_12' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 212 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %ret_V_12, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 213 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 214 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (2.26ns)   --->   "%icmp_ln414_1 = icmp ne i15 %trunc_ln414, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 215 'icmp' 'icmp_ln414_1' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%and_ln700 = and i1 %p_Result_14, %icmp_ln414_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 216 'and' 'and_ln700' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln415_1 = zext i1 %and_ln700 to i18" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 217 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_9 = add i18 %zext_ln415_1, %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 218 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 219 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_1 = xor i1 %tmp_21, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 220 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_15, %xor_ln416_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 221 'and' 'carry_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 222 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %ret_V_12, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 223 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.93ns)   --->   "%Range2_all_ones_1 = icmp eq i2 %tmp_5, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 224 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %ret_V_12, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 225 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (1.18ns)   --->   "%Range1_all_ones_1 = icmp eq i3 %tmp_7, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 226 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (1.18ns)   --->   "%Range1_all_zeros_1 = icmp eq i3 %tmp_7, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 227 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 228 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_23, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 229 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 230 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%deleted_ones_1 = select i1 %carry_3, i1 %and_ln779_1, i1 %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 231 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %p_Result_16, %deleted_ones_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 232 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_13 = or i1 %and_ln786_7, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 233 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_14 = or i1 %or_ln340_13, %and_ln781_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 234 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_12, i18 131071, i18 %p_Val2_15" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 235 'select' 'select_ln340_5' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%select_ln388_5 = select i1 %underflow_5, i18 -131072, i18 %p_Val2_15" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 236 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (1.34ns) (out node of the LUT)   --->   "%p_Val2_16 = select i1 %or_ln340_14, i18 %select_ln340_5, i18 %select_ln388_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 237 'select' 'p_Val2_16' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_16 to i19" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 238 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (2.21ns)   --->   "%ret_V_14 = add nsw i19 %lhs_V, %rhs_V_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 239 'add' 'ret_V_14' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_14, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 240 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (2.21ns)   --->   "%p_Val2_18 = add i18 %p_Val2_16, %im_V_read" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 241 'add' 'p_Val2_18' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_18, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 242 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_5 = xor i1 %p_Result_25, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 243 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%underflow_6 = and i1 %p_Result_24, %xor_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 244 'and' 'underflow_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_24, %p_Result_25" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 245 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340_2 = xor i1 %p_Result_24, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 246 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%or_ln340_15 = or i1 %p_Result_25, %xor_ln340_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 247 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%select_ln340_6 = select i1 %xor_ln340_1, i18 131071, i18 %p_Val2_18" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 248 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %underflow_6, i18 -131072, i18 %p_Val2_18" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 249 'select' 'select_ln388_6' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (1.34ns) (out node of the LUT)   --->   "%y0_V = select i1 %or_ln340_15, i18 %select_ln340_6, i18 %select_ln388_6" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 250 'select' 'y0_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.63>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 251 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7)" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 252 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 253 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_3, %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 254 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln785_3 = xor i1 %deleted_zeros_1, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 255 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%or_ln785_2 = or i1 %p_Result_16, %xor_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 256 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %p_Result_14, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 257 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%overflow_2 = and i1 %or_ln785_2, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 258 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 259 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_1 = xor i1 %or_ln786_1, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 260 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_14, %xor_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 261 'and' 'underflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %underflow_2, %overflow_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 262 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_7 = or i1 %and_ln786_2, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 263 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_6 = or i1 %or_ln340_7, %and_ln781_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 264 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_5, i18 131071, i18 %p_Val2_9" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 265 'select' 'select_ln340_2' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%select_ln388_2 = select i1 %underflow_2, i18 -131072, i18 %p_Val2_9" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 266 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (1.34ns) (out node of the LUT)   --->   "%x0_V = select i1 %or_ln340_6, i18 %select_ln340_2, i18 %select_ln388_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 267 'select' 'x0_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i18 %x0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 268 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i18 %y0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 269 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (1.66ns)   --->   "br label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 270 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 7> <Delay = 8.66>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i18 [ 0, %inner_begin ], [ %rsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 271 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%p_Val2_20 = phi i18 [ 0, %inner_begin ], [ %isquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 272 'phi' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%p_Val2_25 = phi i18 [ 0, %inner_begin ], [ %zsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 273 'phi' 'p_Val2_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%pixel_R = phi i8 [ 0, %inner_begin ], [ %iter, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 274 'phi' 'pixel_R' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i18 %p_Val2_19 to i19" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 275 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %p_Val2_20 to i19" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 276 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (2.21ns)   --->   "%ret_V = add nsw i19 %rhs_V_2, %lhs_V_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 277 'add' 'ret_V' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (2.39ns)   --->   "%icmp_ln1495 = icmp slt i19 %ret_V, 131071" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 278 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (1.47ns)   --->   "%icmp_ln61 = icmp ne i8 %pixel_R, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 279 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.97ns)   --->   "%and_ln61 = and i1 %icmp_ln1495, %icmp_ln61" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 280 'and' 'and_ln61' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (2.11ns)   --->   "%iter = add i8 %pixel_R, 1" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 281 'add' 'iter' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %and_ln61, label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv, label %inner_end" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (2.21ns)   --->   "%ret_V_15 = sub i19 %lhs_V_6, %rhs_V_2" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 283 'sub' 'ret_V_15' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i19 %ret_V_15 to i20" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 284 'sext' 'lhs_V_2' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %ret_V_15 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 285 'trunc' 'trunc_ln1192' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (2.25ns)   --->   "%ret_V_16 = add nsw i20 %rhs_V_3, %lhs_V_2" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 286 'add' 'ret_V_16' <Predicate = (and_ln61)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_16, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 287 'bitselect' 'p_Result_26' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (2.21ns)   --->   "%p_Val2_24 = add i18 %trunc_ln1192, %x0_V" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 288 'add' 'p_Val2_24' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 289 'bitselect' 'p_Result_27' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_5 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_16, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 290 'partselect' 'p_Result_5' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.93ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_5, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 291 'icmp' 'icmp_ln785' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%or_ln785_5 = or i1 %p_Result_27, %icmp_ln785" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 292 'or' 'or_ln785_5' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln785_8 = xor i1 %p_Result_26, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 293 'xor' 'xor_ln785_8' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_5 = and i1 %or_ln785_5, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 294 'and' 'overflow_5' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%xor_ln786_6 = xor i1 %p_Result_27, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 295 'xor' 'xor_ln786_6' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (0.93ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_5, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 296 'icmp' 'icmp_ln786' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%or_ln786_2 = or i1 %icmp_ln786, %xor_ln786_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 297 'or' 'or_ln786_2' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7 = and i1 %or_ln786_2, %p_Result_26" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 298 'and' 'underflow_7' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i18 %p_Val2_25 to i19" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 299 'sext' 'lhs_V_3' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (2.21ns)   --->   "%ret_V_17 = sub i19 %lhs_V_3, %lhs_V_6" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 300 'sub' 'ret_V_17' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i19 %ret_V_17 to i20" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 301 'sext' 'lhs_V_4' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i18 %p_Val2_20 to i20" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 302 'sext' 'rhs_V_5' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (2.25ns)   --->   "%ret_V_18 = sub i20 %lhs_V_4, %rhs_V_5" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 303 'sub' 'ret_V_18' <Predicate = (and_ln61)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i20 %ret_V_18 to i18" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 304 'trunc' 'trunc_ln1192_1' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (2.28ns)   --->   "%ret_V_19 = add i20 %sext_ln61, %ret_V_18" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 305 'add' 'ret_V_19' <Predicate = (and_ln61)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_19, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 306 'bitselect' 'p_Result_28' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (2.21ns)   --->   "%p_Val2_30 = add i18 %trunc_ln1192_1, %y0_V" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 307 'add' 'p_Val2_30' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_30, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 308 'bitselect' 'p_Result_29' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_2 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_19, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 309 'partselect' 'tmp_2' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.93ns)   --->   "%icmp_ln785_1 = icmp ne i2 %tmp_2, 0" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 310 'icmp' 'icmp_ln785_1' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%or_ln785_6 = or i1 %p_Result_29, %icmp_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 311 'or' 'or_ln785_6' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%xor_ln785_9 = xor i1 %p_Result_28, true" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 312 'xor' 'xor_ln785_9' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_6 = and i1 %or_ln785_6, %xor_ln785_9" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 313 'and' 'overflow_6' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%xor_ln786_7 = xor i1 %p_Result_29, true" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 314 'xor' 'xor_ln786_7' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.93ns)   --->   "%icmp_ln786_1 = icmp ne i2 %tmp_2, -1" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 315 'icmp' 'icmp_ln786_1' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%or_ln786_3 = or i1 %icmp_ln786_1, %xor_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 316 'or' 'or_ln786_3' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_8 = and i1 %or_ln786_3, %p_Result_28" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 317 'and' 'underflow_8' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%pixel_out_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %pixel_R, i8 %pixel_R, i8 -1)" [src/cpp/video_mandelbrot_generator.cpp:87->src/cpp/video_mandelbrot_generator.cpp:75]   --->   Operation 318 'bitconcatenate' 'pixel_out_V' <Predicate = (!and_ln61)> <Delay = 0.00>
ST_8 : Operation 319 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_mandelbrot_generator.cpp:78]   --->   Operation 319 'write' <Predicate = (!and_ln61)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 4.90>
ST_9 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_16 = or i1 %underflow_7, %overflow_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 320 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340_3 = xor i1 %underflow_7, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 321 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_17 = or i1 %overflow_5, %xor_ln340_3" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 322 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_16, i18 131071, i18 %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 323 'select' 'select_ln340_7' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_7 = select i1 %underflow_7, i18 -131072, i18 %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 324 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (1.34ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_17, i18 %select_ln340_7, i18 %select_ln388_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 325 'select' 'x_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_18 = or i1 %underflow_8, %overflow_6" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 326 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_4 = xor i1 %underflow_8, true" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 327 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_19 = or i1 %overflow_6, %xor_ln340_4" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 328 'or' 'or_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_18, i18 131071, i18 %p_Val2_30" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 329 'select' 'select_ln340_8' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_8 = select i1 %underflow_8, i18 -131072, i18 %p_Val2_30" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 330 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 331 [1/1] (1.34ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_19, i18 %select_ln340_8, i18 %select_ln388_8" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 331 'select' 'y_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i18 %x_V to i19" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 332 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i18 %y_V to i19" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 333 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (2.21ns)   --->   "%ret_V_10 = add nsw i19 %rhs_V_6, %lhs_V_5" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 334 'add' 'ret_V_10' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%r_V_7 = sext i18 %x_V to i36" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 335 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_18 = mul nsw i36 %r_V_7, %r_V_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 336 'mul' 'r_V_18' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 337 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i36 %r_V_18 to i15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 338 'trunc' 'trunc_ln414_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_18, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 339 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_s_11 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_18, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 340 'partselect' 'p_Result_s_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%r_V_9 = sext i18 %y_V to i36" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 341 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_19 = mul nsw i36 %r_V_9, %r_V_9" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 342 'mul' 'r_V_19' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 343 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i36 %r_V_19 to i15" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 344 'trunc' 'trunc_ln414_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_6 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_19, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 345 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_8 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_19, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 346 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%r_V_11 = sext i19 %ret_V_10 to i38" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 347 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_20 = mul nsw i38 %r_V_11, %r_V_11" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 348 'mul' 'r_V_20' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 349 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i38 %r_V_20 to i15" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 350 'trunc' 'trunc_ln414_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %r_V_20, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 351 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_10 = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %r_V_20, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 352 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.42>
ST_11 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%p_Val2_32 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_18, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 353 'partselect' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 354 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (2.26ns)   --->   "%icmp_ln414_4 = icmp ne i15 %trunc_ln414_2, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 355 'icmp' 'icmp_ln414_4' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%and_ln700_2 = and i1 %p_Result_30, %icmp_ln414_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 356 'and' 'and_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln415_3 = zext i1 %and_ln700_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 357 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_33 = add i18 %zext_ln415_3, %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 358 'add' 'p_Val2_33' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 359 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%xor_ln416_4 = xor i1 %tmp_41, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 360 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_9 = and i1 %p_Result_31, %xor_ln416_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 361 'and' 'carry_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 362 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.93ns)   --->   "%Range2_all_ones_4 = icmp eq i2 %p_Result_9, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 363 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (1.18ns)   --->   "%Range1_all_ones_5 = icmp eq i3 %p_Result_s_11, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 364 'icmp' 'Range1_all_ones_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/1] (1.18ns)   --->   "%Range1_all_zeros_4 = icmp eq i3 %p_Result_s_11, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 365 'icmp' 'Range1_all_zeros_4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%deleted_zeros_4 = select i1 %carry_9, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 366 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 367 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_4 = xor i1 %tmp_43, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 368 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_4 = and i1 %Range2_all_ones_4, %xor_ln779_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 369 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%deleted_ones_5 = select i1 %carry_9, i1 %and_ln779_4, i1 %Range1_all_ones_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 370 'select' 'deleted_ones_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (0.97ns)   --->   "%and_ln781_4 = and i1 %carry_9, %Range1_all_ones_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 371 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%xor_ln785_10 = xor i1 %deleted_zeros_4, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 372 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%or_ln785_7 = or i1 %p_Result_32, %xor_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 373 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.97ns)   --->   "%xor_ln785_11 = xor i1 %p_Result_30, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 374 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%overflow_7 = and i1 %or_ln785_7, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 375 'and' 'overflow_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %p_Result_32, %deleted_ones_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 376 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%or_ln786_6 = or i1 %and_ln781_4, %and_ln786_12" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 377 'or' 'or_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%xor_ln786_8 = xor i1 %or_ln786_6, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 378 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_9 = and i1 %p_Result_30, %xor_ln786_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 379 'and' 'underflow_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_20 = or i1 %underflow_9, %overflow_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 380 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%p_Val2_35 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_19, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 381 'partselect' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node carry_11)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 382 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (2.26ns)   --->   "%icmp_ln414_5 = icmp ne i15 %trunc_ln414_3, 0" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 383 'icmp' 'icmp_ln414_5' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%and_ln700_3 = and i1 %p_Result_33, %icmp_ln414_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 384 'and' 'and_ln700_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%zext_ln415_4 = zext i1 %and_ln700_3 to i18" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 385 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_36 = add i18 %zext_ln415_4, %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 386 'add' 'p_Val2_36' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node carry_11)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_36, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 387 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node carry_11)   --->   "%xor_ln416_5 = xor i1 %tmp_46, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 388 'xor' 'xor_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_11 = and i1 %p_Result_34, %xor_ln416_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 389 'and' 'carry_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_36, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 390 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.93ns)   --->   "%Range2_all_ones_5 = icmp eq i2 %p_Result_6, -1" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 391 'icmp' 'Range2_all_ones_5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (1.18ns)   --->   "%Range1_all_ones_6 = icmp eq i3 %p_Result_8, -1" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 392 'icmp' 'Range1_all_ones_6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (1.18ns)   --->   "%Range1_all_zeros_5 = icmp eq i3 %p_Result_8, 0" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 393 'icmp' 'Range1_all_zeros_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%deleted_zeros_5 = select i1 %carry_11, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 394 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 395 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_5 = xor i1 %tmp_48, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 396 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_5 = and i1 %Range2_all_ones_5, %xor_ln779_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 397 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%deleted_ones_6 = select i1 %carry_11, i1 %and_ln779_5, i1 %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 398 'select' 'deleted_ones_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.97ns)   --->   "%and_ln781_5 = and i1 %carry_11, %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 399 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%xor_ln785_12 = xor i1 %deleted_zeros_5, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 400 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%or_ln785_8 = or i1 %p_Result_35, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 401 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.97ns)   --->   "%xor_ln785_13 = xor i1 %p_Result_33, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 402 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%overflow_8 = and i1 %or_ln785_8, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 403 'and' 'overflow_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %p_Result_35, %deleted_ones_6" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 404 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%or_ln786_7 = or i1 %and_ln781_5, %and_ln786_14" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 405 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%xor_ln786_9 = xor i1 %or_ln786_7, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 406 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_10 = and i1 %p_Result_33, %xor_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 407 'and' 'underflow_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_23 = or i1 %underflow_10, %overflow_8" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 408 'or' 'or_ln340_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%p_Val2_40 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %r_V_20, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 409 'partselect' 'p_Val2_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node carry_13)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 410 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (2.26ns)   --->   "%icmp_ln414_6 = icmp ne i15 %trunc_ln414_4, 0" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 411 'icmp' 'icmp_ln414_6' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%and_ln700_4 = and i1 %p_Result_36, %icmp_ln414_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 412 'and' 'and_ln700_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%zext_ln415_5 = zext i1 %and_ln700_4 to i18" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 413 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_41 = add i18 %zext_ln415_5, %p_Val2_40" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 414 'add' 'p_Val2_41' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node carry_13)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 415 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node carry_13)   --->   "%xor_ln416_6 = xor i1 %tmp_51, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 416 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_13 = and i1 %p_Result_37, %xor_ln416_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 417 'and' 'carry_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 418 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (1.44ns)   --->   "%Range2_all_ones_6 = icmp eq i4 %p_Result_7, -1" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 419 'icmp' 'Range2_all_ones_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (1.44ns)   --->   "%Range1_all_ones_7 = icmp eq i5 %p_Result_10, -1" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 420 'icmp' 'Range1_all_ones_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (1.44ns)   --->   "%Range1_all_zeros_6 = icmp eq i5 %p_Result_10, 0" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 421 'icmp' 'Range1_all_zeros_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%deleted_zeros_6 = select i1 %carry_13, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 422 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 423 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_6 = xor i1 %tmp_53, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 424 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_6 = and i1 %Range2_all_ones_6, %xor_ln779_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 425 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%deleted_ones_7 = select i1 %carry_13, i1 %and_ln779_6, i1 %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 426 'select' 'deleted_ones_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.97ns)   --->   "%and_ln781_6 = and i1 %carry_13, %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 427 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%xor_ln785_14 = xor i1 %deleted_zeros_6, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 428 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%or_ln785_9 = or i1 %p_Result_38, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 429 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 430 [1/1] (0.97ns)   --->   "%xor_ln785_15 = xor i1 %p_Result_36, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 430 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%overflow_9 = and i1 %or_ln785_9, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 431 'and' 'overflow_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %p_Result_38, %deleted_ones_7" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 432 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node underflow_11)   --->   "%or_ln786_8 = or i1 %and_ln781_6, %and_ln786_16" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 433 'or' 'or_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node underflow_11)   --->   "%xor_ln786_10 = xor i1 %or_ln786_8, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 434 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_11 = and i1 %p_Result_36, %xor_ln786_10" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 435 'and' 'underflow_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_26 = or i1 %underflow_11, %overflow_9" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 436 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.68>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 437 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_21 = or i1 %and_ln786_12, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 438 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_22 = or i1 %or_ln340_21, %and_ln781_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 439 'or' 'or_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_20, i18 131071, i18 %p_Val2_33" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 440 'select' 'select_ln340_9' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%select_ln388_9 = select i1 %underflow_9, i18 -131072, i18 %p_Val2_33" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 441 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 442 [1/1] (1.34ns) (out node of the LUT)   --->   "%rsquare_V = select i1 %or_ln340_22, i18 %select_ln340_9, i18 %select_ln388_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 442 'select' 'rsquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_24 = or i1 %and_ln786_14, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 443 'or' 'or_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_25 = or i1 %or_ln340_24, %and_ln781_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 444 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_23, i18 131071, i18 %p_Val2_36" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 445 'select' 'select_ln340_10' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%select_ln388_10 = select i1 %underflow_10, i18 -131072, i18 %p_Val2_36" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 446 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (1.34ns) (out node of the LUT)   --->   "%isquare_V = select i1 %or_ln340_25, i18 %select_ln340_10, i18 %select_ln388_10" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 447 'select' 'isquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_27 = or i1 %and_ln786_16, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 448 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_28 = or i1 %or_ln340_27, %and_ln781_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 449 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_26, i18 131071, i18 %p_Val2_41" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 450 'select' 'select_ln340_11' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%select_ln388_11 = select i1 %underflow_11, i18 -131072, i18 %p_Val2_41" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 451 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (1.34ns) (out node of the LUT)   --->   "%zsquare_V = select i1 %or_ln340_28, i18 %select_ln340_11, i18 %select_ln388_11" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 452 'select' 'zsquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338" [src/cpp/video_mandelbrot_generator.cpp:68]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 454 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_mandelbrot_generator.cpp:78]   --->   Operation 454 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_1)" [src/cpp/video_mandelbrot_generator.cpp:79]   --->   Operation 455 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "br label %2" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ VIDEO_OUT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ im_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zoom_factor_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000]
zoom_factor_V_read (read             ) [ 00000000000000]
im_V_read          (read             ) [ 00111111111111]
re_V_read          (read             ) [ 00000000000000]
specinterface_ln7  (specinterface    ) [ 00000000000000]
specinterface_ln7  (specinterface    ) [ 00000000000000]
specinterface_ln8  (specinterface    ) [ 00000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000]
specinterface_ln10 (specinterface    ) [ 00000000000000]
specinterface_ln11 (specinterface    ) [ 00000000000000]
shl_ln1118_2       (bitconcatenate   ) [ 00000000000000]
sext_ln1118        (sext             ) [ 00000000000000]
shl_ln1118_3       (bitconcatenate   ) [ 00000000000000]
sext_ln1118_3      (sext             ) [ 00000000000000]
r_V_14             (sub              ) [ 00111111111111]
p_Result_11        (bitselect        ) [ 00111111111111]
p_Val2_4           (partselect       ) [ 00111111111111]
p_Result_12        (bitselect        ) [ 00111111111111]
tmp_6              (bitselect        ) [ 00000000000000]
xor_ln779          (xor              ) [ 00111111111111]
xor_ln785          (xor              ) [ 00111111111111]
rhs_V              (bitconcatenate   ) [ 00000000000000]
sext_ln728         (sext             ) [ 00111111111111]
shl_ln1118_4       (bitconcatenate   ) [ 00000000000000]
sext_ln1118_4      (sext             ) [ 00000000000000]
r_V_16             (sub              ) [ 00111111111111]
p_Result_18        (bitselect        ) [ 00111111111111]
p_Result_19        (bitselect        ) [ 00111111111111]
tmp_11             (bitselect        ) [ 00000000000000]
xor_ln779_1        (xor              ) [ 00111111111111]
xor_ln785_2        (xor              ) [ 00111111111111]
rhs_V_1            (sext             ) [ 00111111111111]
br_ln25            (br               ) [ 01111111111111]
tmp_V_1            (phi              ) [ 00111111111111]
phi_mul            (phi              ) [ 00100000000000]
add_ln25           (add              ) [ 01111111111111]
icmp_ln25          (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
row                (add              ) [ 01111111111111]
br_ln25            (br               ) [ 00000000000000]
specloopname_ln26  (specloopname     ) [ 00000000000000]
tmp                (specregionbegin  ) [ 00011111111111]
tmp_last_V         (icmp             ) [ 00011111111111]
ret_V_13           (xor              ) [ 00011111111111]
tmp_13             (bitselect        ) [ 00011111111111]
p_Result_17        (xor              ) [ 00011111111111]
sext_ln703_1       (sext             ) [ 00011111111111]
br_ln27            (br               ) [ 00111111111111]
ret_ln81           (ret              ) [ 00000000000000]
tmp_V              (phi              ) [ 00011000000000]
icmp_ln27          (icmp             ) [ 00111111111111]
empty_10           (speclooptripcount) [ 00000000000000]
col                (add              ) [ 00111111111111]
br_ln27            (br               ) [ 00000000000000]
or_ln30            (or               ) [ 00000000000000]
tmp_user_V         (icmp             ) [ 00001111111111]
trunc_ln718        (trunc            ) [ 00000000000000]
icmp_ln414         (icmp             ) [ 00000000000000]
and_ln414          (and              ) [ 00000000000000]
zext_ln415         (zext             ) [ 00000000000000]
p_Val2_5           (add              ) [ 00001000000000]
tmp_17             (bitselect        ) [ 00000000000000]
xor_ln416          (xor              ) [ 00000000000000]
carry_1            (and              ) [ 00000000000000]
p_Result_13        (bitselect        ) [ 00000000000000]
p_Result_1         (partselect       ) [ 00000000000000]
Range2_all_ones    (icmp             ) [ 00000000000000]
p_Result_2         (partselect       ) [ 00000000000000]
Range1_all_ones    (icmp             ) [ 00000000000000]
Range1_all_zeros   (icmp             ) [ 00000000000000]
deleted_zeros      (select           ) [ 00000000000000]
and_ln779          (and              ) [ 00000000000000]
deleted_ones       (select           ) [ 00000000000000]
and_ln781          (and              ) [ 00001000000000]
xor_ln785_1        (xor              ) [ 00000000000000]
or_ln785_1         (or               ) [ 00000000000000]
overflow_1         (and              ) [ 00000000000000]
and_ln786          (and              ) [ 00001000000000]
or_ln786           (or               ) [ 00000000000000]
xor_ln786          (xor              ) [ 00000000000000]
underflow_1        (and              ) [ 00001000000000]
or_ln340_2         (or               ) [ 00001000000000]
tmp_24             (bitselect        ) [ 00000000000000]
xor_ln786_2        (xor              ) [ 00000000000000]
underflow_3        (and              ) [ 00000000000000]
xor_ln340          (xor              ) [ 00000000000000]
or_ln340_8         (or               ) [ 00000000000000]
select_ln340_3     (select           ) [ 00000000000000]
select_ln388_3     (select           ) [ 00000000000000]
imag_top_V         (select           ) [ 00001000000000]
trunc_ln718_1      (trunc            ) [ 00000000000000]
icmp_ln414_2       (icmp             ) [ 00000000000000]
and_ln414_1        (and              ) [ 00000000000000]
tmp_4              (partselect       ) [ 00000000000000]
p_Val2_12          (bitconcatenate   ) [ 00000000000000]
tmp_25             (bitselect        ) [ 00000000000000]
xor_ln416_2        (xor              ) [ 00000000000000]
carry_5            (and              ) [ 00000000000000]
p_Result_20        (bitselect        ) [ 00000000000000]
Range2_all_ones_2  (bitselect        ) [ 00000000000000]
tmp_s              (partselect       ) [ 00000000000000]
Range1_all_ones_2  (icmp             ) [ 00000000000000]
Range1_all_zeros_2 (icmp             ) [ 00000000000000]
deleted_zeros_2    (select           ) [ 00000000000000]
and_ln779_2        (and              ) [ 00000000000000]
deleted_ones_2     (select           ) [ 00000000000000]
and_ln781_2        (and              ) [ 00000000000000]
xor_ln785_5        (xor              ) [ 00000000000000]
or_ln785_3         (or               ) [ 00000000000000]
overflow_3         (and              ) [ 00000000000000]
and_ln786_5        (and              ) [ 00000000000000]
or_ln786_4         (or               ) [ 00000000000000]
xor_ln786_3        (xor              ) [ 00000000000000]
underflow_4        (and              ) [ 00000000000000]
or_ln340_9         (or               ) [ 00000000000000]
or_ln340_10        (or               ) [ 00000000000000]
or_ln340_11        (or               ) [ 00000000000000]
select_ln340_4     (select           ) [ 00000000000000]
select_ln388_4     (select           ) [ 00000000000000]
imag_btm_V         (select           ) [ 00001000000000]
empty_13           (specregionend    ) [ 00000000000000]
br_ln25            (br               ) [ 01111111111111]
shl_ln             (bitconcatenate   ) [ 00000000000000]
shl_ln1118_1       (bitconcatenate   ) [ 00000000000000]
zext_ln1118        (zext             ) [ 00000000000000]
r_V_13             (add              ) [ 00000000000000]
ret_V_11           (xor              ) [ 00000000000000]
tmp_14             (bitselect        ) [ 00000000000000]
or_ln              (bitconcatenate   ) [ 00000000000000]
p_Val2_2           (add              ) [ 00000000000000]
sext_ln703_2       (sext             ) [ 00000000000000]
p_Result_s         (bitselect        ) [ 00000000000000]
tmp_16             (bitselect        ) [ 00000000000000]
or_ln785           (or               ) [ 00000000000000]
overflow           (and              ) [ 00000000000000]
and_ln786_1        (and              ) [ 00000000000000]
or_ln786_9         (or               ) [ 00000000000000]
underflow          (xor              ) [ 00000000000000]
or_ln340           (or               ) [ 00000000000000]
or_ln340_1         (or               ) [ 00000000000000]
select_ln340       (select           ) [ 00000000000000]
select_ln388       (select           ) [ 00000000000000]
real_top_V         (select           ) [ 00000100000000]
or_ln340_4         (or               ) [ 00000000000000]
or_ln340_3         (or               ) [ 00000000000000]
select_ln340_1     (select           ) [ 00000000000000]
select_ln388_1     (select           ) [ 00000000000000]
real_btm_V         (select           ) [ 00000100000000]
r_V_5              (sext             ) [ 00000000000000]
sext_ln1118_2      (sext             ) [ 00000000000000]
r_V_17             (mul              ) [ 00000100000000]
p_Result_21        (bitselect        ) [ 00000100000000]
trunc_ln414_1      (trunc            ) [ 00000100000000]
p_Result_3         (partselect       ) [ 00000100000000]
p_Result_4         (partselect       ) [ 00000100000000]
r_V                (sext             ) [ 00000000000000]
sext_ln1118_1      (sext             ) [ 00000000000000]
r_V_15             (mul              ) [ 00000010000000]
trunc_ln414        (trunc            ) [ 00000010000000]
p_Val2_14          (partselect       ) [ 00000000000000]
p_Result_22        (bitselect        ) [ 00000000000000]
icmp_ln414_3       (icmp             ) [ 00000000000000]
and_ln700_1        (and              ) [ 00000000000000]
zext_ln415_2       (zext             ) [ 00000000000000]
p_Val2_15          (add              ) [ 00000010000000]
tmp_30             (bitselect        ) [ 00000000000000]
xor_ln416_3        (xor              ) [ 00000000000000]
carry_7            (and              ) [ 00000000000000]
p_Result_23        (bitselect        ) [ 00000000000000]
Range2_all_ones_3  (icmp             ) [ 00000000000000]
Range1_all_ones_3  (icmp             ) [ 00000000000000]
Range1_all_zeros_3 (icmp             ) [ 00000000000000]
deleted_zeros_3    (select           ) [ 00000000000000]
tmp_32             (bitselect        ) [ 00000000000000]
xor_ln779_3        (xor              ) [ 00000000000000]
and_ln779_3        (and              ) [ 00000000000000]
deleted_ones_3     (select           ) [ 00000000000000]
and_ln781_3        (and              ) [ 00000010000000]
xor_ln785_6        (xor              ) [ 00000000000000]
or_ln785_4         (or               ) [ 00000000000000]
xor_ln785_7        (xor              ) [ 00000010000000]
overflow_4         (and              ) [ 00000000000000]
and_ln786_7        (and              ) [ 00000010000000]
or_ln786_5         (or               ) [ 00000000000000]
xor_ln786_4        (xor              ) [ 00000000000000]
underflow_5        (and              ) [ 00000010000000]
or_ln340_12        (or               ) [ 00000010000000]
ret_V_12           (add              ) [ 00000000000000]
p_Result_14        (bitselect        ) [ 00000001000000]
p_Val2_8           (partselect       ) [ 00000000000000]
p_Result_15        (bitselect        ) [ 00000000000000]
icmp_ln414_1       (icmp             ) [ 00000000000000]
and_ln700          (and              ) [ 00000000000000]
zext_ln415_1       (zext             ) [ 00000000000000]
p_Val2_9           (add              ) [ 00000001000000]
tmp_21             (bitselect        ) [ 00000000000000]
xor_ln416_1        (xor              ) [ 00000000000000]
carry_3            (and              ) [ 00000001000000]
p_Result_16        (bitselect        ) [ 00000001000000]
tmp_5              (partselect       ) [ 00000000000000]
Range2_all_ones_1  (icmp             ) [ 00000000000000]
tmp_7              (partselect       ) [ 00000000000000]
Range1_all_ones_1  (icmp             ) [ 00000001000000]
Range1_all_zeros_1 (icmp             ) [ 00000001000000]
tmp_23             (bitselect        ) [ 00000000000000]
xor_ln779_2        (xor              ) [ 00000000000000]
and_ln779_1        (and              ) [ 00000000000000]
deleted_ones_1     (select           ) [ 00000000000000]
and_ln786_2        (and              ) [ 00000001000000]
or_ln340_13        (or               ) [ 00000000000000]
or_ln340_14        (or               ) [ 00000000000000]
select_ln340_5     (select           ) [ 00000000000000]
select_ln388_5     (select           ) [ 00000000000000]
p_Val2_16          (select           ) [ 00000000000000]
lhs_V              (sext             ) [ 00000000000000]
ret_V_14           (add              ) [ 00000000000000]
p_Result_24        (bitselect        ) [ 00000000000000]
p_Val2_18          (add              ) [ 00000000000000]
p_Result_25        (bitselect        ) [ 00000000000000]
xor_ln786_5        (xor              ) [ 00000000000000]
underflow_6        (and              ) [ 00000000000000]
xor_ln340_1        (xor              ) [ 00000000000000]
xor_ln340_2        (xor              ) [ 00000000000000]
or_ln340_15        (or               ) [ 00000000000000]
select_ln340_6     (select           ) [ 00000000000000]
select_ln388_6     (select           ) [ 00000000000000]
y0_V               (select           ) [ 00000001111110]
specloopname_ln28  (specloopname     ) [ 00000000000000]
tmp_1              (specregionbegin  ) [ 00000000111111]
deleted_zeros_1    (select           ) [ 00000000000000]
and_ln781_1        (and              ) [ 00000000000000]
xor_ln785_3        (xor              ) [ 00000000000000]
or_ln785_2         (or               ) [ 00000000000000]
xor_ln785_4        (xor              ) [ 00000000000000]
overflow_2         (and              ) [ 00000000000000]
or_ln786_1         (or               ) [ 00000000000000]
xor_ln786_1        (xor              ) [ 00000000000000]
underflow_2        (and              ) [ 00000000000000]
or_ln340_5         (or               ) [ 00000000000000]
or_ln340_7         (or               ) [ 00000000000000]
or_ln340_6         (or               ) [ 00000000000000]
select_ln340_2     (select           ) [ 00000000000000]
select_ln388_2     (select           ) [ 00000000000000]
x0_V               (select           ) [ 00000000111110]
rhs_V_3            (sext             ) [ 00000000111110]
sext_ln61          (sext             ) [ 00000000111110]
br_ln61            (br               ) [ 00111111111111]
p_Val2_19          (phi              ) [ 00000000100000]
p_Val2_20          (phi              ) [ 00000000100000]
p_Val2_25          (phi              ) [ 00000000100000]
pixel_R            (phi              ) [ 00000000100000]
lhs_V_6            (sext             ) [ 00000000000000]
rhs_V_2            (sext             ) [ 00000000000000]
ret_V              (add              ) [ 00000000000000]
icmp_ln1495        (icmp             ) [ 00000000000000]
icmp_ln61          (icmp             ) [ 00000000000000]
and_ln61           (and              ) [ 00111111111111]
iter               (add              ) [ 00111111111111]
br_ln61            (br               ) [ 00000000000000]
ret_V_15           (sub              ) [ 00000000000000]
lhs_V_2            (sext             ) [ 00000000000000]
trunc_ln1192       (trunc            ) [ 00000000000000]
ret_V_16           (add              ) [ 00000000000000]
p_Result_26        (bitselect        ) [ 00000000000000]
p_Val2_24          (add              ) [ 00000000010000]
p_Result_27        (bitselect        ) [ 00000000000000]
p_Result_5         (partselect       ) [ 00000000000000]
icmp_ln785         (icmp             ) [ 00000000000000]
or_ln785_5         (or               ) [ 00000000000000]
xor_ln785_8        (xor              ) [ 00000000000000]
overflow_5         (and              ) [ 00000000010000]
xor_ln786_6        (xor              ) [ 00000000000000]
icmp_ln786         (icmp             ) [ 00000000000000]
or_ln786_2         (or               ) [ 00000000000000]
underflow_7        (and              ) [ 00000000010000]
lhs_V_3            (sext             ) [ 00000000000000]
ret_V_17           (sub              ) [ 00000000000000]
lhs_V_4            (sext             ) [ 00000000000000]
rhs_V_5            (sext             ) [ 00000000000000]
ret_V_18           (sub              ) [ 00000000000000]
trunc_ln1192_1     (trunc            ) [ 00000000000000]
ret_V_19           (add              ) [ 00000000000000]
p_Result_28        (bitselect        ) [ 00000000000000]
p_Val2_30          (add              ) [ 00000000010000]
p_Result_29        (bitselect        ) [ 00000000000000]
tmp_2              (partselect       ) [ 00000000000000]
icmp_ln785_1       (icmp             ) [ 00000000000000]
or_ln785_6         (or               ) [ 00000000000000]
xor_ln785_9        (xor              ) [ 00000000000000]
overflow_6         (and              ) [ 00000000010000]
xor_ln786_7        (xor              ) [ 00000000000000]
icmp_ln786_1       (icmp             ) [ 00000000000000]
or_ln786_3         (or               ) [ 00000000000000]
underflow_8        (and              ) [ 00000000010000]
pixel_out_V        (bitconcatenate   ) [ 00000000000001]
or_ln340_16        (or               ) [ 00000000000000]
xor_ln340_3        (xor              ) [ 00000000000000]
or_ln340_17        (or               ) [ 00000000000000]
select_ln340_7     (select           ) [ 00000000000000]
select_ln388_7     (select           ) [ 00000000000000]
x_V                (select           ) [ 00000000001000]
or_ln340_18        (or               ) [ 00000000000000]
xor_ln340_4        (xor              ) [ 00000000000000]
or_ln340_19        (or               ) [ 00000000000000]
select_ln340_8     (select           ) [ 00000000000000]
select_ln388_8     (select           ) [ 00000000000000]
y_V                (select           ) [ 00000000001000]
lhs_V_5            (sext             ) [ 00000000000000]
rhs_V_6            (sext             ) [ 00000000000000]
ret_V_10           (add              ) [ 00000000001000]
r_V_7              (sext             ) [ 00000000000000]
r_V_18             (mul              ) [ 00000000000100]
p_Result_30        (bitselect        ) [ 00000000000100]
trunc_ln414_2      (trunc            ) [ 00000000000100]
p_Result_9         (partselect       ) [ 00000000000100]
p_Result_s_11      (partselect       ) [ 00000000000100]
r_V_9              (sext             ) [ 00000000000000]
r_V_19             (mul              ) [ 00000000000100]
p_Result_33        (bitselect        ) [ 00000000000100]
trunc_ln414_3      (trunc            ) [ 00000000000100]
p_Result_6         (partselect       ) [ 00000000000100]
p_Result_8         (partselect       ) [ 00000000000100]
r_V_11             (sext             ) [ 00000000000000]
r_V_20             (mul              ) [ 00000000000100]
p_Result_36        (bitselect        ) [ 00000000000100]
trunc_ln414_4      (trunc            ) [ 00000000000100]
p_Result_7         (partselect       ) [ 00000000000100]
p_Result_10        (partselect       ) [ 00000000000100]
p_Val2_32          (partselect       ) [ 00000000000000]
p_Result_31        (bitselect        ) [ 00000000000000]
icmp_ln414_4       (icmp             ) [ 00000000000000]
and_ln700_2        (and              ) [ 00000000000000]
zext_ln415_3       (zext             ) [ 00000000000000]
p_Val2_33          (add              ) [ 00000000000010]
tmp_41             (bitselect        ) [ 00000000000000]
xor_ln416_4        (xor              ) [ 00000000000000]
carry_9            (and              ) [ 00000000000000]
p_Result_32        (bitselect        ) [ 00000000000000]
Range2_all_ones_4  (icmp             ) [ 00000000000000]
Range1_all_ones_5  (icmp             ) [ 00000000000000]
Range1_all_zeros_4 (icmp             ) [ 00000000000000]
deleted_zeros_4    (select           ) [ 00000000000000]
tmp_43             (bitselect        ) [ 00000000000000]
xor_ln779_4        (xor              ) [ 00000000000000]
and_ln779_4        (and              ) [ 00000000000000]
deleted_ones_5     (select           ) [ 00000000000000]
and_ln781_4        (and              ) [ 00000000000010]
xor_ln785_10       (xor              ) [ 00000000000000]
or_ln785_7         (or               ) [ 00000000000000]
xor_ln785_11       (xor              ) [ 00000000000010]
overflow_7         (and              ) [ 00000000000000]
and_ln786_12       (and              ) [ 00000000000010]
or_ln786_6         (or               ) [ 00000000000000]
xor_ln786_8        (xor              ) [ 00000000000000]
underflow_9        (and              ) [ 00000000000010]
or_ln340_20        (or               ) [ 00000000000010]
p_Val2_35          (partselect       ) [ 00000000000000]
p_Result_34        (bitselect        ) [ 00000000000000]
icmp_ln414_5       (icmp             ) [ 00000000000000]
and_ln700_3        (and              ) [ 00000000000000]
zext_ln415_4       (zext             ) [ 00000000000000]
p_Val2_36          (add              ) [ 00000000000010]
tmp_46             (bitselect        ) [ 00000000000000]
xor_ln416_5        (xor              ) [ 00000000000000]
carry_11           (and              ) [ 00000000000000]
p_Result_35        (bitselect        ) [ 00000000000000]
Range2_all_ones_5  (icmp             ) [ 00000000000000]
Range1_all_ones_6  (icmp             ) [ 00000000000000]
Range1_all_zeros_5 (icmp             ) [ 00000000000000]
deleted_zeros_5    (select           ) [ 00000000000000]
tmp_48             (bitselect        ) [ 00000000000000]
xor_ln779_5        (xor              ) [ 00000000000000]
and_ln779_5        (and              ) [ 00000000000000]
deleted_ones_6     (select           ) [ 00000000000000]
and_ln781_5        (and              ) [ 00000000000010]
xor_ln785_12       (xor              ) [ 00000000000000]
or_ln785_8         (or               ) [ 00000000000000]
xor_ln785_13       (xor              ) [ 00000000000010]
overflow_8         (and              ) [ 00000000000000]
and_ln786_14       (and              ) [ 00000000000010]
or_ln786_7         (or               ) [ 00000000000000]
xor_ln786_9        (xor              ) [ 00000000000000]
underflow_10       (and              ) [ 00000000000010]
or_ln340_23        (or               ) [ 00000000000010]
p_Val2_40          (partselect       ) [ 00000000000000]
p_Result_37        (bitselect        ) [ 00000000000000]
icmp_ln414_6       (icmp             ) [ 00000000000000]
and_ln700_4        (and              ) [ 00000000000000]
zext_ln415_5       (zext             ) [ 00000000000000]
p_Val2_41          (add              ) [ 00000000000010]
tmp_51             (bitselect        ) [ 00000000000000]
xor_ln416_6        (xor              ) [ 00000000000000]
carry_13           (and              ) [ 00000000000000]
p_Result_38        (bitselect        ) [ 00000000000000]
Range2_all_ones_6  (icmp             ) [ 00000000000000]
Range1_all_ones_7  (icmp             ) [ 00000000000000]
Range1_all_zeros_6 (icmp             ) [ 00000000000000]
deleted_zeros_6    (select           ) [ 00000000000000]
tmp_53             (bitselect        ) [ 00000000000000]
xor_ln779_6        (xor              ) [ 00000000000000]
and_ln779_6        (and              ) [ 00000000000000]
deleted_ones_7     (select           ) [ 00000000000000]
and_ln781_6        (and              ) [ 00000000000010]
xor_ln785_14       (xor              ) [ 00000000000000]
or_ln785_9         (or               ) [ 00000000000000]
xor_ln785_15       (xor              ) [ 00000000000010]
overflow_9         (and              ) [ 00000000000000]
and_ln786_16       (and              ) [ 00000000000010]
or_ln786_8         (or               ) [ 00000000000000]
xor_ln786_10       (xor              ) [ 00000000000000]
underflow_11       (and              ) [ 00000000000010]
or_ln340_26        (or               ) [ 00000000000010]
specloopname_ln61  (specloopname     ) [ 00000000000000]
or_ln340_21        (or               ) [ 00000000000000]
or_ln340_22        (or               ) [ 00000000000000]
select_ln340_9     (select           ) [ 00000000000000]
select_ln388_9     (select           ) [ 00000000000000]
rsquare_V          (select           ) [ 00111111111111]
or_ln340_24        (or               ) [ 00000000000000]
or_ln340_25        (or               ) [ 00000000000000]
select_ln340_10    (select           ) [ 00000000000000]
select_ln388_10    (select           ) [ 00000000000000]
isquare_V          (select           ) [ 00111111111111]
or_ln340_27        (or               ) [ 00000000000000]
or_ln340_28        (or               ) [ 00000000000000]
select_ln340_11    (select           ) [ 00000000000000]
select_ln388_11    (select           ) [ 00000000000000]
zsquare_V          (select           ) [ 00111111111111]
br_ln68            (br               ) [ 00111111111111]
write_ln78         (write            ) [ 00000000000000]
empty_12           (specregionend    ) [ 00000000000000]
br_ln27            (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="VIDEO_OUT_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="VIDEO_OUT_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="VIDEO_OUT_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="VIDEO_OUT_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="VIDEO_OUT_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="VIDEO_OUT_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="VIDEO_OUT_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="re_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="im_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zoom_factor_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom_factor_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_mandelbrot_gen"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i18.i15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i17.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i2.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i38.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="zoom_factor_V_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="18" slack="0"/>
<pin id="199" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zoom_factor_V_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="im_V_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="0"/>
<pin id="204" dir="0" index="1" bw="18" slack="0"/>
<pin id="205" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="im_V_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="re_V_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="18" slack="0"/>
<pin id="211" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_V_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="3" slack="0"/>
<pin id="219" dir="0" index="4" bw="1" slack="0"/>
<pin id="220" dir="0" index="5" bw="1" slack="0"/>
<pin id="221" dir="0" index="6" bw="1" slack="0"/>
<pin id="222" dir="0" index="7" bw="1" slack="0"/>
<pin id="223" dir="0" index="8" bw="24" slack="0"/>
<pin id="224" dir="0" index="9" bw="1" slack="0"/>
<pin id="225" dir="0" index="10" bw="1" slack="0"/>
<pin id="226" dir="0" index="11" bw="1" slack="5"/>
<pin id="227" dir="0" index="12" bw="1" slack="6"/>
<pin id="228" dir="0" index="13" bw="1" slack="0"/>
<pin id="229" dir="0" index="14" bw="1" slack="0"/>
<pin id="230" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/8 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_V_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_V_1_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="phi_mul_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="1"/>
<pin id="257" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="phi_mul_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="15" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="1"/>
<pin id="268" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_V_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_Val2_19_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="1"/>
<pin id="280" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_19_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="18" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_19/8 "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_Val2_20_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="1"/>
<pin id="291" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Val2_20_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="18" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20/8 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_Val2_25_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="18" slack="1"/>
<pin id="302" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_25 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Val2_25_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="18" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_25/8 "/>
</bind>
</comp>

<comp id="311" class="1005" name="pixel_R_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_R (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="pixel_R_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_R/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="35" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/1 p_Result_20/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="shl_ln1118_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="35" slack="0"/>
<pin id="331" dir="0" index="1" bw="18" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln1118_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="35" slack="0"/>
<pin id="339" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="shl_ln1118_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="33" slack="0"/>
<pin id="343" dir="0" index="1" bw="18" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln1118_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="33" slack="0"/>
<pin id="351" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="r_V_14_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="35" slack="0"/>
<pin id="355" dir="0" index="1" bw="33" slack="0"/>
<pin id="356" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_11_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="36" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Val2_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="18" slack="0"/>
<pin id="369" dir="0" index="1" bw="36" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_Result_12_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="36" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="36" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln779_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xor_ln785_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="rhs_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="33" slack="0"/>
<pin id="407" dir="0" index="1" bw="18" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln728_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="33" slack="0"/>
<pin id="415" dir="1" index="1" bw="36" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="shl_ln1118_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="34" slack="0"/>
<pin id="419" dir="0" index="1" bw="18" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln1118_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="34" slack="0"/>
<pin id="427" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="r_V_16_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="34" slack="0"/>
<pin id="432" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Result_18_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="35" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_11_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="35" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln779_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln785_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="rhs_V_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="18" slack="0"/>
<pin id="466" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln25_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln25_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="10" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="row_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_last_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="ret_V_13_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="15" slack="0"/>
<pin id="494" dir="0" index="1" bw="15" slack="0"/>
<pin id="495" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_13/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_13_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="15" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_Result_17_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln703_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="15" slack="0"/>
<pin id="514" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln27_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="10" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="col_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln30_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="1"/>
<pin id="531" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_user_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="0" index="1" bw="10" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln718_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="36" slack="2"/>
<pin id="542" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln414_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="0" index="1" bw="14" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln414_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="2"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln415_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_Val2_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="18" slack="2"/>
<pin id="561" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_17_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="18" slack="0"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln416_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="carry_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="2"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Result_13_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="18" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Result_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="36" slack="2"/>
<pin id="593" dir="0" index="2" bw="7" slack="0"/>
<pin id="594" dir="0" index="3" bw="7" slack="0"/>
<pin id="595" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="Range2_all_ones_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_Result_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="36" slack="2"/>
<pin id="608" dir="0" index="2" bw="7" slack="0"/>
<pin id="609" dir="0" index="3" bw="7" slack="0"/>
<pin id="610" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Range1_all_ones_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="Range1_all_zeros_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="0" index="1" bw="3" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="deleted_zeros_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln779_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="2"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="deleted_ones_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="and_ln781_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln785_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="or_ln785_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="overflow_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="2"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln786_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_ln786_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln786_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="underflow_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="2"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln340_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_24_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="15" slack="1"/>
<pin id="702" dir="0" index="2" bw="5" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="xor_ln786_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="underflow_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="xor_ln340_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="1"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_ln340_8_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="1"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln340_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="18" slack="0"/>
<pin id="730" dir="0" index="2" bw="18" slack="1"/>
<pin id="731" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln388_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="18" slack="0"/>
<pin id="737" dir="0" index="2" bw="18" slack="1"/>
<pin id="738" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="imag_top_V_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="18" slack="0"/>
<pin id="744" dir="0" index="2" bw="18" slack="0"/>
<pin id="745" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imag_top_V/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln718_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="35" slack="2"/>
<pin id="751" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln414_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="14" slack="0"/>
<pin id="754" dir="0" index="1" bw="14" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_2/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="and_ln414_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="2"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_4_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="17" slack="0"/>
<pin id="765" dir="0" index="1" bw="35" slack="2"/>
<pin id="766" dir="0" index="2" bw="6" slack="0"/>
<pin id="767" dir="0" index="3" bw="7" slack="0"/>
<pin id="768" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_Val2_12_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="18" slack="0"/>
<pin id="774" dir="0" index="1" bw="17" slack="0"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_25_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="35" slack="2"/>
<pin id="783" dir="0" index="2" bw="7" slack="0"/>
<pin id="784" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="xor_ln416_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="carry_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="2"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_5/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="Range2_all_ones_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="35" slack="2"/>
<pin id="801" dir="0" index="2" bw="7" slack="0"/>
<pin id="802" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones_2/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_s_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="0"/>
<pin id="807" dir="0" index="1" bw="35" slack="2"/>
<pin id="808" dir="0" index="2" bw="7" slack="0"/>
<pin id="809" dir="0" index="3" bw="7" slack="0"/>
<pin id="810" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="Range1_all_ones_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="0" index="1" bw="2" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="Range1_all_zeros_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="0"/>
<pin id="822" dir="0" index="1" bw="2" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="deleted_zeros_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="and_ln779_2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="2"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="deleted_ones_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="0" index="2" bw="1" slack="0"/>
<pin id="843" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_2/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="and_ln781_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="xor_ln785_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln785_3_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="overflow_3_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="2"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/3 "/>
</bind>
</comp>

<comp id="870" class="1004" name="and_ln786_5_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/3 "/>
</bind>
</comp>

<comp id="876" class="1004" name="or_ln786_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_4/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="xor_ln786_3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="underflow_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="2"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="or_ln340_9_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/3 "/>
</bind>
</comp>

<comp id="899" class="1004" name="or_ln340_10_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="2"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/3 "/>
</bind>
</comp>

<comp id="904" class="1004" name="or_ln340_11_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/3 "/>
</bind>
</comp>

<comp id="910" class="1004" name="select_ln340_4_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="18" slack="0"/>
<pin id="913" dir="0" index="2" bw="18" slack="0"/>
<pin id="914" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln388_4_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="18" slack="0"/>
<pin id="921" dir="0" index="2" bw="18" slack="0"/>
<pin id="922" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/3 "/>
</bind>
</comp>

<comp id="926" class="1004" name="imag_btm_V_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="18" slack="0"/>
<pin id="929" dir="0" index="2" bw="18" slack="0"/>
<pin id="930" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imag_btm_V/3 "/>
</bind>
</comp>

<comp id="934" class="1004" name="shl_ln_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="15" slack="0"/>
<pin id="936" dir="0" index="1" bw="10" slack="1"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="942" class="1004" name="shl_ln1118_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="13" slack="0"/>
<pin id="944" dir="0" index="1" bw="10" slack="1"/>
<pin id="945" dir="0" index="2" bw="1" slack="0"/>
<pin id="946" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln1118_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="13" slack="0"/>
<pin id="952" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="r_V_13_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="15" slack="0"/>
<pin id="956" dir="0" index="1" bw="13" slack="0"/>
<pin id="957" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="ret_V_11_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="15" slack="0"/>
<pin id="962" dir="0" index="1" bw="15" slack="0"/>
<pin id="963" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_11/4 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_14_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="15" slack="0"/>
<pin id="969" dir="0" index="2" bw="5" slack="0"/>
<pin id="970" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="974" class="1004" name="or_ln_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="15" slack="0"/>
<pin id="976" dir="0" index="1" bw="2" slack="0"/>
<pin id="977" dir="0" index="2" bw="10" slack="1"/>
<pin id="978" dir="0" index="3" bw="1" slack="0"/>
<pin id="979" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_Val2_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="15" slack="0"/>
<pin id="986" dir="0" index="1" bw="15" slack="0"/>
<pin id="987" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln703_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="15" slack="0"/>
<pin id="992" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/4 "/>
</bind>
</comp>

<comp id="994" class="1004" name="p_Result_s_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="15" slack="0"/>
<pin id="997" dir="0" index="2" bw="5" slack="0"/>
<pin id="998" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_16_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="15" slack="0"/>
<pin id="1005" dir="0" index="2" bw="5" slack="0"/>
<pin id="1006" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="or_ln785_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/4 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="overflow_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="and_ln786_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/4 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="or_ln786_9_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_9/4 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="underflow_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow/4 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="or_ln340_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="or_ln340_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="select_ln340_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="18" slack="0"/>
<pin id="1055" dir="0" index="2" bw="18" slack="0"/>
<pin id="1056" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="select_ln388_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="18" slack="0"/>
<pin id="1063" dir="0" index="2" bw="18" slack="0"/>
<pin id="1064" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="real_top_V_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="18" slack="0"/>
<pin id="1071" dir="0" index="2" bw="18" slack="0"/>
<pin id="1072" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="real_top_V/4 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="or_ln340_4_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="0" index="1" bw="1" slack="3"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/4 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="or_ln340_3_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="1"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/4 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="select_ln340_1_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="0" index="1" bw="18" slack="0"/>
<pin id="1088" dir="0" index="2" bw="18" slack="1"/>
<pin id="1089" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/4 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="select_ln388_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="0" index="1" bw="18" slack="0"/>
<pin id="1094" dir="0" index="2" bw="18" slack="1"/>
<pin id="1095" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/4 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="real_btm_V_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="18" slack="0"/>
<pin id="1100" dir="0" index="2" bw="18" slack="0"/>
<pin id="1101" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="real_btm_V/4 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="r_V_5_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="18" slack="1"/>
<pin id="1107" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/4 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln1118_2_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="18" slack="1"/>
<pin id="1110" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_Result_21_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="36" slack="0"/>
<pin id="1114" dir="0" index="2" bw="7" slack="0"/>
<pin id="1115" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/4 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="trunc_ln414_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="36" slack="0"/>
<pin id="1120" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/4 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="p_Result_3_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="2" slack="0"/>
<pin id="1123" dir="0" index="1" bw="36" slack="0"/>
<pin id="1124" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125" dir="0" index="3" bw="7" slack="0"/>
<pin id="1126" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_Result_4_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="3" slack="0"/>
<pin id="1132" dir="0" index="1" bw="36" slack="0"/>
<pin id="1133" dir="0" index="2" bw="7" slack="0"/>
<pin id="1134" dir="0" index="3" bw="7" slack="0"/>
<pin id="1135" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="r_V_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="18" slack="1"/>
<pin id="1141" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sext_ln1118_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="18" slack="1"/>
<pin id="1144" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="trunc_ln414_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="36" slack="0"/>
<pin id="1147" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/5 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="p_Val2_14_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="18" slack="0"/>
<pin id="1150" dir="0" index="1" bw="36" slack="1"/>
<pin id="1151" dir="0" index="2" bw="5" slack="0"/>
<pin id="1152" dir="0" index="3" bw="7" slack="0"/>
<pin id="1153" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/5 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_Result_22_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="36" slack="1"/>
<pin id="1160" dir="0" index="2" bw="7" slack="0"/>
<pin id="1161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/5 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="icmp_ln414_3_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="15" slack="1"/>
<pin id="1166" dir="0" index="1" bw="15" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_3/5 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="and_ln700_1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_1/5 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln415_2_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/5 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="p_Val2_15_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="18" slack="0"/>
<pin id="1181" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_30_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="18" slack="0"/>
<pin id="1187" dir="0" index="2" bw="6" slack="0"/>
<pin id="1188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="xor_ln416_3_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/5 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="carry_7_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_7/5 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="p_Result_23_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="0" index="1" bw="18" slack="0"/>
<pin id="1207" dir="0" index="2" bw="6" slack="0"/>
<pin id="1208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/5 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="Range2_all_ones_3_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="2" slack="1"/>
<pin id="1214" dir="0" index="1" bw="2" slack="0"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_3/5 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="Range1_all_ones_3_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="3" slack="1"/>
<pin id="1219" dir="0" index="1" bw="3" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/5 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="Range1_all_zeros_3_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="3" slack="1"/>
<pin id="1224" dir="0" index="1" bw="3" slack="0"/>
<pin id="1225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/5 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="deleted_zeros_3_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="0" index="2" bw="1" slack="0"/>
<pin id="1231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/5 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_32_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="36" slack="1"/>
<pin id="1238" dir="0" index="2" bw="7" slack="0"/>
<pin id="1239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="xor_ln779_3_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/5 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="and_ln779_3_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="1" slack="0"/>
<pin id="1251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_3/5 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="deleted_ones_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="0"/>
<pin id="1256" dir="0" index="1" bw="1" slack="0"/>
<pin id="1257" dir="0" index="2" bw="1" slack="0"/>
<pin id="1258" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/5 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="and_ln781_3_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/5 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="xor_ln785_6_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="1" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/5 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="or_ln785_4_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="1" slack="0"/>
<pin id="1277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/5 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="xor_ln785_7_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="0" index="1" bw="1" slack="0"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/5 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="overflow_4_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/5 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="and_ln786_7_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/5 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="or_ln786_5_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_5/5 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="xor_ln786_4_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="1" slack="0"/>
<pin id="1306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/5 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="underflow_5_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="1"/>
<pin id="1311" dir="0" index="1" bw="1" slack="0"/>
<pin id="1312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/5 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="or_ln340_12_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="1" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/5 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="ret_V_12_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="36" slack="1"/>
<pin id="1322" dir="0" index="1" bw="33" slack="5"/>
<pin id="1323" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/6 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="p_Result_14_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="36" slack="0"/>
<pin id="1327" dir="0" index="2" bw="7" slack="0"/>
<pin id="1328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="p_Val2_8_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="18" slack="0"/>
<pin id="1334" dir="0" index="1" bw="36" slack="0"/>
<pin id="1335" dir="0" index="2" bw="5" slack="0"/>
<pin id="1336" dir="0" index="3" bw="7" slack="0"/>
<pin id="1337" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/6 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="p_Result_15_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="36" slack="0"/>
<pin id="1345" dir="0" index="2" bw="7" slack="0"/>
<pin id="1346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/6 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="icmp_ln414_1_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="15" slack="1"/>
<pin id="1352" dir="0" index="1" bw="15" slack="0"/>
<pin id="1353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_1/6 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="and_ln700_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="0"/>
<pin id="1357" dir="0" index="1" bw="1" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700/6 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="zext_ln415_1_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/6 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="p_Val2_9_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="0"/>
<pin id="1367" dir="0" index="1" bw="18" slack="0"/>
<pin id="1368" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/6 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_21_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="18" slack="0"/>
<pin id="1374" dir="0" index="2" bw="6" slack="0"/>
<pin id="1375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="xor_ln416_1_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="0"/>
<pin id="1381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/6 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="carry_3_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="0"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/6 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="p_Result_16_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="0"/>
<pin id="1393" dir="0" index="1" bw="18" slack="0"/>
<pin id="1394" dir="0" index="2" bw="6" slack="0"/>
<pin id="1395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/6 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="tmp_5_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="2" slack="0"/>
<pin id="1401" dir="0" index="1" bw="36" slack="0"/>
<pin id="1402" dir="0" index="2" bw="7" slack="0"/>
<pin id="1403" dir="0" index="3" bw="7" slack="0"/>
<pin id="1404" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="Range2_all_ones_1_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="2" slack="0"/>
<pin id="1411" dir="0" index="1" bw="2" slack="0"/>
<pin id="1412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/6 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="tmp_7_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="3" slack="0"/>
<pin id="1417" dir="0" index="1" bw="36" slack="0"/>
<pin id="1418" dir="0" index="2" bw="7" slack="0"/>
<pin id="1419" dir="0" index="3" bw="7" slack="0"/>
<pin id="1420" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="Range1_all_ones_1_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="3" slack="0"/>
<pin id="1427" dir="0" index="1" bw="3" slack="0"/>
<pin id="1428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/6 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="Range1_all_zeros_1_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="3" slack="0"/>
<pin id="1433" dir="0" index="1" bw="3" slack="0"/>
<pin id="1434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/6 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp_23_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="0"/>
<pin id="1439" dir="0" index="1" bw="36" slack="0"/>
<pin id="1440" dir="0" index="2" bw="7" slack="0"/>
<pin id="1441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="xor_ln779_2_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="0"/>
<pin id="1447" dir="0" index="1" bw="1" slack="0"/>
<pin id="1448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/6 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="and_ln779_1_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1453" dir="0" index="1" bw="1" slack="0"/>
<pin id="1454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/6 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="deleted_ones_1_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="0"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="0" index="2" bw="1" slack="0"/>
<pin id="1461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_1/6 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="and_ln786_2_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="0" index="1" bw="1" slack="0"/>
<pin id="1468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/6 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="or_ln340_13_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="0" index="1" bw="1" slack="1"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/6 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="or_ln340_14_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="0"/>
<pin id="1477" dir="0" index="1" bw="1" slack="1"/>
<pin id="1478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_14/6 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="select_ln340_5_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1482" dir="0" index="1" bw="18" slack="0"/>
<pin id="1483" dir="0" index="2" bw="18" slack="1"/>
<pin id="1484" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/6 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="select_ln388_5_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="0" index="1" bw="18" slack="0"/>
<pin id="1489" dir="0" index="2" bw="18" slack="1"/>
<pin id="1490" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/6 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="p_Val2_16_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="0"/>
<pin id="1494" dir="0" index="1" bw="18" slack="0"/>
<pin id="1495" dir="0" index="2" bw="18" slack="0"/>
<pin id="1496" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/6 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="lhs_V_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="18" slack="0"/>
<pin id="1502" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="ret_V_14_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="18" slack="0"/>
<pin id="1506" dir="0" index="1" bw="18" slack="5"/>
<pin id="1507" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/6 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="p_Result_24_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="0"/>
<pin id="1511" dir="0" index="1" bw="19" slack="0"/>
<pin id="1512" dir="0" index="2" bw="6" slack="0"/>
<pin id="1513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/6 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="p_Val2_18_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="18" slack="0"/>
<pin id="1519" dir="0" index="1" bw="18" slack="5"/>
<pin id="1520" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_18/6 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="p_Result_25_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="18" slack="0"/>
<pin id="1525" dir="0" index="2" bw="6" slack="0"/>
<pin id="1526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/6 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="xor_ln786_5_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="0" index="1" bw="1" slack="0"/>
<pin id="1533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/6 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="underflow_6_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="0"/>
<pin id="1538" dir="0" index="1" bw="1" slack="0"/>
<pin id="1539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/6 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="xor_ln340_1_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="0"/>
<pin id="1544" dir="0" index="1" bw="1" slack="0"/>
<pin id="1545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/6 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="xor_ln340_2_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="0"/>
<pin id="1550" dir="0" index="1" bw="1" slack="0"/>
<pin id="1551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/6 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="or_ln340_15_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="0"/>
<pin id="1556" dir="0" index="1" bw="1" slack="0"/>
<pin id="1557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/6 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="select_ln340_6_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="0"/>
<pin id="1562" dir="0" index="1" bw="18" slack="0"/>
<pin id="1563" dir="0" index="2" bw="18" slack="0"/>
<pin id="1564" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/6 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="select_ln388_6_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="1" slack="0"/>
<pin id="1570" dir="0" index="1" bw="18" slack="0"/>
<pin id="1571" dir="0" index="2" bw="18" slack="0"/>
<pin id="1572" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/6 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="y0_V_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="0"/>
<pin id="1578" dir="0" index="1" bw="18" slack="0"/>
<pin id="1579" dir="0" index="2" bw="18" slack="0"/>
<pin id="1580" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y0_V/6 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="deleted_zeros_1_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1586" dir="0" index="1" bw="1" slack="1"/>
<pin id="1587" dir="0" index="2" bw="1" slack="1"/>
<pin id="1588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/7 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="and_ln781_1_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="1"/>
<pin id="1591" dir="0" index="1" bw="1" slack="1"/>
<pin id="1592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/7 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="xor_ln785_3_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="0"/>
<pin id="1595" dir="0" index="1" bw="1" slack="0"/>
<pin id="1596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/7 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="or_ln785_2_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="1" slack="1"/>
<pin id="1601" dir="0" index="1" bw="1" slack="0"/>
<pin id="1602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/7 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="xor_ln785_4_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="1"/>
<pin id="1606" dir="0" index="1" bw="1" slack="0"/>
<pin id="1607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/7 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="overflow_2_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="0"/>
<pin id="1611" dir="0" index="1" bw="1" slack="0"/>
<pin id="1612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/7 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="or_ln786_1_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="0"/>
<pin id="1617" dir="0" index="1" bw="1" slack="1"/>
<pin id="1618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/7 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="xor_ln786_1_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="1" slack="0"/>
<pin id="1622" dir="0" index="1" bw="1" slack="0"/>
<pin id="1623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/7 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="underflow_2_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="1" slack="1"/>
<pin id="1628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/7 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="or_ln340_5_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="0"/>
<pin id="1633" dir="0" index="1" bw="1" slack="0"/>
<pin id="1634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/7 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="or_ln340_7_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="1" slack="1"/>
<pin id="1639" dir="0" index="1" bw="1" slack="0"/>
<pin id="1640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/7 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="or_ln340_6_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="1" slack="0"/>
<pin id="1644" dir="0" index="1" bw="1" slack="0"/>
<pin id="1645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/7 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="select_ln340_2_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="0"/>
<pin id="1650" dir="0" index="1" bw="18" slack="0"/>
<pin id="1651" dir="0" index="2" bw="18" slack="1"/>
<pin id="1652" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/7 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="select_ln388_2_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="0"/>
<pin id="1657" dir="0" index="1" bw="18" slack="0"/>
<pin id="1658" dir="0" index="2" bw="18" slack="1"/>
<pin id="1659" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/7 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="x0_V_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="1" slack="0"/>
<pin id="1664" dir="0" index="1" bw="18" slack="0"/>
<pin id="1665" dir="0" index="2" bw="18" slack="0"/>
<pin id="1666" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V/7 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="rhs_V_3_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="18" slack="0"/>
<pin id="1672" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/7 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="sext_ln61_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="18" slack="1"/>
<pin id="1676" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/7 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="lhs_V_6_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="18" slack="0"/>
<pin id="1679" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_6/8 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="rhs_V_2_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="18" slack="0"/>
<pin id="1683" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/8 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="ret_V_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="18" slack="0"/>
<pin id="1687" dir="0" index="1" bw="18" slack="0"/>
<pin id="1688" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="icmp_ln1495_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="19" slack="0"/>
<pin id="1693" dir="0" index="1" bw="19" slack="0"/>
<pin id="1694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/8 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="icmp_ln61_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="8" slack="0"/>
<pin id="1699" dir="0" index="1" bw="8" slack="0"/>
<pin id="1700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/8 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="and_ln61_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="0"/>
<pin id="1705" dir="0" index="1" bw="1" slack="0"/>
<pin id="1706" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/8 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="iter_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="8" slack="0"/>
<pin id="1711" dir="0" index="1" bw="1" slack="0"/>
<pin id="1712" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/8 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="ret_V_15_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="18" slack="0"/>
<pin id="1717" dir="0" index="1" bw="18" slack="0"/>
<pin id="1718" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_15/8 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="lhs_V_2_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="19" slack="0"/>
<pin id="1723" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/8 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="trunc_ln1192_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="19" slack="0"/>
<pin id="1727" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/8 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="ret_V_16_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="18" slack="1"/>
<pin id="1731" dir="0" index="1" bw="19" slack="0"/>
<pin id="1732" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/8 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="p_Result_26_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="1" slack="0"/>
<pin id="1736" dir="0" index="1" bw="20" slack="0"/>
<pin id="1737" dir="0" index="2" bw="6" slack="0"/>
<pin id="1738" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/8 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="p_Val2_24_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="18" slack="0"/>
<pin id="1744" dir="0" index="1" bw="18" slack="1"/>
<pin id="1745" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/8 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="p_Result_27_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="0"/>
<pin id="1749" dir="0" index="1" bw="18" slack="0"/>
<pin id="1750" dir="0" index="2" bw="6" slack="0"/>
<pin id="1751" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/8 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="p_Result_5_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="2" slack="0"/>
<pin id="1757" dir="0" index="1" bw="20" slack="0"/>
<pin id="1758" dir="0" index="2" bw="6" slack="0"/>
<pin id="1759" dir="0" index="3" bw="6" slack="0"/>
<pin id="1760" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/8 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="icmp_ln785_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="2" slack="0"/>
<pin id="1767" dir="0" index="1" bw="2" slack="0"/>
<pin id="1768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/8 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="or_ln785_5_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="1" slack="0"/>
<pin id="1773" dir="0" index="1" bw="1" slack="0"/>
<pin id="1774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_5/8 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="xor_ln785_8_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="1" slack="0"/>
<pin id="1779" dir="0" index="1" bw="1" slack="0"/>
<pin id="1780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/8 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="overflow_5_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="0"/>
<pin id="1785" dir="0" index="1" bw="1" slack="0"/>
<pin id="1786" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/8 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="xor_ln786_6_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="1" slack="0"/>
<pin id="1791" dir="0" index="1" bw="1" slack="0"/>
<pin id="1792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/8 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="icmp_ln786_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="2" slack="0"/>
<pin id="1797" dir="0" index="1" bw="2" slack="0"/>
<pin id="1798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/8 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="or_ln786_2_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="0"/>
<pin id="1803" dir="0" index="1" bw="1" slack="0"/>
<pin id="1804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/8 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="underflow_7_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="0"/>
<pin id="1809" dir="0" index="1" bw="1" slack="0"/>
<pin id="1810" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_7/8 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="lhs_V_3_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="18" slack="0"/>
<pin id="1815" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/8 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="ret_V_17_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="18" slack="0"/>
<pin id="1819" dir="0" index="1" bw="18" slack="0"/>
<pin id="1820" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_17/8 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="lhs_V_4_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="19" slack="0"/>
<pin id="1825" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/8 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="rhs_V_5_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="18" slack="0"/>
<pin id="1829" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_5/8 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="ret_V_18_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="19" slack="0"/>
<pin id="1833" dir="0" index="1" bw="18" slack="0"/>
<pin id="1834" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_18/8 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="trunc_ln1192_1_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="20" slack="0"/>
<pin id="1839" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/8 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="ret_V_19_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="18" slack="1"/>
<pin id="1843" dir="0" index="1" bw="20" slack="0"/>
<pin id="1844" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/8 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="p_Result_28_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="1" slack="0"/>
<pin id="1848" dir="0" index="1" bw="20" slack="0"/>
<pin id="1849" dir="0" index="2" bw="6" slack="0"/>
<pin id="1850" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/8 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="p_Val2_30_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="18" slack="0"/>
<pin id="1856" dir="0" index="1" bw="18" slack="2"/>
<pin id="1857" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_30/8 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="p_Result_29_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="1" slack="0"/>
<pin id="1861" dir="0" index="1" bw="18" slack="0"/>
<pin id="1862" dir="0" index="2" bw="6" slack="0"/>
<pin id="1863" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/8 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="tmp_2_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="2" slack="0"/>
<pin id="1869" dir="0" index="1" bw="20" slack="0"/>
<pin id="1870" dir="0" index="2" bw="6" slack="0"/>
<pin id="1871" dir="0" index="3" bw="6" slack="0"/>
<pin id="1872" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="icmp_ln785_1_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="2" slack="0"/>
<pin id="1879" dir="0" index="1" bw="2" slack="0"/>
<pin id="1880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785_1/8 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="or_ln785_6_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="1" slack="0"/>
<pin id="1885" dir="0" index="1" bw="1" slack="0"/>
<pin id="1886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_6/8 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="xor_ln785_9_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="0"/>
<pin id="1891" dir="0" index="1" bw="1" slack="0"/>
<pin id="1892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_9/8 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="overflow_6_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="1" slack="0"/>
<pin id="1897" dir="0" index="1" bw="1" slack="0"/>
<pin id="1898" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_6/8 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="xor_ln786_7_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="1" slack="0"/>
<pin id="1903" dir="0" index="1" bw="1" slack="0"/>
<pin id="1904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_7/8 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="icmp_ln786_1_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="2" slack="0"/>
<pin id="1909" dir="0" index="1" bw="2" slack="0"/>
<pin id="1910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786_1/8 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="or_ln786_3_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="0"/>
<pin id="1915" dir="0" index="1" bw="1" slack="0"/>
<pin id="1916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/8 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="underflow_8_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="0"/>
<pin id="1921" dir="0" index="1" bw="1" slack="0"/>
<pin id="1922" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_8/8 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="pixel_out_V_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="24" slack="0"/>
<pin id="1927" dir="0" index="1" bw="8" slack="0"/>
<pin id="1928" dir="0" index="2" bw="8" slack="0"/>
<pin id="1929" dir="0" index="3" bw="1" slack="0"/>
<pin id="1930" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pixel_out_V/8 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="or_ln340_16_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="1"/>
<pin id="1938" dir="0" index="1" bw="1" slack="1"/>
<pin id="1939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_16/9 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="xor_ln340_3_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="1" slack="1"/>
<pin id="1942" dir="0" index="1" bw="1" slack="0"/>
<pin id="1943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/9 "/>
</bind>
</comp>

<comp id="1945" class="1004" name="or_ln340_17_fu_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="1" slack="1"/>
<pin id="1947" dir="0" index="1" bw="1" slack="0"/>
<pin id="1948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_17/9 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="select_ln340_7_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="1" slack="0"/>
<pin id="1952" dir="0" index="1" bw="18" slack="0"/>
<pin id="1953" dir="0" index="2" bw="18" slack="1"/>
<pin id="1954" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/9 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="select_ln388_7_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="1" slack="1"/>
<pin id="1959" dir="0" index="1" bw="18" slack="0"/>
<pin id="1960" dir="0" index="2" bw="18" slack="1"/>
<pin id="1961" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_7/9 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="x_V_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="1" slack="0"/>
<pin id="1965" dir="0" index="1" bw="18" slack="0"/>
<pin id="1966" dir="0" index="2" bw="18" slack="0"/>
<pin id="1967" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/9 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="or_ln340_18_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="1" slack="1"/>
<pin id="1973" dir="0" index="1" bw="1" slack="1"/>
<pin id="1974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_18/9 "/>
</bind>
</comp>

<comp id="1975" class="1004" name="xor_ln340_4_fu_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="1" slack="1"/>
<pin id="1977" dir="0" index="1" bw="1" slack="0"/>
<pin id="1978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/9 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="or_ln340_19_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="1" slack="1"/>
<pin id="1982" dir="0" index="1" bw="1" slack="0"/>
<pin id="1983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_19/9 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="select_ln340_8_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="0"/>
<pin id="1987" dir="0" index="1" bw="18" slack="0"/>
<pin id="1988" dir="0" index="2" bw="18" slack="1"/>
<pin id="1989" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/9 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="select_ln388_8_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="1" slack="1"/>
<pin id="1994" dir="0" index="1" bw="18" slack="0"/>
<pin id="1995" dir="0" index="2" bw="18" slack="1"/>
<pin id="1996" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_8/9 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="y_V_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="0"/>
<pin id="2000" dir="0" index="1" bw="18" slack="0"/>
<pin id="2001" dir="0" index="2" bw="18" slack="0"/>
<pin id="2002" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/9 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="lhs_V_5_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="18" slack="0"/>
<pin id="2008" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/9 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="rhs_V_6_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="18" slack="0"/>
<pin id="2012" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/9 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="ret_V_10_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="18" slack="0"/>
<pin id="2016" dir="0" index="1" bw="18" slack="0"/>
<pin id="2017" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/9 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="r_V_7_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="18" slack="1"/>
<pin id="2022" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/10 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="p_Result_30_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="1" slack="0"/>
<pin id="2025" dir="0" index="1" bw="36" slack="0"/>
<pin id="2026" dir="0" index="2" bw="7" slack="0"/>
<pin id="2027" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/10 "/>
</bind>
</comp>

<comp id="2030" class="1004" name="trunc_ln414_2_fu_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="36" slack="0"/>
<pin id="2032" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_2/10 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="p_Result_9_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="2" slack="0"/>
<pin id="2035" dir="0" index="1" bw="36" slack="0"/>
<pin id="2036" dir="0" index="2" bw="7" slack="0"/>
<pin id="2037" dir="0" index="3" bw="7" slack="0"/>
<pin id="2038" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/10 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="p_Result_s_11_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="3" slack="0"/>
<pin id="2044" dir="0" index="1" bw="36" slack="0"/>
<pin id="2045" dir="0" index="2" bw="7" slack="0"/>
<pin id="2046" dir="0" index="3" bw="7" slack="0"/>
<pin id="2047" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_11/10 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="r_V_9_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="18" slack="1"/>
<pin id="2053" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/10 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="p_Result_33_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="1" slack="0"/>
<pin id="2056" dir="0" index="1" bw="36" slack="0"/>
<pin id="2057" dir="0" index="2" bw="7" slack="0"/>
<pin id="2058" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/10 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="trunc_ln414_3_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="36" slack="0"/>
<pin id="2063" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_3/10 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="p_Result_6_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="2" slack="0"/>
<pin id="2066" dir="0" index="1" bw="36" slack="0"/>
<pin id="2067" dir="0" index="2" bw="7" slack="0"/>
<pin id="2068" dir="0" index="3" bw="7" slack="0"/>
<pin id="2069" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/10 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="p_Result_8_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="3" slack="0"/>
<pin id="2075" dir="0" index="1" bw="36" slack="0"/>
<pin id="2076" dir="0" index="2" bw="7" slack="0"/>
<pin id="2077" dir="0" index="3" bw="7" slack="0"/>
<pin id="2078" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/10 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="r_V_11_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="19" slack="1"/>
<pin id="2084" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_11/10 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="p_Result_36_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="1" slack="0"/>
<pin id="2087" dir="0" index="1" bw="38" slack="0"/>
<pin id="2088" dir="0" index="2" bw="7" slack="0"/>
<pin id="2089" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_36/10 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="trunc_ln414_4_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="38" slack="0"/>
<pin id="2094" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_4/10 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="p_Result_7_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="4" slack="0"/>
<pin id="2097" dir="0" index="1" bw="38" slack="0"/>
<pin id="2098" dir="0" index="2" bw="7" slack="0"/>
<pin id="2099" dir="0" index="3" bw="7" slack="0"/>
<pin id="2100" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/10 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="p_Result_10_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="5" slack="0"/>
<pin id="2106" dir="0" index="1" bw="38" slack="0"/>
<pin id="2107" dir="0" index="2" bw="7" slack="0"/>
<pin id="2108" dir="0" index="3" bw="7" slack="0"/>
<pin id="2109" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10/10 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="p_Val2_32_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="18" slack="0"/>
<pin id="2115" dir="0" index="1" bw="36" slack="1"/>
<pin id="2116" dir="0" index="2" bw="5" slack="0"/>
<pin id="2117" dir="0" index="3" bw="7" slack="0"/>
<pin id="2118" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_32/11 "/>
</bind>
</comp>

<comp id="2122" class="1004" name="p_Result_31_fu_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="1" slack="0"/>
<pin id="2124" dir="0" index="1" bw="36" slack="1"/>
<pin id="2125" dir="0" index="2" bw="7" slack="0"/>
<pin id="2126" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/11 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="icmp_ln414_4_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="15" slack="1"/>
<pin id="2131" dir="0" index="1" bw="15" slack="0"/>
<pin id="2132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_4/11 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="and_ln700_2_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="1" slack="1"/>
<pin id="2136" dir="0" index="1" bw="1" slack="0"/>
<pin id="2137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_2/11 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="zext_ln415_3_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="1" slack="0"/>
<pin id="2141" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/11 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="p_Val2_33_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="1" slack="0"/>
<pin id="2145" dir="0" index="1" bw="18" slack="0"/>
<pin id="2146" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33/11 "/>
</bind>
</comp>

<comp id="2149" class="1004" name="tmp_41_fu_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="1" slack="0"/>
<pin id="2151" dir="0" index="1" bw="18" slack="0"/>
<pin id="2152" dir="0" index="2" bw="6" slack="0"/>
<pin id="2153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="xor_ln416_4_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="1" slack="0"/>
<pin id="2159" dir="0" index="1" bw="1" slack="0"/>
<pin id="2160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_4/11 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="carry_9_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="0"/>
<pin id="2165" dir="0" index="1" bw="1" slack="0"/>
<pin id="2166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_9/11 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="p_Result_32_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="1" slack="0"/>
<pin id="2171" dir="0" index="1" bw="18" slack="0"/>
<pin id="2172" dir="0" index="2" bw="6" slack="0"/>
<pin id="2173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/11 "/>
</bind>
</comp>

<comp id="2177" class="1004" name="Range2_all_ones_4_fu_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="2" slack="1"/>
<pin id="2179" dir="0" index="1" bw="2" slack="0"/>
<pin id="2180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_4/11 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="Range1_all_ones_5_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="3" slack="1"/>
<pin id="2184" dir="0" index="1" bw="3" slack="0"/>
<pin id="2185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_5/11 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="Range1_all_zeros_4_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="3" slack="1"/>
<pin id="2189" dir="0" index="1" bw="3" slack="0"/>
<pin id="2190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_4/11 "/>
</bind>
</comp>

<comp id="2192" class="1004" name="deleted_zeros_4_fu_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="1" slack="0"/>
<pin id="2194" dir="0" index="1" bw="1" slack="0"/>
<pin id="2195" dir="0" index="2" bw="1" slack="0"/>
<pin id="2196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_4/11 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="tmp_43_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="1" slack="0"/>
<pin id="2202" dir="0" index="1" bw="36" slack="1"/>
<pin id="2203" dir="0" index="2" bw="7" slack="0"/>
<pin id="2204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/11 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="xor_ln779_4_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="1" slack="0"/>
<pin id="2209" dir="0" index="1" bw="1" slack="0"/>
<pin id="2210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_4/11 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="and_ln779_4_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="1" slack="0"/>
<pin id="2215" dir="0" index="1" bw="1" slack="0"/>
<pin id="2216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_4/11 "/>
</bind>
</comp>

<comp id="2219" class="1004" name="deleted_ones_5_fu_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="1" slack="0"/>
<pin id="2221" dir="0" index="1" bw="1" slack="0"/>
<pin id="2222" dir="0" index="2" bw="1" slack="0"/>
<pin id="2223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_5/11 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="and_ln781_4_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="1" slack="0"/>
<pin id="2229" dir="0" index="1" bw="1" slack="0"/>
<pin id="2230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_4/11 "/>
</bind>
</comp>

<comp id="2233" class="1004" name="xor_ln785_10_fu_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="1" slack="0"/>
<pin id="2235" dir="0" index="1" bw="1" slack="0"/>
<pin id="2236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_10/11 "/>
</bind>
</comp>

<comp id="2239" class="1004" name="or_ln785_7_fu_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="1" slack="0"/>
<pin id="2241" dir="0" index="1" bw="1" slack="0"/>
<pin id="2242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_7/11 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="xor_ln785_11_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="1" slack="1"/>
<pin id="2247" dir="0" index="1" bw="1" slack="0"/>
<pin id="2248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_11/11 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="overflow_7_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="1" slack="0"/>
<pin id="2252" dir="0" index="1" bw="1" slack="0"/>
<pin id="2253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_7/11 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="and_ln786_12_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="1" slack="0"/>
<pin id="2258" dir="0" index="1" bw="1" slack="0"/>
<pin id="2259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_12/11 "/>
</bind>
</comp>

<comp id="2262" class="1004" name="or_ln786_6_fu_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="1" slack="0"/>
<pin id="2264" dir="0" index="1" bw="1" slack="0"/>
<pin id="2265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_6/11 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="xor_ln786_8_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="1" slack="0"/>
<pin id="2270" dir="0" index="1" bw="1" slack="0"/>
<pin id="2271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_8/11 "/>
</bind>
</comp>

<comp id="2274" class="1004" name="underflow_9_fu_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="1" slack="1"/>
<pin id="2276" dir="0" index="1" bw="1" slack="0"/>
<pin id="2277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_9/11 "/>
</bind>
</comp>

<comp id="2279" class="1004" name="or_ln340_20_fu_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="1" slack="0"/>
<pin id="2281" dir="0" index="1" bw="1" slack="0"/>
<pin id="2282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_20/11 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="p_Val2_35_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="18" slack="0"/>
<pin id="2287" dir="0" index="1" bw="36" slack="1"/>
<pin id="2288" dir="0" index="2" bw="5" slack="0"/>
<pin id="2289" dir="0" index="3" bw="7" slack="0"/>
<pin id="2290" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_35/11 "/>
</bind>
</comp>

<comp id="2294" class="1004" name="p_Result_34_fu_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="1" slack="0"/>
<pin id="2296" dir="0" index="1" bw="36" slack="1"/>
<pin id="2297" dir="0" index="2" bw="7" slack="0"/>
<pin id="2298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_34/11 "/>
</bind>
</comp>

<comp id="2301" class="1004" name="icmp_ln414_5_fu_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="15" slack="1"/>
<pin id="2303" dir="0" index="1" bw="15" slack="0"/>
<pin id="2304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_5/11 "/>
</bind>
</comp>

<comp id="2306" class="1004" name="and_ln700_3_fu_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="1" slack="1"/>
<pin id="2308" dir="0" index="1" bw="1" slack="0"/>
<pin id="2309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_3/11 "/>
</bind>
</comp>

<comp id="2311" class="1004" name="zext_ln415_4_fu_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="1" slack="0"/>
<pin id="2313" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_4/11 "/>
</bind>
</comp>

<comp id="2315" class="1004" name="p_Val2_36_fu_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="1" slack="0"/>
<pin id="2317" dir="0" index="1" bw="18" slack="0"/>
<pin id="2318" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_36/11 "/>
</bind>
</comp>

<comp id="2321" class="1004" name="tmp_46_fu_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="1" slack="0"/>
<pin id="2323" dir="0" index="1" bw="18" slack="0"/>
<pin id="2324" dir="0" index="2" bw="6" slack="0"/>
<pin id="2325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="2329" class="1004" name="xor_ln416_5_fu_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="1" slack="0"/>
<pin id="2331" dir="0" index="1" bw="1" slack="0"/>
<pin id="2332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_5/11 "/>
</bind>
</comp>

<comp id="2335" class="1004" name="carry_11_fu_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="1" slack="0"/>
<pin id="2337" dir="0" index="1" bw="1" slack="0"/>
<pin id="2338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_11/11 "/>
</bind>
</comp>

<comp id="2341" class="1004" name="p_Result_35_fu_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="1" slack="0"/>
<pin id="2343" dir="0" index="1" bw="18" slack="0"/>
<pin id="2344" dir="0" index="2" bw="6" slack="0"/>
<pin id="2345" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_35/11 "/>
</bind>
</comp>

<comp id="2349" class="1004" name="Range2_all_ones_5_fu_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="2" slack="1"/>
<pin id="2351" dir="0" index="1" bw="2" slack="0"/>
<pin id="2352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_5/11 "/>
</bind>
</comp>

<comp id="2354" class="1004" name="Range1_all_ones_6_fu_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="3" slack="1"/>
<pin id="2356" dir="0" index="1" bw="3" slack="0"/>
<pin id="2357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_6/11 "/>
</bind>
</comp>

<comp id="2359" class="1004" name="Range1_all_zeros_5_fu_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="3" slack="1"/>
<pin id="2361" dir="0" index="1" bw="3" slack="0"/>
<pin id="2362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_5/11 "/>
</bind>
</comp>

<comp id="2364" class="1004" name="deleted_zeros_5_fu_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="1" slack="0"/>
<pin id="2366" dir="0" index="1" bw="1" slack="0"/>
<pin id="2367" dir="0" index="2" bw="1" slack="0"/>
<pin id="2368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_5/11 "/>
</bind>
</comp>

<comp id="2372" class="1004" name="tmp_48_fu_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="1" slack="0"/>
<pin id="2374" dir="0" index="1" bw="36" slack="1"/>
<pin id="2375" dir="0" index="2" bw="7" slack="0"/>
<pin id="2376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="2379" class="1004" name="xor_ln779_5_fu_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="1" slack="0"/>
<pin id="2381" dir="0" index="1" bw="1" slack="0"/>
<pin id="2382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_5/11 "/>
</bind>
</comp>

<comp id="2385" class="1004" name="and_ln779_5_fu_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="1" slack="0"/>
<pin id="2387" dir="0" index="1" bw="1" slack="0"/>
<pin id="2388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_5/11 "/>
</bind>
</comp>

<comp id="2391" class="1004" name="deleted_ones_6_fu_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="1" slack="0"/>
<pin id="2393" dir="0" index="1" bw="1" slack="0"/>
<pin id="2394" dir="0" index="2" bw="1" slack="0"/>
<pin id="2395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_6/11 "/>
</bind>
</comp>

<comp id="2399" class="1004" name="and_ln781_5_fu_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="1" slack="0"/>
<pin id="2401" dir="0" index="1" bw="1" slack="0"/>
<pin id="2402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_5/11 "/>
</bind>
</comp>

<comp id="2405" class="1004" name="xor_ln785_12_fu_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="1" slack="0"/>
<pin id="2407" dir="0" index="1" bw="1" slack="0"/>
<pin id="2408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_12/11 "/>
</bind>
</comp>

<comp id="2411" class="1004" name="or_ln785_8_fu_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="1" slack="0"/>
<pin id="2413" dir="0" index="1" bw="1" slack="0"/>
<pin id="2414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_8/11 "/>
</bind>
</comp>

<comp id="2417" class="1004" name="xor_ln785_13_fu_2417">
<pin_list>
<pin id="2418" dir="0" index="0" bw="1" slack="1"/>
<pin id="2419" dir="0" index="1" bw="1" slack="0"/>
<pin id="2420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_13/11 "/>
</bind>
</comp>

<comp id="2422" class="1004" name="overflow_8_fu_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="1" slack="0"/>
<pin id="2424" dir="0" index="1" bw="1" slack="0"/>
<pin id="2425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_8/11 "/>
</bind>
</comp>

<comp id="2428" class="1004" name="and_ln786_14_fu_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="1" slack="0"/>
<pin id="2430" dir="0" index="1" bw="1" slack="0"/>
<pin id="2431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_14/11 "/>
</bind>
</comp>

<comp id="2434" class="1004" name="or_ln786_7_fu_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="1" slack="0"/>
<pin id="2436" dir="0" index="1" bw="1" slack="0"/>
<pin id="2437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_7/11 "/>
</bind>
</comp>

<comp id="2440" class="1004" name="xor_ln786_9_fu_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="1" slack="0"/>
<pin id="2442" dir="0" index="1" bw="1" slack="0"/>
<pin id="2443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_9/11 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="underflow_10_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="1" slack="1"/>
<pin id="2448" dir="0" index="1" bw="1" slack="0"/>
<pin id="2449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_10/11 "/>
</bind>
</comp>

<comp id="2451" class="1004" name="or_ln340_23_fu_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="1" slack="0"/>
<pin id="2453" dir="0" index="1" bw="1" slack="0"/>
<pin id="2454" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_23/11 "/>
</bind>
</comp>

<comp id="2457" class="1004" name="p_Val2_40_fu_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="18" slack="0"/>
<pin id="2459" dir="0" index="1" bw="38" slack="1"/>
<pin id="2460" dir="0" index="2" bw="5" slack="0"/>
<pin id="2461" dir="0" index="3" bw="7" slack="0"/>
<pin id="2462" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_40/11 "/>
</bind>
</comp>

<comp id="2466" class="1004" name="p_Result_37_fu_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="1" slack="0"/>
<pin id="2468" dir="0" index="1" bw="38" slack="1"/>
<pin id="2469" dir="0" index="2" bw="7" slack="0"/>
<pin id="2470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/11 "/>
</bind>
</comp>

<comp id="2473" class="1004" name="icmp_ln414_6_fu_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="15" slack="1"/>
<pin id="2475" dir="0" index="1" bw="15" slack="0"/>
<pin id="2476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_6/11 "/>
</bind>
</comp>

<comp id="2478" class="1004" name="and_ln700_4_fu_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="1" slack="1"/>
<pin id="2480" dir="0" index="1" bw="1" slack="0"/>
<pin id="2481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_4/11 "/>
</bind>
</comp>

<comp id="2483" class="1004" name="zext_ln415_5_fu_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="1" slack="0"/>
<pin id="2485" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_5/11 "/>
</bind>
</comp>

<comp id="2487" class="1004" name="p_Val2_41_fu_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="1" slack="0"/>
<pin id="2489" dir="0" index="1" bw="18" slack="0"/>
<pin id="2490" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_41/11 "/>
</bind>
</comp>

<comp id="2493" class="1004" name="tmp_51_fu_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="1" slack="0"/>
<pin id="2495" dir="0" index="1" bw="18" slack="0"/>
<pin id="2496" dir="0" index="2" bw="6" slack="0"/>
<pin id="2497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/11 "/>
</bind>
</comp>

<comp id="2501" class="1004" name="xor_ln416_6_fu_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="1" slack="0"/>
<pin id="2503" dir="0" index="1" bw="1" slack="0"/>
<pin id="2504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_6/11 "/>
</bind>
</comp>

<comp id="2507" class="1004" name="carry_13_fu_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="1" slack="0"/>
<pin id="2509" dir="0" index="1" bw="1" slack="0"/>
<pin id="2510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_13/11 "/>
</bind>
</comp>

<comp id="2513" class="1004" name="p_Result_38_fu_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="1" slack="0"/>
<pin id="2515" dir="0" index="1" bw="18" slack="0"/>
<pin id="2516" dir="0" index="2" bw="6" slack="0"/>
<pin id="2517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_38/11 "/>
</bind>
</comp>

<comp id="2521" class="1004" name="Range2_all_ones_6_fu_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="4" slack="1"/>
<pin id="2523" dir="0" index="1" bw="4" slack="0"/>
<pin id="2524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_6/11 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="Range1_all_ones_7_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="5" slack="1"/>
<pin id="2528" dir="0" index="1" bw="5" slack="0"/>
<pin id="2529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_7/11 "/>
</bind>
</comp>

<comp id="2531" class="1004" name="Range1_all_zeros_6_fu_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="5" slack="1"/>
<pin id="2533" dir="0" index="1" bw="5" slack="0"/>
<pin id="2534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_6/11 "/>
</bind>
</comp>

<comp id="2536" class="1004" name="deleted_zeros_6_fu_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="1" slack="0"/>
<pin id="2538" dir="0" index="1" bw="1" slack="0"/>
<pin id="2539" dir="0" index="2" bw="1" slack="0"/>
<pin id="2540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_6/11 "/>
</bind>
</comp>

<comp id="2544" class="1004" name="tmp_53_fu_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="1" slack="0"/>
<pin id="2546" dir="0" index="1" bw="38" slack="1"/>
<pin id="2547" dir="0" index="2" bw="7" slack="0"/>
<pin id="2548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/11 "/>
</bind>
</comp>

<comp id="2551" class="1004" name="xor_ln779_6_fu_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="1" slack="0"/>
<pin id="2553" dir="0" index="1" bw="1" slack="0"/>
<pin id="2554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_6/11 "/>
</bind>
</comp>

<comp id="2557" class="1004" name="and_ln779_6_fu_2557">
<pin_list>
<pin id="2558" dir="0" index="0" bw="1" slack="0"/>
<pin id="2559" dir="0" index="1" bw="1" slack="0"/>
<pin id="2560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_6/11 "/>
</bind>
</comp>

<comp id="2563" class="1004" name="deleted_ones_7_fu_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="1" slack="0"/>
<pin id="2565" dir="0" index="1" bw="1" slack="0"/>
<pin id="2566" dir="0" index="2" bw="1" slack="0"/>
<pin id="2567" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_7/11 "/>
</bind>
</comp>

<comp id="2571" class="1004" name="and_ln781_6_fu_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="1" slack="0"/>
<pin id="2573" dir="0" index="1" bw="1" slack="0"/>
<pin id="2574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_6/11 "/>
</bind>
</comp>

<comp id="2577" class="1004" name="xor_ln785_14_fu_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="1" slack="0"/>
<pin id="2579" dir="0" index="1" bw="1" slack="0"/>
<pin id="2580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_14/11 "/>
</bind>
</comp>

<comp id="2583" class="1004" name="or_ln785_9_fu_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="1" slack="0"/>
<pin id="2585" dir="0" index="1" bw="1" slack="0"/>
<pin id="2586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_9/11 "/>
</bind>
</comp>

<comp id="2589" class="1004" name="xor_ln785_15_fu_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="1" slack="1"/>
<pin id="2591" dir="0" index="1" bw="1" slack="0"/>
<pin id="2592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_15/11 "/>
</bind>
</comp>

<comp id="2594" class="1004" name="overflow_9_fu_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="1" slack="0"/>
<pin id="2596" dir="0" index="1" bw="1" slack="0"/>
<pin id="2597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_9/11 "/>
</bind>
</comp>

<comp id="2600" class="1004" name="and_ln786_16_fu_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="1" slack="0"/>
<pin id="2602" dir="0" index="1" bw="1" slack="0"/>
<pin id="2603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_16/11 "/>
</bind>
</comp>

<comp id="2606" class="1004" name="or_ln786_8_fu_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="1" slack="0"/>
<pin id="2608" dir="0" index="1" bw="1" slack="0"/>
<pin id="2609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_8/11 "/>
</bind>
</comp>

<comp id="2612" class="1004" name="xor_ln786_10_fu_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="1" slack="0"/>
<pin id="2614" dir="0" index="1" bw="1" slack="0"/>
<pin id="2615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_10/11 "/>
</bind>
</comp>

<comp id="2618" class="1004" name="underflow_11_fu_2618">
<pin_list>
<pin id="2619" dir="0" index="0" bw="1" slack="1"/>
<pin id="2620" dir="0" index="1" bw="1" slack="0"/>
<pin id="2621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_11/11 "/>
</bind>
</comp>

<comp id="2623" class="1004" name="or_ln340_26_fu_2623">
<pin_list>
<pin id="2624" dir="0" index="0" bw="1" slack="0"/>
<pin id="2625" dir="0" index="1" bw="1" slack="0"/>
<pin id="2626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_26/11 "/>
</bind>
</comp>

<comp id="2629" class="1004" name="or_ln340_21_fu_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="1" slack="1"/>
<pin id="2631" dir="0" index="1" bw="1" slack="1"/>
<pin id="2632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_21/12 "/>
</bind>
</comp>

<comp id="2633" class="1004" name="or_ln340_22_fu_2633">
<pin_list>
<pin id="2634" dir="0" index="0" bw="1" slack="0"/>
<pin id="2635" dir="0" index="1" bw="1" slack="1"/>
<pin id="2636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_22/12 "/>
</bind>
</comp>

<comp id="2638" class="1004" name="select_ln340_9_fu_2638">
<pin_list>
<pin id="2639" dir="0" index="0" bw="1" slack="1"/>
<pin id="2640" dir="0" index="1" bw="18" slack="0"/>
<pin id="2641" dir="0" index="2" bw="18" slack="1"/>
<pin id="2642" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_9/12 "/>
</bind>
</comp>

<comp id="2644" class="1004" name="select_ln388_9_fu_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="1" slack="1"/>
<pin id="2646" dir="0" index="1" bw="18" slack="0"/>
<pin id="2647" dir="0" index="2" bw="18" slack="1"/>
<pin id="2648" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_9/12 "/>
</bind>
</comp>

<comp id="2650" class="1004" name="rsquare_V_fu_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="1" slack="0"/>
<pin id="2652" dir="0" index="1" bw="18" slack="0"/>
<pin id="2653" dir="0" index="2" bw="18" slack="0"/>
<pin id="2654" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rsquare_V/12 "/>
</bind>
</comp>

<comp id="2658" class="1004" name="or_ln340_24_fu_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="1" slack="1"/>
<pin id="2660" dir="0" index="1" bw="1" slack="1"/>
<pin id="2661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_24/12 "/>
</bind>
</comp>

<comp id="2662" class="1004" name="or_ln340_25_fu_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="1" slack="0"/>
<pin id="2664" dir="0" index="1" bw="1" slack="1"/>
<pin id="2665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_25/12 "/>
</bind>
</comp>

<comp id="2667" class="1004" name="select_ln340_10_fu_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="1" slack="1"/>
<pin id="2669" dir="0" index="1" bw="18" slack="0"/>
<pin id="2670" dir="0" index="2" bw="18" slack="1"/>
<pin id="2671" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_10/12 "/>
</bind>
</comp>

<comp id="2673" class="1004" name="select_ln388_10_fu_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="1" slack="1"/>
<pin id="2675" dir="0" index="1" bw="18" slack="0"/>
<pin id="2676" dir="0" index="2" bw="18" slack="1"/>
<pin id="2677" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_10/12 "/>
</bind>
</comp>

<comp id="2679" class="1004" name="isquare_V_fu_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="1" slack="0"/>
<pin id="2681" dir="0" index="1" bw="18" slack="0"/>
<pin id="2682" dir="0" index="2" bw="18" slack="0"/>
<pin id="2683" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="isquare_V/12 "/>
</bind>
</comp>

<comp id="2687" class="1004" name="or_ln340_27_fu_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="1" slack="1"/>
<pin id="2689" dir="0" index="1" bw="1" slack="1"/>
<pin id="2690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_27/12 "/>
</bind>
</comp>

<comp id="2691" class="1004" name="or_ln340_28_fu_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="1" slack="0"/>
<pin id="2693" dir="0" index="1" bw="1" slack="1"/>
<pin id="2694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_28/12 "/>
</bind>
</comp>

<comp id="2696" class="1004" name="select_ln340_11_fu_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="1" slack="1"/>
<pin id="2698" dir="0" index="1" bw="18" slack="0"/>
<pin id="2699" dir="0" index="2" bw="18" slack="1"/>
<pin id="2700" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_11/12 "/>
</bind>
</comp>

<comp id="2702" class="1004" name="select_ln388_11_fu_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="1" slack="1"/>
<pin id="2704" dir="0" index="1" bw="18" slack="0"/>
<pin id="2705" dir="0" index="2" bw="18" slack="1"/>
<pin id="2706" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_11/12 "/>
</bind>
</comp>

<comp id="2708" class="1004" name="zsquare_V_fu_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="1" slack="0"/>
<pin id="2710" dir="0" index="1" bw="18" slack="0"/>
<pin id="2711" dir="0" index="2" bw="18" slack="0"/>
<pin id="2712" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zsquare_V/12 "/>
</bind>
</comp>

<comp id="2716" class="1007" name="r_V_17_fu_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="18" slack="0"/>
<pin id="2718" dir="0" index="1" bw="18" slack="0"/>
<pin id="2719" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/4 "/>
</bind>
</comp>

<comp id="2726" class="1007" name="r_V_15_fu_2726">
<pin_list>
<pin id="2727" dir="0" index="0" bw="18" slack="0"/>
<pin id="2728" dir="0" index="1" bw="18" slack="0"/>
<pin id="2729" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/5 "/>
</bind>
</comp>

<comp id="2733" class="1007" name="r_V_18_fu_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="18" slack="0"/>
<pin id="2735" dir="0" index="1" bw="18" slack="0"/>
<pin id="2736" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="2743" class="1007" name="r_V_19_fu_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="18" slack="0"/>
<pin id="2745" dir="0" index="1" bw="18" slack="0"/>
<pin id="2746" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/10 "/>
</bind>
</comp>

<comp id="2753" class="1007" name="r_V_20_fu_2753">
<pin_list>
<pin id="2754" dir="0" index="0" bw="19" slack="0"/>
<pin id="2755" dir="0" index="1" bw="19" slack="0"/>
<pin id="2756" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/10 "/>
</bind>
</comp>

<comp id="2763" class="1005" name="im_V_read_reg_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="18" slack="5"/>
<pin id="2765" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="im_V_read "/>
</bind>
</comp>

<comp id="2768" class="1005" name="r_V_14_reg_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="36" slack="2"/>
<pin id="2770" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="2775" class="1005" name="p_Result_11_reg_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="1" slack="2"/>
<pin id="2777" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="2781" class="1005" name="p_Val2_4_reg_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="18" slack="2"/>
<pin id="2783" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="2786" class="1005" name="p_Result_12_reg_2786">
<pin_list>
<pin id="2787" dir="0" index="0" bw="1" slack="2"/>
<pin id="2788" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="2791" class="1005" name="xor_ln779_reg_2791">
<pin_list>
<pin id="2792" dir="0" index="0" bw="1" slack="2"/>
<pin id="2793" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln779 "/>
</bind>
</comp>

<comp id="2796" class="1005" name="xor_ln785_reg_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="1" slack="2"/>
<pin id="2798" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln785 "/>
</bind>
</comp>

<comp id="2802" class="1005" name="sext_ln728_reg_2802">
<pin_list>
<pin id="2803" dir="0" index="0" bw="36" slack="5"/>
<pin id="2804" dir="1" index="1" bw="36" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="2807" class="1005" name="r_V_16_reg_2807">
<pin_list>
<pin id="2808" dir="0" index="0" bw="35" slack="2"/>
<pin id="2809" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="2817" class="1005" name="p_Result_18_reg_2817">
<pin_list>
<pin id="2818" dir="0" index="0" bw="1" slack="2"/>
<pin id="2819" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="2823" class="1005" name="p_Result_19_reg_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="1" slack="2"/>
<pin id="2825" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="2828" class="1005" name="xor_ln779_1_reg_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="1" slack="2"/>
<pin id="2830" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln779_1 "/>
</bind>
</comp>

<comp id="2833" class="1005" name="xor_ln785_2_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="1" slack="2"/>
<pin id="2835" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln785_2 "/>
</bind>
</comp>

<comp id="2839" class="1005" name="rhs_V_1_reg_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="19" slack="5"/>
<pin id="2841" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="rhs_V_1 "/>
</bind>
</comp>

<comp id="2844" class="1005" name="add_ln25_reg_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="15" slack="0"/>
<pin id="2846" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="2852" class="1005" name="row_reg_2852">
<pin_list>
<pin id="2853" dir="0" index="0" bw="10" slack="0"/>
<pin id="2854" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="2857" class="1005" name="tmp_last_V_reg_2857">
<pin_list>
<pin id="2858" dir="0" index="0" bw="1" slack="6"/>
<pin id="2859" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="2862" class="1005" name="ret_V_13_reg_2862">
<pin_list>
<pin id="2863" dir="0" index="0" bw="15" slack="1"/>
<pin id="2864" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_13 "/>
</bind>
</comp>

<comp id="2867" class="1005" name="tmp_13_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="1" slack="1"/>
<pin id="2869" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2872" class="1005" name="p_Result_17_reg_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="1" slack="1"/>
<pin id="2874" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="2878" class="1005" name="sext_ln703_1_reg_2878">
<pin_list>
<pin id="2879" dir="0" index="0" bw="18" slack="1"/>
<pin id="2880" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_1 "/>
</bind>
</comp>

<comp id="2887" class="1005" name="col_reg_2887">
<pin_list>
<pin id="2888" dir="0" index="0" bw="10" slack="0"/>
<pin id="2889" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="2892" class="1005" name="tmp_user_V_reg_2892">
<pin_list>
<pin id="2893" dir="0" index="0" bw="1" slack="5"/>
<pin id="2894" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="2897" class="1005" name="p_Val2_5_reg_2897">
<pin_list>
<pin id="2898" dir="0" index="0" bw="18" slack="1"/>
<pin id="2899" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="2903" class="1005" name="and_ln781_reg_2903">
<pin_list>
<pin id="2904" dir="0" index="0" bw="1" slack="1"/>
<pin id="2905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781 "/>
</bind>
</comp>

<comp id="2908" class="1005" name="and_ln786_reg_2908">
<pin_list>
<pin id="2909" dir="0" index="0" bw="1" slack="1"/>
<pin id="2910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="2913" class="1005" name="underflow_1_reg_2913">
<pin_list>
<pin id="2914" dir="0" index="0" bw="1" slack="1"/>
<pin id="2915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_1 "/>
</bind>
</comp>

<comp id="2918" class="1005" name="or_ln340_2_reg_2918">
<pin_list>
<pin id="2919" dir="0" index="0" bw="1" slack="1"/>
<pin id="2920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_2 "/>
</bind>
</comp>

<comp id="2923" class="1005" name="imag_top_V_reg_2923">
<pin_list>
<pin id="2924" dir="0" index="0" bw="18" slack="1"/>
<pin id="2925" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imag_top_V "/>
</bind>
</comp>

<comp id="2928" class="1005" name="imag_btm_V_reg_2928">
<pin_list>
<pin id="2929" dir="0" index="0" bw="18" slack="1"/>
<pin id="2930" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imag_btm_V "/>
</bind>
</comp>

<comp id="2933" class="1005" name="real_top_V_reg_2933">
<pin_list>
<pin id="2934" dir="0" index="0" bw="18" slack="1"/>
<pin id="2935" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="real_top_V "/>
</bind>
</comp>

<comp id="2938" class="1005" name="real_btm_V_reg_2938">
<pin_list>
<pin id="2939" dir="0" index="0" bw="18" slack="1"/>
<pin id="2940" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="real_btm_V "/>
</bind>
</comp>

<comp id="2943" class="1005" name="r_V_17_reg_2943">
<pin_list>
<pin id="2944" dir="0" index="0" bw="36" slack="1"/>
<pin id="2945" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="2950" class="1005" name="p_Result_21_reg_2950">
<pin_list>
<pin id="2951" dir="0" index="0" bw="1" slack="1"/>
<pin id="2952" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_21 "/>
</bind>
</comp>

<comp id="2957" class="1005" name="trunc_ln414_1_reg_2957">
<pin_list>
<pin id="2958" dir="0" index="0" bw="15" slack="1"/>
<pin id="2959" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="2962" class="1005" name="p_Result_3_reg_2962">
<pin_list>
<pin id="2963" dir="0" index="0" bw="2" slack="1"/>
<pin id="2964" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="2967" class="1005" name="p_Result_4_reg_2967">
<pin_list>
<pin id="2968" dir="0" index="0" bw="3" slack="1"/>
<pin id="2969" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="2973" class="1005" name="r_V_15_reg_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="36" slack="1"/>
<pin id="2975" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="2978" class="1005" name="trunc_ln414_reg_2978">
<pin_list>
<pin id="2979" dir="0" index="0" bw="15" slack="1"/>
<pin id="2980" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="2983" class="1005" name="p_Val2_15_reg_2983">
<pin_list>
<pin id="2984" dir="0" index="0" bw="18" slack="1"/>
<pin id="2985" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="2989" class="1005" name="and_ln781_3_reg_2989">
<pin_list>
<pin id="2990" dir="0" index="0" bw="1" slack="1"/>
<pin id="2991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_3 "/>
</bind>
</comp>

<comp id="2994" class="1005" name="xor_ln785_7_reg_2994">
<pin_list>
<pin id="2995" dir="0" index="0" bw="1" slack="1"/>
<pin id="2996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_7 "/>
</bind>
</comp>

<comp id="2999" class="1005" name="and_ln786_7_reg_2999">
<pin_list>
<pin id="3000" dir="0" index="0" bw="1" slack="1"/>
<pin id="3001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_7 "/>
</bind>
</comp>

<comp id="3004" class="1005" name="underflow_5_reg_3004">
<pin_list>
<pin id="3005" dir="0" index="0" bw="1" slack="1"/>
<pin id="3006" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_5 "/>
</bind>
</comp>

<comp id="3009" class="1005" name="or_ln340_12_reg_3009">
<pin_list>
<pin id="3010" dir="0" index="0" bw="1" slack="1"/>
<pin id="3011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_12 "/>
</bind>
</comp>

<comp id="3014" class="1005" name="p_Result_14_reg_3014">
<pin_list>
<pin id="3015" dir="0" index="0" bw="1" slack="1"/>
<pin id="3016" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="3020" class="1005" name="p_Val2_9_reg_3020">
<pin_list>
<pin id="3021" dir="0" index="0" bw="18" slack="1"/>
<pin id="3022" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="3026" class="1005" name="carry_3_reg_3026">
<pin_list>
<pin id="3027" dir="0" index="0" bw="1" slack="1"/>
<pin id="3028" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_3 "/>
</bind>
</comp>

<comp id="3032" class="1005" name="p_Result_16_reg_3032">
<pin_list>
<pin id="3033" dir="0" index="0" bw="1" slack="1"/>
<pin id="3034" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="3037" class="1005" name="Range1_all_ones_1_reg_3037">
<pin_list>
<pin id="3038" dir="0" index="0" bw="1" slack="1"/>
<pin id="3039" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="3043" class="1005" name="Range1_all_zeros_1_reg_3043">
<pin_list>
<pin id="3044" dir="0" index="0" bw="1" slack="1"/>
<pin id="3045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="3048" class="1005" name="and_ln786_2_reg_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="1" slack="1"/>
<pin id="3050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_2 "/>
</bind>
</comp>

<comp id="3054" class="1005" name="y0_V_reg_3054">
<pin_list>
<pin id="3055" dir="0" index="0" bw="18" slack="1"/>
<pin id="3056" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="y0_V "/>
</bind>
</comp>

<comp id="3060" class="1005" name="x0_V_reg_3060">
<pin_list>
<pin id="3061" dir="0" index="0" bw="18" slack="1"/>
<pin id="3062" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x0_V "/>
</bind>
</comp>

<comp id="3065" class="1005" name="rhs_V_3_reg_3065">
<pin_list>
<pin id="3066" dir="0" index="0" bw="20" slack="1"/>
<pin id="3067" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_3 "/>
</bind>
</comp>

<comp id="3070" class="1005" name="sext_ln61_reg_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="20" slack="1"/>
<pin id="3072" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61 "/>
</bind>
</comp>

<comp id="3078" class="1005" name="iter_reg_3078">
<pin_list>
<pin id="3079" dir="0" index="0" bw="8" slack="0"/>
<pin id="3080" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="3083" class="1005" name="p_Val2_24_reg_3083">
<pin_list>
<pin id="3084" dir="0" index="0" bw="18" slack="1"/>
<pin id="3085" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_24 "/>
</bind>
</comp>

<comp id="3089" class="1005" name="overflow_5_reg_3089">
<pin_list>
<pin id="3090" dir="0" index="0" bw="1" slack="1"/>
<pin id="3091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_5 "/>
</bind>
</comp>

<comp id="3095" class="1005" name="underflow_7_reg_3095">
<pin_list>
<pin id="3096" dir="0" index="0" bw="1" slack="1"/>
<pin id="3097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_7 "/>
</bind>
</comp>

<comp id="3102" class="1005" name="p_Val2_30_reg_3102">
<pin_list>
<pin id="3103" dir="0" index="0" bw="18" slack="1"/>
<pin id="3104" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="3108" class="1005" name="overflow_6_reg_3108">
<pin_list>
<pin id="3109" dir="0" index="0" bw="1" slack="1"/>
<pin id="3110" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_6 "/>
</bind>
</comp>

<comp id="3114" class="1005" name="underflow_8_reg_3114">
<pin_list>
<pin id="3115" dir="0" index="0" bw="1" slack="1"/>
<pin id="3116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_8 "/>
</bind>
</comp>

<comp id="3121" class="1005" name="pixel_out_V_reg_3121">
<pin_list>
<pin id="3122" dir="0" index="0" bw="24" slack="1"/>
<pin id="3123" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pixel_out_V "/>
</bind>
</comp>

<comp id="3126" class="1005" name="x_V_reg_3126">
<pin_list>
<pin id="3127" dir="0" index="0" bw="18" slack="1"/>
<pin id="3128" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="3131" class="1005" name="y_V_reg_3131">
<pin_list>
<pin id="3132" dir="0" index="0" bw="18" slack="1"/>
<pin id="3133" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="3136" class="1005" name="ret_V_10_reg_3136">
<pin_list>
<pin id="3137" dir="0" index="0" bw="19" slack="1"/>
<pin id="3138" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="3141" class="1005" name="r_V_18_reg_3141">
<pin_list>
<pin id="3142" dir="0" index="0" bw="36" slack="1"/>
<pin id="3143" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="3148" class="1005" name="p_Result_30_reg_3148">
<pin_list>
<pin id="3149" dir="0" index="0" bw="1" slack="1"/>
<pin id="3150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_30 "/>
</bind>
</comp>

<comp id="3155" class="1005" name="trunc_ln414_2_reg_3155">
<pin_list>
<pin id="3156" dir="0" index="0" bw="15" slack="1"/>
<pin id="3157" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_2 "/>
</bind>
</comp>

<comp id="3160" class="1005" name="p_Result_9_reg_3160">
<pin_list>
<pin id="3161" dir="0" index="0" bw="2" slack="1"/>
<pin id="3162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="3165" class="1005" name="p_Result_s_11_reg_3165">
<pin_list>
<pin id="3166" dir="0" index="0" bw="3" slack="1"/>
<pin id="3167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_11 "/>
</bind>
</comp>

<comp id="3171" class="1005" name="r_V_19_reg_3171">
<pin_list>
<pin id="3172" dir="0" index="0" bw="36" slack="1"/>
<pin id="3173" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="3178" class="1005" name="p_Result_33_reg_3178">
<pin_list>
<pin id="3179" dir="0" index="0" bw="1" slack="1"/>
<pin id="3180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33 "/>
</bind>
</comp>

<comp id="3185" class="1005" name="trunc_ln414_3_reg_3185">
<pin_list>
<pin id="3186" dir="0" index="0" bw="15" slack="1"/>
<pin id="3187" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_3 "/>
</bind>
</comp>

<comp id="3190" class="1005" name="p_Result_6_reg_3190">
<pin_list>
<pin id="3191" dir="0" index="0" bw="2" slack="1"/>
<pin id="3192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="3195" class="1005" name="p_Result_8_reg_3195">
<pin_list>
<pin id="3196" dir="0" index="0" bw="3" slack="1"/>
<pin id="3197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="3201" class="1005" name="r_V_20_reg_3201">
<pin_list>
<pin id="3202" dir="0" index="0" bw="38" slack="1"/>
<pin id="3203" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="3208" class="1005" name="p_Result_36_reg_3208">
<pin_list>
<pin id="3209" dir="0" index="0" bw="1" slack="1"/>
<pin id="3210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_36 "/>
</bind>
</comp>

<comp id="3215" class="1005" name="trunc_ln414_4_reg_3215">
<pin_list>
<pin id="3216" dir="0" index="0" bw="15" slack="1"/>
<pin id="3217" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_4 "/>
</bind>
</comp>

<comp id="3220" class="1005" name="p_Result_7_reg_3220">
<pin_list>
<pin id="3221" dir="0" index="0" bw="4" slack="1"/>
<pin id="3222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="3225" class="1005" name="p_Result_10_reg_3225">
<pin_list>
<pin id="3226" dir="0" index="0" bw="5" slack="1"/>
<pin id="3227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="3231" class="1005" name="p_Val2_33_reg_3231">
<pin_list>
<pin id="3232" dir="0" index="0" bw="18" slack="1"/>
<pin id="3233" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="3237" class="1005" name="and_ln781_4_reg_3237">
<pin_list>
<pin id="3238" dir="0" index="0" bw="1" slack="1"/>
<pin id="3239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_4 "/>
</bind>
</comp>

<comp id="3242" class="1005" name="xor_ln785_11_reg_3242">
<pin_list>
<pin id="3243" dir="0" index="0" bw="1" slack="1"/>
<pin id="3244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_11 "/>
</bind>
</comp>

<comp id="3247" class="1005" name="and_ln786_12_reg_3247">
<pin_list>
<pin id="3248" dir="0" index="0" bw="1" slack="1"/>
<pin id="3249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_12 "/>
</bind>
</comp>

<comp id="3252" class="1005" name="underflow_9_reg_3252">
<pin_list>
<pin id="3253" dir="0" index="0" bw="1" slack="1"/>
<pin id="3254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_9 "/>
</bind>
</comp>

<comp id="3257" class="1005" name="or_ln340_20_reg_3257">
<pin_list>
<pin id="3258" dir="0" index="0" bw="1" slack="1"/>
<pin id="3259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_20 "/>
</bind>
</comp>

<comp id="3262" class="1005" name="p_Val2_36_reg_3262">
<pin_list>
<pin id="3263" dir="0" index="0" bw="18" slack="1"/>
<pin id="3264" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_36 "/>
</bind>
</comp>

<comp id="3268" class="1005" name="and_ln781_5_reg_3268">
<pin_list>
<pin id="3269" dir="0" index="0" bw="1" slack="1"/>
<pin id="3270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_5 "/>
</bind>
</comp>

<comp id="3273" class="1005" name="xor_ln785_13_reg_3273">
<pin_list>
<pin id="3274" dir="0" index="0" bw="1" slack="1"/>
<pin id="3275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_13 "/>
</bind>
</comp>

<comp id="3278" class="1005" name="and_ln786_14_reg_3278">
<pin_list>
<pin id="3279" dir="0" index="0" bw="1" slack="1"/>
<pin id="3280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_14 "/>
</bind>
</comp>

<comp id="3283" class="1005" name="underflow_10_reg_3283">
<pin_list>
<pin id="3284" dir="0" index="0" bw="1" slack="1"/>
<pin id="3285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_10 "/>
</bind>
</comp>

<comp id="3288" class="1005" name="or_ln340_23_reg_3288">
<pin_list>
<pin id="3289" dir="0" index="0" bw="1" slack="1"/>
<pin id="3290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_23 "/>
</bind>
</comp>

<comp id="3293" class="1005" name="p_Val2_41_reg_3293">
<pin_list>
<pin id="3294" dir="0" index="0" bw="18" slack="1"/>
<pin id="3295" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_41 "/>
</bind>
</comp>

<comp id="3299" class="1005" name="and_ln781_6_reg_3299">
<pin_list>
<pin id="3300" dir="0" index="0" bw="1" slack="1"/>
<pin id="3301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_6 "/>
</bind>
</comp>

<comp id="3304" class="1005" name="xor_ln785_15_reg_3304">
<pin_list>
<pin id="3305" dir="0" index="0" bw="1" slack="1"/>
<pin id="3306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_15 "/>
</bind>
</comp>

<comp id="3309" class="1005" name="and_ln786_16_reg_3309">
<pin_list>
<pin id="3310" dir="0" index="0" bw="1" slack="1"/>
<pin id="3311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_16 "/>
</bind>
</comp>

<comp id="3314" class="1005" name="underflow_11_reg_3314">
<pin_list>
<pin id="3315" dir="0" index="0" bw="1" slack="1"/>
<pin id="3316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_11 "/>
</bind>
</comp>

<comp id="3319" class="1005" name="or_ln340_26_reg_3319">
<pin_list>
<pin id="3320" dir="0" index="0" bw="1" slack="1"/>
<pin id="3321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_26 "/>
</bind>
</comp>

<comp id="3324" class="1005" name="rsquare_V_reg_3324">
<pin_list>
<pin id="3325" dir="0" index="0" bw="18" slack="1"/>
<pin id="3326" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="rsquare_V "/>
</bind>
</comp>

<comp id="3329" class="1005" name="isquare_V_reg_3329">
<pin_list>
<pin id="3330" dir="0" index="0" bw="18" slack="1"/>
<pin id="3331" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="isquare_V "/>
</bind>
</comp>

<comp id="3334" class="1005" name="zsquare_V_reg_3334">
<pin_list>
<pin id="3335" dir="0" index="0" bw="18" slack="1"/>
<pin id="3336" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zsquare_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="231"><net_src comp="174" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="214" pin=5"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="214" pin=6"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="214" pin=7"/></net>

<net id="239"><net_src comp="176" pin="0"/><net_sink comp="214" pin=9"/></net>

<net id="240"><net_src comp="176" pin="0"/><net_sink comp="214" pin=10"/></net>

<net id="241"><net_src comp="178" pin="0"/><net_sink comp="214" pin=13"/></net>

<net id="242"><net_src comp="178" pin="0"/><net_sink comp="214" pin=14"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="156" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="156" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="156" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="158" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="196" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="196" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="337" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="353" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="353" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="353" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="359" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="208" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="196" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="72" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="429" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="74" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="429" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="436" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="66" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="202" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="259" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="247" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="247" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="88" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="247" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="96" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="259" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="98" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="259" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="492" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="270" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="104" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="270" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="88" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="270" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="243" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="78" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="547"><net_src comp="540" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="108" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="110" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="112" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="110" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="558" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="112" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="596"><net_src comp="114" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="76" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="56" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="590" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="116" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="118" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="64" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="613"><net_src comp="56" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="618"><net_src comp="605" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="120" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="605" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="122" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="577" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="614" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="620" pin="2"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="599" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="577" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="614" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="577" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="614" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="626" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="66" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="582" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="582" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="639" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="647" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="665" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="100" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="102" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="66" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="699" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="699" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="732"><net_src comp="717" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="124" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="739"><net_src comp="712" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="126" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="722" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="727" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="734" pin="3"/><net_sink comp="741" pin=2"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="108" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="128" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="130" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="771"><net_src comp="62" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="777"><net_src comp="132" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="763" pin="4"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="758" pin="2"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="74" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="62" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="780" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="66" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="74" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="76" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="134" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="64" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="813"><net_src comp="76" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="818"><net_src comp="805" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="116" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="805" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="136" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="793" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="814" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="820" pin="2"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="798" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="844"><net_src comp="793" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="834" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="814" pin="2"/><net_sink comp="839" pin=2"/></net>

<net id="851"><net_src comp="793" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="814" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="826" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="66" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="322" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="853" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="322" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="839" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="847" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="870" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="66" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="888" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="865" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="870" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="899" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="847" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="893" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="124" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="772" pin="3"/><net_sink comp="910" pin=2"/></net>

<net id="923"><net_src comp="888" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="126" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="772" pin="3"/><net_sink comp="918" pin=2"/></net>

<net id="931"><net_src comp="904" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="910" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="918" pin="3"/><net_sink comp="926" pin=2"/></net>

<net id="939"><net_src comp="140" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="266" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="142" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="947"><net_src comp="144" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="266" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="122" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="953"><net_src comp="942" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="934" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="950" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="954" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="98" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="971"><net_src comp="100" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="954" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="102" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="980"><net_src comp="146" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="148" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="266" pin="1"/><net_sink comp="974" pin=2"/></net>

<net id="983"><net_src comp="122" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="988"><net_src comp="934" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="974" pin="4"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="100" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="984" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="102" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1007"><net_src comp="100" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="960" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="102" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1014"><net_src comp="994" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1002" pin="3"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="966" pin="3"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="1002" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="994" pin="3"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="966" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="66" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="1016" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1022" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="966" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="1040" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="124" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="990" pin="1"/><net_sink comp="1052" pin=2"/></net>

<net id="1065"><net_src comp="1028" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="990" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="126" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1073"><net_src comp="1046" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="1052" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="1060" pin="3"/><net_sink comp="1068" pin=2"/></net>

<net id="1084"><net_src comp="1076" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1090"><net_src comp="124" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1096"><net_src comp="126" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1102"><net_src comp="1080" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="1085" pin="3"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="1091" pin="3"/><net_sink comp="1097" pin=2"/></net>

<net id="1116"><net_src comp="54" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="56" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1127"><net_src comp="114" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="76" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1129"><net_src comp="56" pin="0"/><net_sink comp="1121" pin=3"/></net>

<net id="1136"><net_src comp="118" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="64" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="56" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1154"><net_src comp="58" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="60" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1156"><net_src comp="62" pin="0"/><net_sink comp="1148" pin=3"/></net>

<net id="1162"><net_src comp="54" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="62" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1168"><net_src comp="52" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1173"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1177"><net_src comp="1169" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1182"><net_src comp="1174" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1148" pin="4"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="110" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="112" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1196"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="66" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1202"><net_src comp="1157" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1209"><net_src comp="110" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="1178" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="112" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1216"><net_src comp="116" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1221"><net_src comp="120" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1226"><net_src comp="122" pin="0"/><net_sink comp="1222" pin=1"/></net>

<net id="1232"><net_src comp="1198" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1233"><net_src comp="1217" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1234"><net_src comp="1222" pin="2"/><net_sink comp="1227" pin=2"/></net>

<net id="1240"><net_src comp="54" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="64" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1246"><net_src comp="1235" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="66" pin="0"/><net_sink comp="1242" pin=1"/></net>

<net id="1252"><net_src comp="1212" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=1"/></net>

<net id="1259"><net_src comp="1198" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="1217" pin="2"/><net_sink comp="1254" pin=2"/></net>

<net id="1266"><net_src comp="1198" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="1217" pin="2"/><net_sink comp="1262" pin=1"/></net>

<net id="1272"><net_src comp="1227" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="66" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="1204" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1284"><net_src comp="66" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1289"><net_src comp="1274" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1280" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="1204" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1254" pin="3"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="1262" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=1"/></net>

<net id="1307"><net_src comp="1297" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="66" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1313"><net_src comp="1303" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1318"><net_src comp="1309" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="1285" pin="2"/><net_sink comp="1314" pin=1"/></net>

<net id="1329"><net_src comp="54" pin="0"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="1320" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="56" pin="0"/><net_sink comp="1324" pin=2"/></net>

<net id="1338"><net_src comp="58" pin="0"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="1320" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1340"><net_src comp="60" pin="0"/><net_sink comp="1332" pin=2"/></net>

<net id="1341"><net_src comp="62" pin="0"/><net_sink comp="1332" pin=3"/></net>

<net id="1347"><net_src comp="54" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1348"><net_src comp="1320" pin="2"/><net_sink comp="1342" pin=1"/></net>

<net id="1349"><net_src comp="62" pin="0"/><net_sink comp="1342" pin=2"/></net>

<net id="1354"><net_src comp="52" pin="0"/><net_sink comp="1350" pin=1"/></net>

<net id="1359"><net_src comp="1324" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="1350" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1364"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1369"><net_src comp="1361" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1332" pin="4"/><net_sink comp="1365" pin=1"/></net>

<net id="1376"><net_src comp="110" pin="0"/><net_sink comp="1371" pin=0"/></net>

<net id="1377"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=1"/></net>

<net id="1378"><net_src comp="112" pin="0"/><net_sink comp="1371" pin=2"/></net>

<net id="1383"><net_src comp="1371" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="66" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1389"><net_src comp="1342" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="1379" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1396"><net_src comp="110" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1397"><net_src comp="1365" pin="2"/><net_sink comp="1391" pin=1"/></net>

<net id="1398"><net_src comp="112" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1405"><net_src comp="114" pin="0"/><net_sink comp="1399" pin=0"/></net>

<net id="1406"><net_src comp="1320" pin="2"/><net_sink comp="1399" pin=1"/></net>

<net id="1407"><net_src comp="76" pin="0"/><net_sink comp="1399" pin=2"/></net>

<net id="1408"><net_src comp="56" pin="0"/><net_sink comp="1399" pin=3"/></net>

<net id="1413"><net_src comp="1399" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="116" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1421"><net_src comp="118" pin="0"/><net_sink comp="1415" pin=0"/></net>

<net id="1422"><net_src comp="1320" pin="2"/><net_sink comp="1415" pin=1"/></net>

<net id="1423"><net_src comp="64" pin="0"/><net_sink comp="1415" pin=2"/></net>

<net id="1424"><net_src comp="56" pin="0"/><net_sink comp="1415" pin=3"/></net>

<net id="1429"><net_src comp="1415" pin="4"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="120" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="1415" pin="4"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="122" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1442"><net_src comp="54" pin="0"/><net_sink comp="1437" pin=0"/></net>

<net id="1443"><net_src comp="1320" pin="2"/><net_sink comp="1437" pin=1"/></net>

<net id="1444"><net_src comp="64" pin="0"/><net_sink comp="1437" pin=2"/></net>

<net id="1449"><net_src comp="1437" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="66" pin="0"/><net_sink comp="1445" pin=1"/></net>

<net id="1455"><net_src comp="1409" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1445" pin="2"/><net_sink comp="1451" pin=1"/></net>

<net id="1462"><net_src comp="1385" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="1425" pin="2"/><net_sink comp="1457" pin=2"/></net>

<net id="1469"><net_src comp="1391" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1470"><net_src comp="1457" pin="3"/><net_sink comp="1465" pin=1"/></net>

<net id="1479"><net_src comp="1471" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1485"><net_src comp="124" pin="0"/><net_sink comp="1480" pin=1"/></net>

<net id="1491"><net_src comp="126" pin="0"/><net_sink comp="1486" pin=1"/></net>

<net id="1497"><net_src comp="1475" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1498"><net_src comp="1480" pin="3"/><net_sink comp="1492" pin=1"/></net>

<net id="1499"><net_src comp="1486" pin="3"/><net_sink comp="1492" pin=2"/></net>

<net id="1503"><net_src comp="1492" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1508"><net_src comp="1500" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1514"><net_src comp="150" pin="0"/><net_sink comp="1509" pin=0"/></net>

<net id="1515"><net_src comp="1504" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1516"><net_src comp="152" pin="0"/><net_sink comp="1509" pin=2"/></net>

<net id="1521"><net_src comp="1492" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1527"><net_src comp="110" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="1517" pin="2"/><net_sink comp="1522" pin=1"/></net>

<net id="1529"><net_src comp="112" pin="0"/><net_sink comp="1522" pin=2"/></net>

<net id="1534"><net_src comp="1522" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="66" pin="0"/><net_sink comp="1530" pin=1"/></net>

<net id="1540"><net_src comp="1509" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="1530" pin="2"/><net_sink comp="1536" pin=1"/></net>

<net id="1546"><net_src comp="1509" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="1522" pin="3"/><net_sink comp="1542" pin=1"/></net>

<net id="1552"><net_src comp="1509" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1553"><net_src comp="66" pin="0"/><net_sink comp="1548" pin=1"/></net>

<net id="1558"><net_src comp="1522" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="1548" pin="2"/><net_sink comp="1554" pin=1"/></net>

<net id="1565"><net_src comp="1542" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1566"><net_src comp="124" pin="0"/><net_sink comp="1560" pin=1"/></net>

<net id="1567"><net_src comp="1517" pin="2"/><net_sink comp="1560" pin=2"/></net>

<net id="1573"><net_src comp="1536" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1574"><net_src comp="126" pin="0"/><net_sink comp="1568" pin=1"/></net>

<net id="1575"><net_src comp="1517" pin="2"/><net_sink comp="1568" pin=2"/></net>

<net id="1581"><net_src comp="1554" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1582"><net_src comp="1560" pin="3"/><net_sink comp="1576" pin=1"/></net>

<net id="1583"><net_src comp="1568" pin="3"/><net_sink comp="1576" pin=2"/></net>

<net id="1597"><net_src comp="1584" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1598"><net_src comp="66" pin="0"/><net_sink comp="1593" pin=1"/></net>

<net id="1603"><net_src comp="1593" pin="2"/><net_sink comp="1599" pin=1"/></net>

<net id="1608"><net_src comp="66" pin="0"/><net_sink comp="1604" pin=1"/></net>

<net id="1613"><net_src comp="1599" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1614"><net_src comp="1604" pin="2"/><net_sink comp="1609" pin=1"/></net>

<net id="1619"><net_src comp="1589" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1624"><net_src comp="1615" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1625"><net_src comp="66" pin="0"/><net_sink comp="1620" pin=1"/></net>

<net id="1630"><net_src comp="1620" pin="2"/><net_sink comp="1626" pin=1"/></net>

<net id="1635"><net_src comp="1626" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1636"><net_src comp="1609" pin="2"/><net_sink comp="1631" pin=1"/></net>

<net id="1641"><net_src comp="1604" pin="2"/><net_sink comp="1637" pin=1"/></net>

<net id="1646"><net_src comp="1637" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1647"><net_src comp="1589" pin="2"/><net_sink comp="1642" pin=1"/></net>

<net id="1653"><net_src comp="1631" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1654"><net_src comp="124" pin="0"/><net_sink comp="1648" pin=1"/></net>

<net id="1660"><net_src comp="1626" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1661"><net_src comp="126" pin="0"/><net_sink comp="1655" pin=1"/></net>

<net id="1667"><net_src comp="1642" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1668"><net_src comp="1648" pin="3"/><net_sink comp="1662" pin=1"/></net>

<net id="1669"><net_src comp="1655" pin="3"/><net_sink comp="1662" pin=2"/></net>

<net id="1673"><net_src comp="1662" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1680"><net_src comp="282" pin="4"/><net_sink comp="1677" pin=0"/></net>

<net id="1684"><net_src comp="293" pin="4"/><net_sink comp="1681" pin=0"/></net>

<net id="1689"><net_src comp="1681" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1690"><net_src comp="1677" pin="1"/><net_sink comp="1685" pin=1"/></net>

<net id="1695"><net_src comp="1685" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1696"><net_src comp="160" pin="0"/><net_sink comp="1691" pin=1"/></net>

<net id="1701"><net_src comp="315" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1702"><net_src comp="162" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1707"><net_src comp="1691" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="1697" pin="2"/><net_sink comp="1703" pin=1"/></net>

<net id="1713"><net_src comp="315" pin="4"/><net_sink comp="1709" pin=0"/></net>

<net id="1714"><net_src comp="164" pin="0"/><net_sink comp="1709" pin=1"/></net>

<net id="1719"><net_src comp="1677" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1720"><net_src comp="1681" pin="1"/><net_sink comp="1715" pin=1"/></net>

<net id="1724"><net_src comp="1715" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1728"><net_src comp="1715" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1733"><net_src comp="1721" pin="1"/><net_sink comp="1729" pin=1"/></net>

<net id="1739"><net_src comp="166" pin="0"/><net_sink comp="1734" pin=0"/></net>

<net id="1740"><net_src comp="1729" pin="2"/><net_sink comp="1734" pin=1"/></net>

<net id="1741"><net_src comp="168" pin="0"/><net_sink comp="1734" pin=2"/></net>

<net id="1746"><net_src comp="1725" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="1752"><net_src comp="110" pin="0"/><net_sink comp="1747" pin=0"/></net>

<net id="1753"><net_src comp="1742" pin="2"/><net_sink comp="1747" pin=1"/></net>

<net id="1754"><net_src comp="112" pin="0"/><net_sink comp="1747" pin=2"/></net>

<net id="1761"><net_src comp="170" pin="0"/><net_sink comp="1755" pin=0"/></net>

<net id="1762"><net_src comp="1729" pin="2"/><net_sink comp="1755" pin=1"/></net>

<net id="1763"><net_src comp="152" pin="0"/><net_sink comp="1755" pin=2"/></net>

<net id="1764"><net_src comp="168" pin="0"/><net_sink comp="1755" pin=3"/></net>

<net id="1769"><net_src comp="1755" pin="4"/><net_sink comp="1765" pin=0"/></net>

<net id="1770"><net_src comp="136" pin="0"/><net_sink comp="1765" pin=1"/></net>

<net id="1775"><net_src comp="1747" pin="3"/><net_sink comp="1771" pin=0"/></net>

<net id="1776"><net_src comp="1765" pin="2"/><net_sink comp="1771" pin=1"/></net>

<net id="1781"><net_src comp="1734" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1782"><net_src comp="66" pin="0"/><net_sink comp="1777" pin=1"/></net>

<net id="1787"><net_src comp="1771" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1788"><net_src comp="1777" pin="2"/><net_sink comp="1783" pin=1"/></net>

<net id="1793"><net_src comp="1747" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1794"><net_src comp="66" pin="0"/><net_sink comp="1789" pin=1"/></net>

<net id="1799"><net_src comp="1755" pin="4"/><net_sink comp="1795" pin=0"/></net>

<net id="1800"><net_src comp="116" pin="0"/><net_sink comp="1795" pin=1"/></net>

<net id="1805"><net_src comp="1795" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1806"><net_src comp="1789" pin="2"/><net_sink comp="1801" pin=1"/></net>

<net id="1811"><net_src comp="1801" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1812"><net_src comp="1734" pin="3"/><net_sink comp="1807" pin=1"/></net>

<net id="1816"><net_src comp="304" pin="4"/><net_sink comp="1813" pin=0"/></net>

<net id="1821"><net_src comp="1813" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="1822"><net_src comp="1677" pin="1"/><net_sink comp="1817" pin=1"/></net>

<net id="1826"><net_src comp="1817" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1830"><net_src comp="293" pin="4"/><net_sink comp="1827" pin=0"/></net>

<net id="1835"><net_src comp="1823" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="1836"><net_src comp="1827" pin="1"/><net_sink comp="1831" pin=1"/></net>

<net id="1840"><net_src comp="1831" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1845"><net_src comp="1831" pin="2"/><net_sink comp="1841" pin=1"/></net>

<net id="1851"><net_src comp="166" pin="0"/><net_sink comp="1846" pin=0"/></net>

<net id="1852"><net_src comp="1841" pin="2"/><net_sink comp="1846" pin=1"/></net>

<net id="1853"><net_src comp="168" pin="0"/><net_sink comp="1846" pin=2"/></net>

<net id="1858"><net_src comp="1837" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="1864"><net_src comp="110" pin="0"/><net_sink comp="1859" pin=0"/></net>

<net id="1865"><net_src comp="1854" pin="2"/><net_sink comp="1859" pin=1"/></net>

<net id="1866"><net_src comp="112" pin="0"/><net_sink comp="1859" pin=2"/></net>

<net id="1873"><net_src comp="170" pin="0"/><net_sink comp="1867" pin=0"/></net>

<net id="1874"><net_src comp="1841" pin="2"/><net_sink comp="1867" pin=1"/></net>

<net id="1875"><net_src comp="152" pin="0"/><net_sink comp="1867" pin=2"/></net>

<net id="1876"><net_src comp="168" pin="0"/><net_sink comp="1867" pin=3"/></net>

<net id="1881"><net_src comp="1867" pin="4"/><net_sink comp="1877" pin=0"/></net>

<net id="1882"><net_src comp="136" pin="0"/><net_sink comp="1877" pin=1"/></net>

<net id="1887"><net_src comp="1859" pin="3"/><net_sink comp="1883" pin=0"/></net>

<net id="1888"><net_src comp="1877" pin="2"/><net_sink comp="1883" pin=1"/></net>

<net id="1893"><net_src comp="1846" pin="3"/><net_sink comp="1889" pin=0"/></net>

<net id="1894"><net_src comp="66" pin="0"/><net_sink comp="1889" pin=1"/></net>

<net id="1899"><net_src comp="1883" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1900"><net_src comp="1889" pin="2"/><net_sink comp="1895" pin=1"/></net>

<net id="1905"><net_src comp="1859" pin="3"/><net_sink comp="1901" pin=0"/></net>

<net id="1906"><net_src comp="66" pin="0"/><net_sink comp="1901" pin=1"/></net>

<net id="1911"><net_src comp="1867" pin="4"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="116" pin="0"/><net_sink comp="1907" pin=1"/></net>

<net id="1917"><net_src comp="1907" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1918"><net_src comp="1901" pin="2"/><net_sink comp="1913" pin=1"/></net>

<net id="1923"><net_src comp="1913" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1924"><net_src comp="1846" pin="3"/><net_sink comp="1919" pin=1"/></net>

<net id="1931"><net_src comp="172" pin="0"/><net_sink comp="1925" pin=0"/></net>

<net id="1932"><net_src comp="315" pin="4"/><net_sink comp="1925" pin=1"/></net>

<net id="1933"><net_src comp="315" pin="4"/><net_sink comp="1925" pin=2"/></net>

<net id="1934"><net_src comp="162" pin="0"/><net_sink comp="1925" pin=3"/></net>

<net id="1935"><net_src comp="1925" pin="4"/><net_sink comp="214" pin=8"/></net>

<net id="1944"><net_src comp="66" pin="0"/><net_sink comp="1940" pin=1"/></net>

<net id="1949"><net_src comp="1940" pin="2"/><net_sink comp="1945" pin=1"/></net>

<net id="1955"><net_src comp="1936" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1956"><net_src comp="124" pin="0"/><net_sink comp="1950" pin=1"/></net>

<net id="1962"><net_src comp="126" pin="0"/><net_sink comp="1957" pin=1"/></net>

<net id="1968"><net_src comp="1945" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1969"><net_src comp="1950" pin="3"/><net_sink comp="1963" pin=1"/></net>

<net id="1970"><net_src comp="1957" pin="3"/><net_sink comp="1963" pin=2"/></net>

<net id="1979"><net_src comp="66" pin="0"/><net_sink comp="1975" pin=1"/></net>

<net id="1984"><net_src comp="1975" pin="2"/><net_sink comp="1980" pin=1"/></net>

<net id="1990"><net_src comp="1971" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1991"><net_src comp="124" pin="0"/><net_sink comp="1985" pin=1"/></net>

<net id="1997"><net_src comp="126" pin="0"/><net_sink comp="1992" pin=1"/></net>

<net id="2003"><net_src comp="1980" pin="2"/><net_sink comp="1998" pin=0"/></net>

<net id="2004"><net_src comp="1985" pin="3"/><net_sink comp="1998" pin=1"/></net>

<net id="2005"><net_src comp="1992" pin="3"/><net_sink comp="1998" pin=2"/></net>

<net id="2009"><net_src comp="1963" pin="3"/><net_sink comp="2006" pin=0"/></net>

<net id="2013"><net_src comp="1998" pin="3"/><net_sink comp="2010" pin=0"/></net>

<net id="2018"><net_src comp="2010" pin="1"/><net_sink comp="2014" pin=0"/></net>

<net id="2019"><net_src comp="2006" pin="1"/><net_sink comp="2014" pin=1"/></net>

<net id="2028"><net_src comp="54" pin="0"/><net_sink comp="2023" pin=0"/></net>

<net id="2029"><net_src comp="56" pin="0"/><net_sink comp="2023" pin=2"/></net>

<net id="2039"><net_src comp="114" pin="0"/><net_sink comp="2033" pin=0"/></net>

<net id="2040"><net_src comp="76" pin="0"/><net_sink comp="2033" pin=2"/></net>

<net id="2041"><net_src comp="56" pin="0"/><net_sink comp="2033" pin=3"/></net>

<net id="2048"><net_src comp="118" pin="0"/><net_sink comp="2042" pin=0"/></net>

<net id="2049"><net_src comp="64" pin="0"/><net_sink comp="2042" pin=2"/></net>

<net id="2050"><net_src comp="56" pin="0"/><net_sink comp="2042" pin=3"/></net>

<net id="2059"><net_src comp="54" pin="0"/><net_sink comp="2054" pin=0"/></net>

<net id="2060"><net_src comp="56" pin="0"/><net_sink comp="2054" pin=2"/></net>

<net id="2070"><net_src comp="114" pin="0"/><net_sink comp="2064" pin=0"/></net>

<net id="2071"><net_src comp="76" pin="0"/><net_sink comp="2064" pin=2"/></net>

<net id="2072"><net_src comp="56" pin="0"/><net_sink comp="2064" pin=3"/></net>

<net id="2079"><net_src comp="118" pin="0"/><net_sink comp="2073" pin=0"/></net>

<net id="2080"><net_src comp="64" pin="0"/><net_sink comp="2073" pin=2"/></net>

<net id="2081"><net_src comp="56" pin="0"/><net_sink comp="2073" pin=3"/></net>

<net id="2090"><net_src comp="180" pin="0"/><net_sink comp="2085" pin=0"/></net>

<net id="2091"><net_src comp="182" pin="0"/><net_sink comp="2085" pin=2"/></net>

<net id="2101"><net_src comp="184" pin="0"/><net_sink comp="2095" pin=0"/></net>

<net id="2102"><net_src comp="76" pin="0"/><net_sink comp="2095" pin=2"/></net>

<net id="2103"><net_src comp="182" pin="0"/><net_sink comp="2095" pin=3"/></net>

<net id="2110"><net_src comp="186" pin="0"/><net_sink comp="2104" pin=0"/></net>

<net id="2111"><net_src comp="64" pin="0"/><net_sink comp="2104" pin=2"/></net>

<net id="2112"><net_src comp="182" pin="0"/><net_sink comp="2104" pin=3"/></net>

<net id="2119"><net_src comp="58" pin="0"/><net_sink comp="2113" pin=0"/></net>

<net id="2120"><net_src comp="60" pin="0"/><net_sink comp="2113" pin=2"/></net>

<net id="2121"><net_src comp="62" pin="0"/><net_sink comp="2113" pin=3"/></net>

<net id="2127"><net_src comp="54" pin="0"/><net_sink comp="2122" pin=0"/></net>

<net id="2128"><net_src comp="62" pin="0"/><net_sink comp="2122" pin=2"/></net>

<net id="2133"><net_src comp="52" pin="0"/><net_sink comp="2129" pin=1"/></net>

<net id="2138"><net_src comp="2129" pin="2"/><net_sink comp="2134" pin=1"/></net>

<net id="2142"><net_src comp="2134" pin="2"/><net_sink comp="2139" pin=0"/></net>

<net id="2147"><net_src comp="2139" pin="1"/><net_sink comp="2143" pin=0"/></net>

<net id="2148"><net_src comp="2113" pin="4"/><net_sink comp="2143" pin=1"/></net>

<net id="2154"><net_src comp="110" pin="0"/><net_sink comp="2149" pin=0"/></net>

<net id="2155"><net_src comp="2143" pin="2"/><net_sink comp="2149" pin=1"/></net>

<net id="2156"><net_src comp="112" pin="0"/><net_sink comp="2149" pin=2"/></net>

<net id="2161"><net_src comp="2149" pin="3"/><net_sink comp="2157" pin=0"/></net>

<net id="2162"><net_src comp="66" pin="0"/><net_sink comp="2157" pin=1"/></net>

<net id="2167"><net_src comp="2122" pin="3"/><net_sink comp="2163" pin=0"/></net>

<net id="2168"><net_src comp="2157" pin="2"/><net_sink comp="2163" pin=1"/></net>

<net id="2174"><net_src comp="110" pin="0"/><net_sink comp="2169" pin=0"/></net>

<net id="2175"><net_src comp="2143" pin="2"/><net_sink comp="2169" pin=1"/></net>

<net id="2176"><net_src comp="112" pin="0"/><net_sink comp="2169" pin=2"/></net>

<net id="2181"><net_src comp="116" pin="0"/><net_sink comp="2177" pin=1"/></net>

<net id="2186"><net_src comp="120" pin="0"/><net_sink comp="2182" pin=1"/></net>

<net id="2191"><net_src comp="122" pin="0"/><net_sink comp="2187" pin=1"/></net>

<net id="2197"><net_src comp="2163" pin="2"/><net_sink comp="2192" pin=0"/></net>

<net id="2198"><net_src comp="2182" pin="2"/><net_sink comp="2192" pin=1"/></net>

<net id="2199"><net_src comp="2187" pin="2"/><net_sink comp="2192" pin=2"/></net>

<net id="2205"><net_src comp="54" pin="0"/><net_sink comp="2200" pin=0"/></net>

<net id="2206"><net_src comp="64" pin="0"/><net_sink comp="2200" pin=2"/></net>

<net id="2211"><net_src comp="2200" pin="3"/><net_sink comp="2207" pin=0"/></net>

<net id="2212"><net_src comp="66" pin="0"/><net_sink comp="2207" pin=1"/></net>

<net id="2217"><net_src comp="2177" pin="2"/><net_sink comp="2213" pin=0"/></net>

<net id="2218"><net_src comp="2207" pin="2"/><net_sink comp="2213" pin=1"/></net>

<net id="2224"><net_src comp="2163" pin="2"/><net_sink comp="2219" pin=0"/></net>

<net id="2225"><net_src comp="2213" pin="2"/><net_sink comp="2219" pin=1"/></net>

<net id="2226"><net_src comp="2182" pin="2"/><net_sink comp="2219" pin=2"/></net>

<net id="2231"><net_src comp="2163" pin="2"/><net_sink comp="2227" pin=0"/></net>

<net id="2232"><net_src comp="2182" pin="2"/><net_sink comp="2227" pin=1"/></net>

<net id="2237"><net_src comp="2192" pin="3"/><net_sink comp="2233" pin=0"/></net>

<net id="2238"><net_src comp="66" pin="0"/><net_sink comp="2233" pin=1"/></net>

<net id="2243"><net_src comp="2169" pin="3"/><net_sink comp="2239" pin=0"/></net>

<net id="2244"><net_src comp="2233" pin="2"/><net_sink comp="2239" pin=1"/></net>

<net id="2249"><net_src comp="66" pin="0"/><net_sink comp="2245" pin=1"/></net>

<net id="2254"><net_src comp="2239" pin="2"/><net_sink comp="2250" pin=0"/></net>

<net id="2255"><net_src comp="2245" pin="2"/><net_sink comp="2250" pin=1"/></net>

<net id="2260"><net_src comp="2169" pin="3"/><net_sink comp="2256" pin=0"/></net>

<net id="2261"><net_src comp="2219" pin="3"/><net_sink comp="2256" pin=1"/></net>

<net id="2266"><net_src comp="2227" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2267"><net_src comp="2256" pin="2"/><net_sink comp="2262" pin=1"/></net>

<net id="2272"><net_src comp="2262" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2273"><net_src comp="66" pin="0"/><net_sink comp="2268" pin=1"/></net>

<net id="2278"><net_src comp="2268" pin="2"/><net_sink comp="2274" pin=1"/></net>

<net id="2283"><net_src comp="2274" pin="2"/><net_sink comp="2279" pin=0"/></net>

<net id="2284"><net_src comp="2250" pin="2"/><net_sink comp="2279" pin=1"/></net>

<net id="2291"><net_src comp="58" pin="0"/><net_sink comp="2285" pin=0"/></net>

<net id="2292"><net_src comp="60" pin="0"/><net_sink comp="2285" pin=2"/></net>

<net id="2293"><net_src comp="62" pin="0"/><net_sink comp="2285" pin=3"/></net>

<net id="2299"><net_src comp="54" pin="0"/><net_sink comp="2294" pin=0"/></net>

<net id="2300"><net_src comp="62" pin="0"/><net_sink comp="2294" pin=2"/></net>

<net id="2305"><net_src comp="52" pin="0"/><net_sink comp="2301" pin=1"/></net>

<net id="2310"><net_src comp="2301" pin="2"/><net_sink comp="2306" pin=1"/></net>

<net id="2314"><net_src comp="2306" pin="2"/><net_sink comp="2311" pin=0"/></net>

<net id="2319"><net_src comp="2311" pin="1"/><net_sink comp="2315" pin=0"/></net>

<net id="2320"><net_src comp="2285" pin="4"/><net_sink comp="2315" pin=1"/></net>

<net id="2326"><net_src comp="110" pin="0"/><net_sink comp="2321" pin=0"/></net>

<net id="2327"><net_src comp="2315" pin="2"/><net_sink comp="2321" pin=1"/></net>

<net id="2328"><net_src comp="112" pin="0"/><net_sink comp="2321" pin=2"/></net>

<net id="2333"><net_src comp="2321" pin="3"/><net_sink comp="2329" pin=0"/></net>

<net id="2334"><net_src comp="66" pin="0"/><net_sink comp="2329" pin=1"/></net>

<net id="2339"><net_src comp="2294" pin="3"/><net_sink comp="2335" pin=0"/></net>

<net id="2340"><net_src comp="2329" pin="2"/><net_sink comp="2335" pin=1"/></net>

<net id="2346"><net_src comp="110" pin="0"/><net_sink comp="2341" pin=0"/></net>

<net id="2347"><net_src comp="2315" pin="2"/><net_sink comp="2341" pin=1"/></net>

<net id="2348"><net_src comp="112" pin="0"/><net_sink comp="2341" pin=2"/></net>

<net id="2353"><net_src comp="116" pin="0"/><net_sink comp="2349" pin=1"/></net>

<net id="2358"><net_src comp="120" pin="0"/><net_sink comp="2354" pin=1"/></net>

<net id="2363"><net_src comp="122" pin="0"/><net_sink comp="2359" pin=1"/></net>

<net id="2369"><net_src comp="2335" pin="2"/><net_sink comp="2364" pin=0"/></net>

<net id="2370"><net_src comp="2354" pin="2"/><net_sink comp="2364" pin=1"/></net>

<net id="2371"><net_src comp="2359" pin="2"/><net_sink comp="2364" pin=2"/></net>

<net id="2377"><net_src comp="54" pin="0"/><net_sink comp="2372" pin=0"/></net>

<net id="2378"><net_src comp="64" pin="0"/><net_sink comp="2372" pin=2"/></net>

<net id="2383"><net_src comp="2372" pin="3"/><net_sink comp="2379" pin=0"/></net>

<net id="2384"><net_src comp="66" pin="0"/><net_sink comp="2379" pin=1"/></net>

<net id="2389"><net_src comp="2349" pin="2"/><net_sink comp="2385" pin=0"/></net>

<net id="2390"><net_src comp="2379" pin="2"/><net_sink comp="2385" pin=1"/></net>

<net id="2396"><net_src comp="2335" pin="2"/><net_sink comp="2391" pin=0"/></net>

<net id="2397"><net_src comp="2385" pin="2"/><net_sink comp="2391" pin=1"/></net>

<net id="2398"><net_src comp="2354" pin="2"/><net_sink comp="2391" pin=2"/></net>

<net id="2403"><net_src comp="2335" pin="2"/><net_sink comp="2399" pin=0"/></net>

<net id="2404"><net_src comp="2354" pin="2"/><net_sink comp="2399" pin=1"/></net>

<net id="2409"><net_src comp="2364" pin="3"/><net_sink comp="2405" pin=0"/></net>

<net id="2410"><net_src comp="66" pin="0"/><net_sink comp="2405" pin=1"/></net>

<net id="2415"><net_src comp="2341" pin="3"/><net_sink comp="2411" pin=0"/></net>

<net id="2416"><net_src comp="2405" pin="2"/><net_sink comp="2411" pin=1"/></net>

<net id="2421"><net_src comp="66" pin="0"/><net_sink comp="2417" pin=1"/></net>

<net id="2426"><net_src comp="2411" pin="2"/><net_sink comp="2422" pin=0"/></net>

<net id="2427"><net_src comp="2417" pin="2"/><net_sink comp="2422" pin=1"/></net>

<net id="2432"><net_src comp="2341" pin="3"/><net_sink comp="2428" pin=0"/></net>

<net id="2433"><net_src comp="2391" pin="3"/><net_sink comp="2428" pin=1"/></net>

<net id="2438"><net_src comp="2399" pin="2"/><net_sink comp="2434" pin=0"/></net>

<net id="2439"><net_src comp="2428" pin="2"/><net_sink comp="2434" pin=1"/></net>

<net id="2444"><net_src comp="2434" pin="2"/><net_sink comp="2440" pin=0"/></net>

<net id="2445"><net_src comp="66" pin="0"/><net_sink comp="2440" pin=1"/></net>

<net id="2450"><net_src comp="2440" pin="2"/><net_sink comp="2446" pin=1"/></net>

<net id="2455"><net_src comp="2446" pin="2"/><net_sink comp="2451" pin=0"/></net>

<net id="2456"><net_src comp="2422" pin="2"/><net_sink comp="2451" pin=1"/></net>

<net id="2463"><net_src comp="188" pin="0"/><net_sink comp="2457" pin=0"/></net>

<net id="2464"><net_src comp="60" pin="0"/><net_sink comp="2457" pin=2"/></net>

<net id="2465"><net_src comp="62" pin="0"/><net_sink comp="2457" pin=3"/></net>

<net id="2471"><net_src comp="180" pin="0"/><net_sink comp="2466" pin=0"/></net>

<net id="2472"><net_src comp="62" pin="0"/><net_sink comp="2466" pin=2"/></net>

<net id="2477"><net_src comp="52" pin="0"/><net_sink comp="2473" pin=1"/></net>

<net id="2482"><net_src comp="2473" pin="2"/><net_sink comp="2478" pin=1"/></net>

<net id="2486"><net_src comp="2478" pin="2"/><net_sink comp="2483" pin=0"/></net>

<net id="2491"><net_src comp="2483" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2492"><net_src comp="2457" pin="4"/><net_sink comp="2487" pin=1"/></net>

<net id="2498"><net_src comp="110" pin="0"/><net_sink comp="2493" pin=0"/></net>

<net id="2499"><net_src comp="2487" pin="2"/><net_sink comp="2493" pin=1"/></net>

<net id="2500"><net_src comp="112" pin="0"/><net_sink comp="2493" pin=2"/></net>

<net id="2505"><net_src comp="2493" pin="3"/><net_sink comp="2501" pin=0"/></net>

<net id="2506"><net_src comp="66" pin="0"/><net_sink comp="2501" pin=1"/></net>

<net id="2511"><net_src comp="2466" pin="3"/><net_sink comp="2507" pin=0"/></net>

<net id="2512"><net_src comp="2501" pin="2"/><net_sink comp="2507" pin=1"/></net>

<net id="2518"><net_src comp="110" pin="0"/><net_sink comp="2513" pin=0"/></net>

<net id="2519"><net_src comp="2487" pin="2"/><net_sink comp="2513" pin=1"/></net>

<net id="2520"><net_src comp="112" pin="0"/><net_sink comp="2513" pin=2"/></net>

<net id="2525"><net_src comp="190" pin="0"/><net_sink comp="2521" pin=1"/></net>

<net id="2530"><net_src comp="192" pin="0"/><net_sink comp="2526" pin=1"/></net>

<net id="2535"><net_src comp="142" pin="0"/><net_sink comp="2531" pin=1"/></net>

<net id="2541"><net_src comp="2507" pin="2"/><net_sink comp="2536" pin=0"/></net>

<net id="2542"><net_src comp="2526" pin="2"/><net_sink comp="2536" pin=1"/></net>

<net id="2543"><net_src comp="2531" pin="2"/><net_sink comp="2536" pin=2"/></net>

<net id="2549"><net_src comp="180" pin="0"/><net_sink comp="2544" pin=0"/></net>

<net id="2550"><net_src comp="64" pin="0"/><net_sink comp="2544" pin=2"/></net>

<net id="2555"><net_src comp="2544" pin="3"/><net_sink comp="2551" pin=0"/></net>

<net id="2556"><net_src comp="66" pin="0"/><net_sink comp="2551" pin=1"/></net>

<net id="2561"><net_src comp="2521" pin="2"/><net_sink comp="2557" pin=0"/></net>

<net id="2562"><net_src comp="2551" pin="2"/><net_sink comp="2557" pin=1"/></net>

<net id="2568"><net_src comp="2507" pin="2"/><net_sink comp="2563" pin=0"/></net>

<net id="2569"><net_src comp="2557" pin="2"/><net_sink comp="2563" pin=1"/></net>

<net id="2570"><net_src comp="2526" pin="2"/><net_sink comp="2563" pin=2"/></net>

<net id="2575"><net_src comp="2507" pin="2"/><net_sink comp="2571" pin=0"/></net>

<net id="2576"><net_src comp="2526" pin="2"/><net_sink comp="2571" pin=1"/></net>

<net id="2581"><net_src comp="2536" pin="3"/><net_sink comp="2577" pin=0"/></net>

<net id="2582"><net_src comp="66" pin="0"/><net_sink comp="2577" pin=1"/></net>

<net id="2587"><net_src comp="2513" pin="3"/><net_sink comp="2583" pin=0"/></net>

<net id="2588"><net_src comp="2577" pin="2"/><net_sink comp="2583" pin=1"/></net>

<net id="2593"><net_src comp="66" pin="0"/><net_sink comp="2589" pin=1"/></net>

<net id="2598"><net_src comp="2583" pin="2"/><net_sink comp="2594" pin=0"/></net>

<net id="2599"><net_src comp="2589" pin="2"/><net_sink comp="2594" pin=1"/></net>

<net id="2604"><net_src comp="2513" pin="3"/><net_sink comp="2600" pin=0"/></net>

<net id="2605"><net_src comp="2563" pin="3"/><net_sink comp="2600" pin=1"/></net>

<net id="2610"><net_src comp="2571" pin="2"/><net_sink comp="2606" pin=0"/></net>

<net id="2611"><net_src comp="2600" pin="2"/><net_sink comp="2606" pin=1"/></net>

<net id="2616"><net_src comp="2606" pin="2"/><net_sink comp="2612" pin=0"/></net>

<net id="2617"><net_src comp="66" pin="0"/><net_sink comp="2612" pin=1"/></net>

<net id="2622"><net_src comp="2612" pin="2"/><net_sink comp="2618" pin=1"/></net>

<net id="2627"><net_src comp="2618" pin="2"/><net_sink comp="2623" pin=0"/></net>

<net id="2628"><net_src comp="2594" pin="2"/><net_sink comp="2623" pin=1"/></net>

<net id="2637"><net_src comp="2629" pin="2"/><net_sink comp="2633" pin=0"/></net>

<net id="2643"><net_src comp="124" pin="0"/><net_sink comp="2638" pin=1"/></net>

<net id="2649"><net_src comp="126" pin="0"/><net_sink comp="2644" pin=1"/></net>

<net id="2655"><net_src comp="2633" pin="2"/><net_sink comp="2650" pin=0"/></net>

<net id="2656"><net_src comp="2638" pin="3"/><net_sink comp="2650" pin=1"/></net>

<net id="2657"><net_src comp="2644" pin="3"/><net_sink comp="2650" pin=2"/></net>

<net id="2666"><net_src comp="2658" pin="2"/><net_sink comp="2662" pin=0"/></net>

<net id="2672"><net_src comp="124" pin="0"/><net_sink comp="2667" pin=1"/></net>

<net id="2678"><net_src comp="126" pin="0"/><net_sink comp="2673" pin=1"/></net>

<net id="2684"><net_src comp="2662" pin="2"/><net_sink comp="2679" pin=0"/></net>

<net id="2685"><net_src comp="2667" pin="3"/><net_sink comp="2679" pin=1"/></net>

<net id="2686"><net_src comp="2673" pin="3"/><net_sink comp="2679" pin=2"/></net>

<net id="2695"><net_src comp="2687" pin="2"/><net_sink comp="2691" pin=0"/></net>

<net id="2701"><net_src comp="124" pin="0"/><net_sink comp="2696" pin=1"/></net>

<net id="2707"><net_src comp="126" pin="0"/><net_sink comp="2702" pin=1"/></net>

<net id="2713"><net_src comp="2691" pin="2"/><net_sink comp="2708" pin=0"/></net>

<net id="2714"><net_src comp="2696" pin="3"/><net_sink comp="2708" pin=1"/></net>

<net id="2715"><net_src comp="2702" pin="3"/><net_sink comp="2708" pin=2"/></net>

<net id="2720"><net_src comp="1108" pin="1"/><net_sink comp="2716" pin=0"/></net>

<net id="2721"><net_src comp="1105" pin="1"/><net_sink comp="2716" pin=1"/></net>

<net id="2722"><net_src comp="2716" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="2723"><net_src comp="2716" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="2724"><net_src comp="2716" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="2725"><net_src comp="2716" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="2730"><net_src comp="1142" pin="1"/><net_sink comp="2726" pin=0"/></net>

<net id="2731"><net_src comp="1139" pin="1"/><net_sink comp="2726" pin=1"/></net>

<net id="2732"><net_src comp="2726" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="2737"><net_src comp="2020" pin="1"/><net_sink comp="2733" pin=0"/></net>

<net id="2738"><net_src comp="2020" pin="1"/><net_sink comp="2733" pin=1"/></net>

<net id="2739"><net_src comp="2733" pin="2"/><net_sink comp="2023" pin=1"/></net>

<net id="2740"><net_src comp="2733" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2741"><net_src comp="2733" pin="2"/><net_sink comp="2033" pin=1"/></net>

<net id="2742"><net_src comp="2733" pin="2"/><net_sink comp="2042" pin=1"/></net>

<net id="2747"><net_src comp="2051" pin="1"/><net_sink comp="2743" pin=0"/></net>

<net id="2748"><net_src comp="2051" pin="1"/><net_sink comp="2743" pin=1"/></net>

<net id="2749"><net_src comp="2743" pin="2"/><net_sink comp="2054" pin=1"/></net>

<net id="2750"><net_src comp="2743" pin="2"/><net_sink comp="2061" pin=0"/></net>

<net id="2751"><net_src comp="2743" pin="2"/><net_sink comp="2064" pin=1"/></net>

<net id="2752"><net_src comp="2743" pin="2"/><net_sink comp="2073" pin=1"/></net>

<net id="2757"><net_src comp="2082" pin="1"/><net_sink comp="2753" pin=0"/></net>

<net id="2758"><net_src comp="2082" pin="1"/><net_sink comp="2753" pin=1"/></net>

<net id="2759"><net_src comp="2753" pin="2"/><net_sink comp="2085" pin=1"/></net>

<net id="2760"><net_src comp="2753" pin="2"/><net_sink comp="2092" pin=0"/></net>

<net id="2761"><net_src comp="2753" pin="2"/><net_sink comp="2095" pin=1"/></net>

<net id="2762"><net_src comp="2753" pin="2"/><net_sink comp="2104" pin=1"/></net>

<net id="2766"><net_src comp="202" pin="2"/><net_sink comp="2763" pin=0"/></net>

<net id="2767"><net_src comp="2763" pin="1"/><net_sink comp="1517" pin=1"/></net>

<net id="2771"><net_src comp="353" pin="2"/><net_sink comp="2768" pin=0"/></net>

<net id="2772"><net_src comp="2768" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="2773"><net_src comp="2768" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="2774"><net_src comp="2768" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="2778"><net_src comp="359" pin="3"/><net_sink comp="2775" pin=0"/></net>

<net id="2779"><net_src comp="2775" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="2780"><net_src comp="2775" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="2784"><net_src comp="367" pin="4"/><net_sink comp="2781" pin=0"/></net>

<net id="2785"><net_src comp="2781" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="2789"><net_src comp="377" pin="3"/><net_sink comp="2786" pin=0"/></net>

<net id="2790"><net_src comp="2786" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="2794"><net_src comp="393" pin="2"/><net_sink comp="2791" pin=0"/></net>

<net id="2795"><net_src comp="2791" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="2799"><net_src comp="399" pin="2"/><net_sink comp="2796" pin=0"/></net>

<net id="2800"><net_src comp="2796" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="2801"><net_src comp="2796" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="2805"><net_src comp="413" pin="1"/><net_sink comp="2802" pin=0"/></net>

<net id="2806"><net_src comp="2802" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="2810"><net_src comp="429" pin="2"/><net_sink comp="2807" pin=0"/></net>

<net id="2811"><net_src comp="2807" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="2812"><net_src comp="2807" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="2813"><net_src comp="2807" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="2814"><net_src comp="2807" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="2815"><net_src comp="2807" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="2816"><net_src comp="2807" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="2820"><net_src comp="436" pin="3"/><net_sink comp="2817" pin=0"/></net>

<net id="2821"><net_src comp="2817" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="2822"><net_src comp="2817" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="2826"><net_src comp="322" pin="3"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="2831"><net_src comp="452" pin="2"/><net_sink comp="2828" pin=0"/></net>

<net id="2832"><net_src comp="2828" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="2836"><net_src comp="458" pin="2"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="2838"><net_src comp="2833" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="2842"><net_src comp="464" pin="1"/><net_sink comp="2839" pin=0"/></net>

<net id="2843"><net_src comp="2839" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="2847"><net_src comp="468" pin="2"/><net_sink comp="2844" pin=0"/></net>

<net id="2848"><net_src comp="2844" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="2855"><net_src comp="480" pin="2"/><net_sink comp="2852" pin=0"/></net>

<net id="2856"><net_src comp="2852" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="2860"><net_src comp="486" pin="2"/><net_sink comp="2857" pin=0"/></net>

<net id="2861"><net_src comp="2857" pin="1"/><net_sink comp="214" pin=12"/></net>

<net id="2865"><net_src comp="492" pin="2"/><net_sink comp="2862" pin=0"/></net>

<net id="2866"><net_src comp="2862" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="2870"><net_src comp="498" pin="3"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="2875"><net_src comp="506" pin="2"/><net_sink comp="2872" pin=0"/></net>

<net id="2876"><net_src comp="2872" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="2877"><net_src comp="2872" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="2881"><net_src comp="512" pin="1"/><net_sink comp="2878" pin=0"/></net>

<net id="2882"><net_src comp="2878" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="2883"><net_src comp="2878" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="2890"><net_src comp="522" pin="2"/><net_sink comp="2887" pin=0"/></net>

<net id="2891"><net_src comp="2887" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="2895"><net_src comp="534" pin="2"/><net_sink comp="2892" pin=0"/></net>

<net id="2896"><net_src comp="2892" pin="1"/><net_sink comp="214" pin=11"/></net>

<net id="2900"><net_src comp="558" pin="2"/><net_sink comp="2897" pin=0"/></net>

<net id="2901"><net_src comp="2897" pin="1"/><net_sink comp="1085" pin=2"/></net>

<net id="2902"><net_src comp="2897" pin="1"/><net_sink comp="1091" pin=2"/></net>

<net id="2906"><net_src comp="647" pin="2"/><net_sink comp="2903" pin=0"/></net>

<net id="2907"><net_src comp="2903" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="2911"><net_src comp="670" pin="2"/><net_sink comp="2908" pin=0"/></net>

<net id="2912"><net_src comp="2908" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="2916"><net_src comp="688" pin="2"/><net_sink comp="2913" pin=0"/></net>

<net id="2917"><net_src comp="2913" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="2921"><net_src comp="693" pin="2"/><net_sink comp="2918" pin=0"/></net>

<net id="2922"><net_src comp="2918" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="2926"><net_src comp="741" pin="3"/><net_sink comp="2923" pin=0"/></net>

<net id="2927"><net_src comp="2923" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="2931"><net_src comp="926" pin="3"/><net_sink comp="2928" pin=0"/></net>

<net id="2932"><net_src comp="2928" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="2936"><net_src comp="1068" pin="3"/><net_sink comp="2933" pin=0"/></net>

<net id="2937"><net_src comp="2933" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="2941"><net_src comp="1097" pin="3"/><net_sink comp="2938" pin=0"/></net>

<net id="2942"><net_src comp="2938" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="2946"><net_src comp="2716" pin="2"/><net_sink comp="2943" pin=0"/></net>

<net id="2947"><net_src comp="2943" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="2948"><net_src comp="2943" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="2949"><net_src comp="2943" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="2953"><net_src comp="1111" pin="3"/><net_sink comp="2950" pin=0"/></net>

<net id="2954"><net_src comp="2950" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="2955"><net_src comp="2950" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="2956"><net_src comp="2950" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="2960"><net_src comp="1118" pin="1"/><net_sink comp="2957" pin=0"/></net>

<net id="2961"><net_src comp="2957" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="2965"><net_src comp="1121" pin="4"/><net_sink comp="2962" pin=0"/></net>

<net id="2966"><net_src comp="2962" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="2970"><net_src comp="1130" pin="4"/><net_sink comp="2967" pin=0"/></net>

<net id="2971"><net_src comp="2967" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="2972"><net_src comp="2967" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="2976"><net_src comp="2726" pin="2"/><net_sink comp="2973" pin=0"/></net>

<net id="2977"><net_src comp="2973" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="2981"><net_src comp="1145" pin="1"/><net_sink comp="2978" pin=0"/></net>

<net id="2982"><net_src comp="2978" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="2986"><net_src comp="1178" pin="2"/><net_sink comp="2983" pin=0"/></net>

<net id="2987"><net_src comp="2983" pin="1"/><net_sink comp="1480" pin=2"/></net>

<net id="2988"><net_src comp="2983" pin="1"/><net_sink comp="1486" pin=2"/></net>

<net id="2992"><net_src comp="1262" pin="2"/><net_sink comp="2989" pin=0"/></net>

<net id="2993"><net_src comp="2989" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="2997"><net_src comp="1280" pin="2"/><net_sink comp="2994" pin=0"/></net>

<net id="2998"><net_src comp="2994" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="3002"><net_src comp="1291" pin="2"/><net_sink comp="2999" pin=0"/></net>

<net id="3003"><net_src comp="2999" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="3007"><net_src comp="1309" pin="2"/><net_sink comp="3004" pin=0"/></net>

<net id="3008"><net_src comp="3004" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="3012"><net_src comp="1314" pin="2"/><net_sink comp="3009" pin=0"/></net>

<net id="3013"><net_src comp="3009" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="3017"><net_src comp="1324" pin="3"/><net_sink comp="3014" pin=0"/></net>

<net id="3018"><net_src comp="3014" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="3019"><net_src comp="3014" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="3023"><net_src comp="1365" pin="2"/><net_sink comp="3020" pin=0"/></net>

<net id="3024"><net_src comp="3020" pin="1"/><net_sink comp="1648" pin=2"/></net>

<net id="3025"><net_src comp="3020" pin="1"/><net_sink comp="1655" pin=2"/></net>

<net id="3029"><net_src comp="1385" pin="2"/><net_sink comp="3026" pin=0"/></net>

<net id="3030"><net_src comp="3026" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="3031"><net_src comp="3026" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="3035"><net_src comp="1391" pin="3"/><net_sink comp="3032" pin=0"/></net>

<net id="3036"><net_src comp="3032" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="3040"><net_src comp="1425" pin="2"/><net_sink comp="3037" pin=0"/></net>

<net id="3041"><net_src comp="3037" pin="1"/><net_sink comp="1584" pin=1"/></net>

<net id="3042"><net_src comp="3037" pin="1"/><net_sink comp="1589" pin=1"/></net>

<net id="3046"><net_src comp="1431" pin="2"/><net_sink comp="3043" pin=0"/></net>

<net id="3047"><net_src comp="3043" pin="1"/><net_sink comp="1584" pin=2"/></net>

<net id="3051"><net_src comp="1465" pin="2"/><net_sink comp="3048" pin=0"/></net>

<net id="3052"><net_src comp="3048" pin="1"/><net_sink comp="1615" pin=1"/></net>

<net id="3053"><net_src comp="3048" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="3057"><net_src comp="1576" pin="3"/><net_sink comp="3054" pin=0"/></net>

<net id="3058"><net_src comp="3054" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="3059"><net_src comp="3054" pin="1"/><net_sink comp="1854" pin=1"/></net>

<net id="3063"><net_src comp="1662" pin="3"/><net_sink comp="3060" pin=0"/></net>

<net id="3064"><net_src comp="3060" pin="1"/><net_sink comp="1742" pin=1"/></net>

<net id="3068"><net_src comp="1670" pin="1"/><net_sink comp="3065" pin=0"/></net>

<net id="3069"><net_src comp="3065" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="3073"><net_src comp="1674" pin="1"/><net_sink comp="3070" pin=0"/></net>

<net id="3074"><net_src comp="3070" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="3081"><net_src comp="1709" pin="2"/><net_sink comp="3078" pin=0"/></net>

<net id="3082"><net_src comp="3078" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="3086"><net_src comp="1742" pin="2"/><net_sink comp="3083" pin=0"/></net>

<net id="3087"><net_src comp="3083" pin="1"/><net_sink comp="1950" pin=2"/></net>

<net id="3088"><net_src comp="3083" pin="1"/><net_sink comp="1957" pin=2"/></net>

<net id="3092"><net_src comp="1783" pin="2"/><net_sink comp="3089" pin=0"/></net>

<net id="3093"><net_src comp="3089" pin="1"/><net_sink comp="1936" pin=1"/></net>

<net id="3094"><net_src comp="3089" pin="1"/><net_sink comp="1945" pin=0"/></net>

<net id="3098"><net_src comp="1807" pin="2"/><net_sink comp="3095" pin=0"/></net>

<net id="3099"><net_src comp="3095" pin="1"/><net_sink comp="1936" pin=0"/></net>

<net id="3100"><net_src comp="3095" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="3101"><net_src comp="3095" pin="1"/><net_sink comp="1957" pin=0"/></net>

<net id="3105"><net_src comp="1854" pin="2"/><net_sink comp="3102" pin=0"/></net>

<net id="3106"><net_src comp="3102" pin="1"/><net_sink comp="1985" pin=2"/></net>

<net id="3107"><net_src comp="3102" pin="1"/><net_sink comp="1992" pin=2"/></net>

<net id="3111"><net_src comp="1895" pin="2"/><net_sink comp="3108" pin=0"/></net>

<net id="3112"><net_src comp="3108" pin="1"/><net_sink comp="1971" pin=1"/></net>

<net id="3113"><net_src comp="3108" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="3117"><net_src comp="1919" pin="2"/><net_sink comp="3114" pin=0"/></net>

<net id="3118"><net_src comp="3114" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="3119"><net_src comp="3114" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="3120"><net_src comp="3114" pin="1"/><net_sink comp="1992" pin=0"/></net>

<net id="3124"><net_src comp="1925" pin="4"/><net_sink comp="3121" pin=0"/></net>

<net id="3125"><net_src comp="3121" pin="1"/><net_sink comp="214" pin=8"/></net>

<net id="3129"><net_src comp="1963" pin="3"/><net_sink comp="3126" pin=0"/></net>

<net id="3130"><net_src comp="3126" pin="1"/><net_sink comp="2020" pin=0"/></net>

<net id="3134"><net_src comp="1998" pin="3"/><net_sink comp="3131" pin=0"/></net>

<net id="3135"><net_src comp="3131" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="3139"><net_src comp="2014" pin="2"/><net_sink comp="3136" pin=0"/></net>

<net id="3140"><net_src comp="3136" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="3144"><net_src comp="2733" pin="2"/><net_sink comp="3141" pin=0"/></net>

<net id="3145"><net_src comp="3141" pin="1"/><net_sink comp="2113" pin=1"/></net>

<net id="3146"><net_src comp="3141" pin="1"/><net_sink comp="2122" pin=1"/></net>

<net id="3147"><net_src comp="3141" pin="1"/><net_sink comp="2200" pin=1"/></net>

<net id="3151"><net_src comp="2023" pin="3"/><net_sink comp="3148" pin=0"/></net>

<net id="3152"><net_src comp="3148" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="3153"><net_src comp="3148" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="3154"><net_src comp="3148" pin="1"/><net_sink comp="2274" pin=0"/></net>

<net id="3158"><net_src comp="2030" pin="1"/><net_sink comp="3155" pin=0"/></net>

<net id="3159"><net_src comp="3155" pin="1"/><net_sink comp="2129" pin=0"/></net>

<net id="3163"><net_src comp="2033" pin="4"/><net_sink comp="3160" pin=0"/></net>

<net id="3164"><net_src comp="3160" pin="1"/><net_sink comp="2177" pin=0"/></net>

<net id="3168"><net_src comp="2042" pin="4"/><net_sink comp="3165" pin=0"/></net>

<net id="3169"><net_src comp="3165" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="3170"><net_src comp="3165" pin="1"/><net_sink comp="2187" pin=0"/></net>

<net id="3174"><net_src comp="2743" pin="2"/><net_sink comp="3171" pin=0"/></net>

<net id="3175"><net_src comp="3171" pin="1"/><net_sink comp="2285" pin=1"/></net>

<net id="3176"><net_src comp="3171" pin="1"/><net_sink comp="2294" pin=1"/></net>

<net id="3177"><net_src comp="3171" pin="1"/><net_sink comp="2372" pin=1"/></net>

<net id="3181"><net_src comp="2054" pin="3"/><net_sink comp="3178" pin=0"/></net>

<net id="3182"><net_src comp="3178" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="3183"><net_src comp="3178" pin="1"/><net_sink comp="2417" pin=0"/></net>

<net id="3184"><net_src comp="3178" pin="1"/><net_sink comp="2446" pin=0"/></net>

<net id="3188"><net_src comp="2061" pin="1"/><net_sink comp="3185" pin=0"/></net>

<net id="3189"><net_src comp="3185" pin="1"/><net_sink comp="2301" pin=0"/></net>

<net id="3193"><net_src comp="2064" pin="4"/><net_sink comp="3190" pin=0"/></net>

<net id="3194"><net_src comp="3190" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="3198"><net_src comp="2073" pin="4"/><net_sink comp="3195" pin=0"/></net>

<net id="3199"><net_src comp="3195" pin="1"/><net_sink comp="2354" pin=0"/></net>

<net id="3200"><net_src comp="3195" pin="1"/><net_sink comp="2359" pin=0"/></net>

<net id="3204"><net_src comp="2753" pin="2"/><net_sink comp="3201" pin=0"/></net>

<net id="3205"><net_src comp="3201" pin="1"/><net_sink comp="2457" pin=1"/></net>

<net id="3206"><net_src comp="3201" pin="1"/><net_sink comp="2466" pin=1"/></net>

<net id="3207"><net_src comp="3201" pin="1"/><net_sink comp="2544" pin=1"/></net>

<net id="3211"><net_src comp="2085" pin="3"/><net_sink comp="3208" pin=0"/></net>

<net id="3212"><net_src comp="3208" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="3213"><net_src comp="3208" pin="1"/><net_sink comp="2589" pin=0"/></net>

<net id="3214"><net_src comp="3208" pin="1"/><net_sink comp="2618" pin=0"/></net>

<net id="3218"><net_src comp="2092" pin="1"/><net_sink comp="3215" pin=0"/></net>

<net id="3219"><net_src comp="3215" pin="1"/><net_sink comp="2473" pin=0"/></net>

<net id="3223"><net_src comp="2095" pin="4"/><net_sink comp="3220" pin=0"/></net>

<net id="3224"><net_src comp="3220" pin="1"/><net_sink comp="2521" pin=0"/></net>

<net id="3228"><net_src comp="2104" pin="4"/><net_sink comp="3225" pin=0"/></net>

<net id="3229"><net_src comp="3225" pin="1"/><net_sink comp="2526" pin=0"/></net>

<net id="3230"><net_src comp="3225" pin="1"/><net_sink comp="2531" pin=0"/></net>

<net id="3234"><net_src comp="2143" pin="2"/><net_sink comp="3231" pin=0"/></net>

<net id="3235"><net_src comp="3231" pin="1"/><net_sink comp="2638" pin=2"/></net>

<net id="3236"><net_src comp="3231" pin="1"/><net_sink comp="2644" pin=2"/></net>

<net id="3240"><net_src comp="2227" pin="2"/><net_sink comp="3237" pin=0"/></net>

<net id="3241"><net_src comp="3237" pin="1"/><net_sink comp="2633" pin=1"/></net>

<net id="3245"><net_src comp="2245" pin="2"/><net_sink comp="3242" pin=0"/></net>

<net id="3246"><net_src comp="3242" pin="1"/><net_sink comp="2629" pin=1"/></net>

<net id="3250"><net_src comp="2256" pin="2"/><net_sink comp="3247" pin=0"/></net>

<net id="3251"><net_src comp="3247" pin="1"/><net_sink comp="2629" pin=0"/></net>

<net id="3255"><net_src comp="2274" pin="2"/><net_sink comp="3252" pin=0"/></net>

<net id="3256"><net_src comp="3252" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="3260"><net_src comp="2279" pin="2"/><net_sink comp="3257" pin=0"/></net>

<net id="3261"><net_src comp="3257" pin="1"/><net_sink comp="2638" pin=0"/></net>

<net id="3265"><net_src comp="2315" pin="2"/><net_sink comp="3262" pin=0"/></net>

<net id="3266"><net_src comp="3262" pin="1"/><net_sink comp="2667" pin=2"/></net>

<net id="3267"><net_src comp="3262" pin="1"/><net_sink comp="2673" pin=2"/></net>

<net id="3271"><net_src comp="2399" pin="2"/><net_sink comp="3268" pin=0"/></net>

<net id="3272"><net_src comp="3268" pin="1"/><net_sink comp="2662" pin=1"/></net>

<net id="3276"><net_src comp="2417" pin="2"/><net_sink comp="3273" pin=0"/></net>

<net id="3277"><net_src comp="3273" pin="1"/><net_sink comp="2658" pin=1"/></net>

<net id="3281"><net_src comp="2428" pin="2"/><net_sink comp="3278" pin=0"/></net>

<net id="3282"><net_src comp="3278" pin="1"/><net_sink comp="2658" pin=0"/></net>

<net id="3286"><net_src comp="2446" pin="2"/><net_sink comp="3283" pin=0"/></net>

<net id="3287"><net_src comp="3283" pin="1"/><net_sink comp="2673" pin=0"/></net>

<net id="3291"><net_src comp="2451" pin="2"/><net_sink comp="3288" pin=0"/></net>

<net id="3292"><net_src comp="3288" pin="1"/><net_sink comp="2667" pin=0"/></net>

<net id="3296"><net_src comp="2487" pin="2"/><net_sink comp="3293" pin=0"/></net>

<net id="3297"><net_src comp="3293" pin="1"/><net_sink comp="2696" pin=2"/></net>

<net id="3298"><net_src comp="3293" pin="1"/><net_sink comp="2702" pin=2"/></net>

<net id="3302"><net_src comp="2571" pin="2"/><net_sink comp="3299" pin=0"/></net>

<net id="3303"><net_src comp="3299" pin="1"/><net_sink comp="2691" pin=1"/></net>

<net id="3307"><net_src comp="2589" pin="2"/><net_sink comp="3304" pin=0"/></net>

<net id="3308"><net_src comp="3304" pin="1"/><net_sink comp="2687" pin=1"/></net>

<net id="3312"><net_src comp="2600" pin="2"/><net_sink comp="3309" pin=0"/></net>

<net id="3313"><net_src comp="3309" pin="1"/><net_sink comp="2687" pin=0"/></net>

<net id="3317"><net_src comp="2618" pin="2"/><net_sink comp="3314" pin=0"/></net>

<net id="3318"><net_src comp="3314" pin="1"/><net_sink comp="2702" pin=0"/></net>

<net id="3322"><net_src comp="2623" pin="2"/><net_sink comp="3319" pin=0"/></net>

<net id="3323"><net_src comp="3319" pin="1"/><net_sink comp="2696" pin=0"/></net>

<net id="3327"><net_src comp="2650" pin="3"/><net_sink comp="3324" pin=0"/></net>

<net id="3328"><net_src comp="3324" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="3332"><net_src comp="2679" pin="3"/><net_sink comp="3329" pin=0"/></net>

<net id="3333"><net_src comp="3329" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="3337"><net_src comp="2708" pin="3"/><net_sink comp="3334" pin=0"/></net>

<net id="3338"><net_src comp="3334" pin="1"/><net_sink comp="304" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: VIDEO_OUT_V_data_V | {13 }
	Port: VIDEO_OUT_V_keep_V | {13 }
	Port: VIDEO_OUT_V_strb_V | {13 }
	Port: VIDEO_OUT_V_user_V | {13 }
	Port: VIDEO_OUT_V_last_V | {13 }
	Port: VIDEO_OUT_V_id_V | {13 }
	Port: VIDEO_OUT_V_dest_V | {13 }
 - Input state : 
	Port: video_mandelbrot_generator : re_V | {1 }
	Port: video_mandelbrot_generator : im_V | {1 }
	Port: video_mandelbrot_generator : zoom_factor_V | {1 }
  - Chain level:
	State 1
		sext_ln1118 : 1
		sext_ln1118_3 : 1
		r_V_14 : 2
		p_Result_11 : 3
		p_Val2_4 : 3
		p_Result_12 : 3
		tmp_6 : 3
		xor_ln779 : 4
		xor_ln785 : 4
		sext_ln728 : 1
		sext_ln1118_4 : 1
		r_V_16 : 2
		p_Result_18 : 3
		p_Result_19 : 3
		tmp_11 : 3
		xor_ln779_1 : 4
		xor_ln785_2 : 4
	State 2
		add_ln25 : 1
		icmp_ln25 : 1
		row : 1
		br_ln25 : 2
		tmp_last_V : 1
		ret_V_13 : 1
		tmp_13 : 1
		p_Result_17 : 2
		sext_ln703_1 : 1
	State 3
		icmp_ln27 : 1
		col : 1
		br_ln27 : 2
		or_ln30 : 1
		tmp_user_V : 1
		icmp_ln414 : 1
		and_ln414 : 2
		zext_ln415 : 2
		p_Val2_5 : 3
		tmp_17 : 4
		xor_ln416 : 5
		carry_1 : 5
		p_Result_13 : 4
		Range2_all_ones : 1
		Range1_all_ones : 1
		Range1_all_zeros : 1
		deleted_zeros : 5
		and_ln779 : 2
		deleted_ones : 5
		and_ln781 : 5
		xor_ln785_1 : 6
		or_ln785_1 : 6
		overflow_1 : 6
		and_ln786 : 6
		or_ln786 : 6
		xor_ln786 : 6
		underflow_1 : 6
		or_ln340_2 : 6
		xor_ln786_2 : 1
		underflow_3 : 1
		xor_ln340 : 1
		or_ln340_8 : 1
		select_ln340_3 : 1
		select_ln388_3 : 1
		imag_top_V : 2
		icmp_ln414_2 : 1
		and_ln414_1 : 2
		p_Val2_12 : 2
		xor_ln416_2 : 1
		carry_5 : 1
		Range1_all_ones_2 : 1
		Range1_all_zeros_2 : 1
		deleted_zeros_2 : 1
		and_ln779_2 : 1
		deleted_ones_2 : 1
		and_ln781_2 : 1
		xor_ln785_5 : 2
		or_ln785_3 : 2
		overflow_3 : 2
		and_ln786_5 : 2
		or_ln786_4 : 2
		xor_ln786_3 : 2
		underflow_4 : 2
		or_ln340_9 : 2
		or_ln340_10 : 2
		or_ln340_11 : 2
		select_ln340_4 : 2
		select_ln388_4 : 2
		imag_btm_V : 3
	State 4
		zext_ln1118 : 1
		r_V_13 : 2
		ret_V_11 : 3
		tmp_14 : 3
		p_Val2_2 : 1
		sext_ln703_2 : 2
		p_Result_s : 2
		tmp_16 : 3
		or_ln785 : 4
		overflow : 4
		and_ln786_1 : 4
		or_ln786_9 : 4
		underflow : 4
		or_ln340 : 4
		or_ln340_1 : 4
		select_ln340 : 4
		select_ln388 : 4
		real_top_V : 5
		r_V_17 : 1
		p_Result_21 : 2
		trunc_ln414_1 : 2
		p_Result_3 : 2
		p_Result_4 : 2
	State 5
		r_V_15 : 1
		trunc_ln414 : 2
		and_ln700_1 : 1
		zext_ln415_2 : 1
		p_Val2_15 : 2
		tmp_30 : 3
		xor_ln416_3 : 4
		carry_7 : 4
		p_Result_23 : 3
		deleted_zeros_3 : 4
		xor_ln779_3 : 1
		and_ln779_3 : 1
		deleted_ones_3 : 4
		and_ln781_3 : 4
		xor_ln785_6 : 5
		or_ln785_4 : 5
		overflow_4 : 5
		and_ln786_7 : 5
		or_ln786_5 : 5
		xor_ln786_4 : 5
		underflow_5 : 5
		or_ln340_12 : 5
	State 6
		p_Result_14 : 1
		p_Val2_8 : 1
		p_Result_15 : 1
		and_ln700 : 2
		zext_ln415_1 : 2
		p_Val2_9 : 3
		tmp_21 : 4
		xor_ln416_1 : 5
		carry_3 : 5
		p_Result_16 : 4
		tmp_5 : 1
		Range2_all_ones_1 : 2
		tmp_7 : 1
		Range1_all_ones_1 : 2
		Range1_all_zeros_1 : 2
		tmp_23 : 1
		xor_ln779_2 : 2
		and_ln779_1 : 2
		deleted_ones_1 : 5
		and_ln786_2 : 6
		lhs_V : 1
		ret_V_14 : 2
		p_Result_24 : 3
		p_Val2_18 : 1
		p_Result_25 : 2
		xor_ln786_5 : 3
		underflow_6 : 3
		xor_ln340_1 : 4
		xor_ln340_2 : 4
		or_ln340_15 : 4
		select_ln340_6 : 4
		select_ln388_6 : 3
		y0_V : 4
	State 7
		xor_ln785_3 : 1
		or_ln785_2 : 1
		overflow_2 : 1
		x0_V : 1
		rhs_V_3 : 2
	State 8
		lhs_V_6 : 1
		rhs_V_2 : 1
		ret_V : 2
		icmp_ln1495 : 3
		icmp_ln61 : 1
		and_ln61 : 4
		iter : 1
		br_ln61 : 4
		ret_V_15 : 2
		lhs_V_2 : 3
		trunc_ln1192 : 3
		ret_V_16 : 4
		p_Result_26 : 5
		p_Val2_24 : 4
		p_Result_27 : 5
		p_Result_5 : 5
		icmp_ln785 : 6
		or_ln785_5 : 7
		xor_ln785_8 : 6
		overflow_5 : 7
		xor_ln786_6 : 6
		icmp_ln786 : 6
		or_ln786_2 : 6
		underflow_7 : 6
		lhs_V_3 : 1
		ret_V_17 : 2
		lhs_V_4 : 3
		rhs_V_5 : 1
		ret_V_18 : 4
		trunc_ln1192_1 : 5
		ret_V_19 : 5
		p_Result_28 : 6
		p_Val2_30 : 6
		p_Result_29 : 7
		tmp_2 : 6
		icmp_ln785_1 : 7
		or_ln785_6 : 8
		xor_ln785_9 : 7
		overflow_6 : 8
		xor_ln786_7 : 8
		icmp_ln786_1 : 7
		or_ln786_3 : 8
		underflow_8 : 8
		pixel_out_V : 1
		write_ln78 : 2
	State 9
		lhs_V_5 : 1
		rhs_V_6 : 1
		ret_V_10 : 2
	State 10
		r_V_18 : 1
		p_Result_30 : 2
		trunc_ln414_2 : 2
		p_Result_9 : 2
		p_Result_s_11 : 2
		r_V_19 : 1
		p_Result_33 : 2
		trunc_ln414_3 : 2
		p_Result_6 : 2
		p_Result_8 : 2
		r_V_20 : 1
		p_Result_36 : 2
		trunc_ln414_4 : 2
		p_Result_7 : 2
		p_Result_10 : 2
	State 11
		and_ln700_2 : 1
		zext_ln415_3 : 1
		p_Val2_33 : 2
		tmp_41 : 3
		xor_ln416_4 : 4
		carry_9 : 4
		p_Result_32 : 3
		deleted_zeros_4 : 4
		xor_ln779_4 : 1
		and_ln779_4 : 1
		deleted_ones_5 : 4
		and_ln781_4 : 4
		xor_ln785_10 : 5
		or_ln785_7 : 5
		overflow_7 : 5
		and_ln786_12 : 5
		or_ln786_6 : 5
		xor_ln786_8 : 5
		underflow_9 : 5
		or_ln340_20 : 5
		and_ln700_3 : 1
		zext_ln415_4 : 1
		p_Val2_36 : 2
		tmp_46 : 3
		xor_ln416_5 : 4
		carry_11 : 4
		p_Result_35 : 3
		deleted_zeros_5 : 4
		xor_ln779_5 : 1
		and_ln779_5 : 1
		deleted_ones_6 : 4
		and_ln781_5 : 4
		xor_ln785_12 : 5
		or_ln785_8 : 5
		overflow_8 : 5
		and_ln786_14 : 5
		or_ln786_7 : 5
		xor_ln786_9 : 5
		underflow_10 : 5
		or_ln340_23 : 5
		and_ln700_4 : 1
		zext_ln415_5 : 1
		p_Val2_41 : 2
		tmp_51 : 3
		xor_ln416_6 : 4
		carry_13 : 4
		p_Result_38 : 3
		deleted_zeros_6 : 4
		xor_ln779_6 : 1
		and_ln779_6 : 1
		deleted_ones_7 : 4
		and_ln781_6 : 4
		xor_ln785_14 : 5
		or_ln785_9 : 5
		overflow_9 : 5
		and_ln786_16 : 5
		or_ln786_8 : 5
		xor_ln786_10 : 5
		underflow_11 : 5
		or_ln340_26 : 5
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |      deleted_zeros_fu_626      |    0    |    0    |    2    |
|          |       deleted_ones_fu_639      |    0    |    0    |    2    |
|          |      select_ln340_3_fu_727     |    0    |    0    |    18   |
|          |      select_ln388_3_fu_734     |    0    |    0    |    18   |
|          |        imag_top_V_fu_741       |    0    |    0    |    18   |
|          |     deleted_zeros_2_fu_826     |    0    |    0    |    2    |
|          |      deleted_ones_2_fu_839     |    0    |    0    |    2    |
|          |      select_ln340_4_fu_910     |    0    |    0    |    18   |
|          |      select_ln388_4_fu_918     |    0    |    0    |    18   |
|          |        imag_btm_V_fu_926       |    0    |    0    |    18   |
|          |      select_ln340_fu_1052      |    0    |    0    |    18   |
|          |      select_ln388_fu_1060      |    0    |    0    |    18   |
|          |       real_top_V_fu_1068       |    0    |    0    |    18   |
|          |     select_ln340_1_fu_1085     |    0    |    0    |    18   |
|          |     select_ln388_1_fu_1091     |    0    |    0    |    18   |
|          |       real_btm_V_fu_1097       |    0    |    0    |    18   |
|          |     deleted_zeros_3_fu_1227    |    0    |    0    |    2    |
|          |     deleted_ones_3_fu_1254     |    0    |    0    |    2    |
|          |     deleted_ones_1_fu_1457     |    0    |    0    |    2    |
|          |     select_ln340_5_fu_1480     |    0    |    0    |    18   |
|          |     select_ln388_5_fu_1486     |    0    |    0    |    18   |
|          |        p_Val2_16_fu_1492       |    0    |    0    |    18   |
|          |     select_ln340_6_fu_1560     |    0    |    0    |    18   |
|          |     select_ln388_6_fu_1568     |    0    |    0    |    18   |
|  select  |          y0_V_fu_1576          |    0    |    0    |    18   |
|          |     deleted_zeros_1_fu_1584    |    0    |    0    |    2    |
|          |     select_ln340_2_fu_1648     |    0    |    0    |    18   |
|          |     select_ln388_2_fu_1655     |    0    |    0    |    18   |
|          |          x0_V_fu_1662          |    0    |    0    |    18   |
|          |     select_ln340_7_fu_1950     |    0    |    0    |    18   |
|          |     select_ln388_7_fu_1957     |    0    |    0    |    18   |
|          |           x_V_fu_1963          |    0    |    0    |    18   |
|          |     select_ln340_8_fu_1985     |    0    |    0    |    18   |
|          |     select_ln388_8_fu_1992     |    0    |    0    |    18   |
|          |           y_V_fu_1998          |    0    |    0    |    18   |
|          |     deleted_zeros_4_fu_2192    |    0    |    0    |    2    |
|          |     deleted_ones_5_fu_2219     |    0    |    0    |    2    |
|          |     deleted_zeros_5_fu_2364    |    0    |    0    |    2    |
|          |     deleted_ones_6_fu_2391     |    0    |    0    |    2    |
|          |     deleted_zeros_6_fu_2536    |    0    |    0    |    2    |
|          |     deleted_ones_7_fu_2563     |    0    |    0    |    2    |
|          |     select_ln340_9_fu_2638     |    0    |    0    |    18   |
|          |     select_ln388_9_fu_2644     |    0    |    0    |    18   |
|          |        rsquare_V_fu_2650       |    0    |    0    |    18   |
|          |     select_ln340_10_fu_2667    |    0    |    0    |    18   |
|          |     select_ln388_10_fu_2673    |    0    |    0    |    18   |
|          |        isquare_V_fu_2679       |    0    |    0    |    18   |
|          |     select_ln340_11_fu_2696    |    0    |    0    |    18   |
|          |     select_ln388_11_fu_2702    |    0    |    0    |    18   |
|          |        zsquare_V_fu_2708       |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln25_fu_468        |    0    |    0    |    22   |
|          |           row_fu_480           |    0    |    0    |    17   |
|          |           col_fu_522           |    0    |    0    |    17   |
|          |         p_Val2_5_fu_558        |    0    |    0    |    25   |
|          |          r_V_13_fu_954         |    0    |    0    |    22   |
|          |         p_Val2_2_fu_984        |    0    |    0    |    22   |
|          |        p_Val2_15_fu_1178       |    0    |    0    |    25   |
|          |        ret_V_12_fu_1320        |    0    |    0    |    43   |
|          |        p_Val2_9_fu_1365        |    0    |    0    |    25   |
|          |        ret_V_14_fu_1504        |    0    |    0    |    25   |
|    add   |        p_Val2_18_fu_1517       |    0    |    0    |    25   |
|          |          ret_V_fu_1685         |    0    |    0    |    25   |
|          |          iter_fu_1709          |    0    |    0    |    15   |
|          |        ret_V_16_fu_1729        |    0    |    0    |    26   |
|          |        p_Val2_24_fu_1742       |    0    |    0    |    25   |
|          |        ret_V_19_fu_1841        |    0    |    0    |    27   |
|          |        p_Val2_30_fu_1854       |    0    |    0    |    25   |
|          |        ret_V_10_fu_2014        |    0    |    0    |    25   |
|          |        p_Val2_33_fu_2143       |    0    |    0    |    25   |
|          |        p_Val2_36_fu_2315       |    0    |    0    |    25   |
|          |        p_Val2_41_fu_2487       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln25_fu_474        |    0    |    0    |    13   |
|          |        tmp_last_V_fu_486       |    0    |    0    |    13   |
|          |        icmp_ln27_fu_516        |    0    |    0    |    13   |
|          |        tmp_user_V_fu_534       |    0    |    0    |    13   |
|          |        icmp_ln414_fu_543       |    0    |    0    |    13   |
|          |     Range2_all_ones_fu_599     |    0    |    0    |    8    |
|          |     Range1_all_ones_fu_614     |    0    |    0    |    9    |
|          |     Range1_all_zeros_fu_620    |    0    |    0    |    9    |
|          |       icmp_ln414_2_fu_752      |    0    |    0    |    13   |
|          |    Range1_all_ones_2_fu_814    |    0    |    0    |    8    |
|          |    Range1_all_zeros_2_fu_820   |    0    |    0    |    8    |
|          |      icmp_ln414_3_fu_1164      |    0    |    0    |    13   |
|          |    Range2_all_ones_3_fu_1212   |    0    |    0    |    8    |
|          |    Range1_all_ones_3_fu_1217   |    0    |    0    |    9    |
|          |   Range1_all_zeros_3_fu_1222   |    0    |    0    |    9    |
|          |      icmp_ln414_1_fu_1350      |    0    |    0    |    13   |
|          |    Range2_all_ones_1_fu_1409   |    0    |    0    |    8    |
|          |    Range1_all_ones_1_fu_1425   |    0    |    0    |    9    |
|   icmp   |   Range1_all_zeros_1_fu_1431   |    0    |    0    |    9    |
|          |       icmp_ln1495_fu_1691      |    0    |    0    |    18   |
|          |        icmp_ln61_fu_1697       |    0    |    0    |    11   |
|          |       icmp_ln785_fu_1765       |    0    |    0    |    8    |
|          |       icmp_ln786_fu_1795       |    0    |    0    |    8    |
|          |      icmp_ln785_1_fu_1877      |    0    |    0    |    8    |
|          |      icmp_ln786_1_fu_1907      |    0    |    0    |    8    |
|          |      icmp_ln414_4_fu_2129      |    0    |    0    |    13   |
|          |    Range2_all_ones_4_fu_2177   |    0    |    0    |    8    |
|          |    Range1_all_ones_5_fu_2182   |    0    |    0    |    9    |
|          |   Range1_all_zeros_4_fu_2187   |    0    |    0    |    9    |
|          |      icmp_ln414_5_fu_2301      |    0    |    0    |    13   |
|          |    Range2_all_ones_5_fu_2349   |    0    |    0    |    8    |
|          |    Range1_all_ones_6_fu_2354   |    0    |    0    |    9    |
|          |   Range1_all_zeros_5_fu_2359   |    0    |    0    |    9    |
|          |      icmp_ln414_6_fu_2473      |    0    |    0    |    13   |
|          |    Range2_all_ones_6_fu_2521   |    0    |    0    |    9    |
|          |    Range1_all_ones_7_fu_2526   |    0    |    0    |    11   |
|          |   Range1_all_zeros_6_fu_2531   |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |          r_V_14_fu_353         |    0    |    0    |    42   |
|          |          r_V_16_fu_429         |    0    |    0    |    41   |
|    sub   |        ret_V_15_fu_1715        |    0    |    0    |    25   |
|          |        ret_V_17_fu_1817        |    0    |    0    |    25   |
|          |        ret_V_18_fu_1831        |    0    |    0    |    26   |
|----------|--------------------------------|---------|---------|---------|
|          |        xor_ln779_fu_393        |    0    |    0    |    2    |
|          |        xor_ln785_fu_399        |    0    |    0    |    2    |
|          |       xor_ln779_1_fu_452       |    0    |    0    |    2    |
|          |       xor_ln785_2_fu_458       |    0    |    0    |    2    |
|          |         ret_V_13_fu_492        |    0    |    0    |    15   |
|          |       p_Result_17_fu_506       |    0    |    0    |    2    |
|          |        xor_ln416_fu_571        |    0    |    0    |    2    |
|          |       xor_ln785_1_fu_653       |    0    |    0    |    2    |
|          |        xor_ln786_fu_682        |    0    |    0    |    2    |
|          |       xor_ln786_2_fu_706       |    0    |    0    |    2    |
|          |        xor_ln340_fu_717        |    0    |    0    |    2    |
|          |       xor_ln416_2_fu_787       |    0    |    0    |    2    |
|          |       xor_ln785_5_fu_853       |    0    |    0    |    2    |
|          |       xor_ln786_3_fu_882       |    0    |    0    |    2    |
|          |         ret_V_11_fu_960        |    0    |    0    |    15   |
|          |        underflow_fu_1034       |    0    |    0    |    2    |
|          |       xor_ln416_3_fu_1192      |    0    |    0    |    2    |
|          |       xor_ln779_3_fu_1242      |    0    |    0    |    2    |
|          |       xor_ln785_6_fu_1268      |    0    |    0    |    2    |
|          |       xor_ln785_7_fu_1280      |    0    |    0    |    2    |
|          |       xor_ln786_4_fu_1303      |    0    |    0    |    2    |
|          |       xor_ln416_1_fu_1379      |    0    |    0    |    2    |
|          |       xor_ln779_2_fu_1445      |    0    |    0    |    2    |
|          |       xor_ln786_5_fu_1530      |    0    |    0    |    2    |
|    xor   |       xor_ln340_1_fu_1542      |    0    |    0    |    2    |
|          |       xor_ln340_2_fu_1548      |    0    |    0    |    2    |
|          |       xor_ln785_3_fu_1593      |    0    |    0    |    2    |
|          |       xor_ln785_4_fu_1604      |    0    |    0    |    2    |
|          |       xor_ln786_1_fu_1620      |    0    |    0    |    2    |
|          |       xor_ln785_8_fu_1777      |    0    |    0    |    2    |
|          |       xor_ln786_6_fu_1789      |    0    |    0    |    2    |
|          |       xor_ln785_9_fu_1889      |    0    |    0    |    2    |
|          |       xor_ln786_7_fu_1901      |    0    |    0    |    2    |
|          |       xor_ln340_3_fu_1940      |    0    |    0    |    2    |
|          |       xor_ln340_4_fu_1975      |    0    |    0    |    2    |
|          |       xor_ln416_4_fu_2157      |    0    |    0    |    2    |
|          |       xor_ln779_4_fu_2207      |    0    |    0    |    2    |
|          |      xor_ln785_10_fu_2233      |    0    |    0    |    2    |
|          |      xor_ln785_11_fu_2245      |    0    |    0    |    2    |
|          |       xor_ln786_8_fu_2268      |    0    |    0    |    2    |
|          |       xor_ln416_5_fu_2329      |    0    |    0    |    2    |
|          |       xor_ln779_5_fu_2379      |    0    |    0    |    2    |
|          |      xor_ln785_12_fu_2405      |    0    |    0    |    2    |
|          |      xor_ln785_13_fu_2417      |    0    |    0    |    2    |
|          |       xor_ln786_9_fu_2440      |    0    |    0    |    2    |
|          |       xor_ln416_6_fu_2501      |    0    |    0    |    2    |
|          |       xor_ln779_6_fu_2551      |    0    |    0    |    2    |
|          |      xor_ln785_14_fu_2577      |    0    |    0    |    2    |
|          |      xor_ln785_15_fu_2589      |    0    |    0    |    2    |
|          |      xor_ln786_10_fu_2612      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        and_ln414_fu_549        |    0    |    0    |    2    |
|          |         carry_1_fu_577         |    0    |    0    |    2    |
|          |        and_ln779_fu_634        |    0    |    0    |    2    |
|          |        and_ln781_fu_647        |    0    |    0    |    2    |
|          |        overflow_1_fu_665       |    0    |    0    |    2    |
|          |        and_ln786_fu_670        |    0    |    0    |    2    |
|          |       underflow_1_fu_688       |    0    |    0    |    2    |
|          |       underflow_3_fu_712       |    0    |    0    |    2    |
|          |       and_ln414_1_fu_758       |    0    |    0    |    2    |
|          |         carry_5_fu_793         |    0    |    0    |    2    |
|          |       and_ln779_2_fu_834       |    0    |    0    |    2    |
|          |       and_ln781_2_fu_847       |    0    |    0    |    2    |
|          |        overflow_3_fu_865       |    0    |    0    |    2    |
|          |       and_ln786_5_fu_870       |    0    |    0    |    2    |
|          |       underflow_4_fu_888       |    0    |    0    |    2    |
|          |        overflow_fu_1016        |    0    |    0    |    2    |
|          |       and_ln786_1_fu_1022      |    0    |    0    |    2    |
|          |       and_ln700_1_fu_1169      |    0    |    0    |    2    |
|          |         carry_7_fu_1198        |    0    |    0    |    2    |
|          |       and_ln779_3_fu_1248      |    0    |    0    |    2    |
|          |       and_ln781_3_fu_1262      |    0    |    0    |    2    |
|          |       overflow_4_fu_1285       |    0    |    0    |    2    |
|          |       and_ln786_7_fu_1291      |    0    |    0    |    2    |
|          |       underflow_5_fu_1309      |    0    |    0    |    2    |
|          |        and_ln700_fu_1355       |    0    |    0    |    2    |
|          |         carry_3_fu_1385        |    0    |    0    |    2    |
|          |       and_ln779_1_fu_1451      |    0    |    0    |    2    |
|          |       and_ln786_2_fu_1465      |    0    |    0    |    2    |
|    and   |       underflow_6_fu_1536      |    0    |    0    |    2    |
|          |       and_ln781_1_fu_1589      |    0    |    0    |    2    |
|          |       overflow_2_fu_1609       |    0    |    0    |    2    |
|          |       underflow_2_fu_1626      |    0    |    0    |    2    |
|          |        and_ln61_fu_1703        |    0    |    0    |    2    |
|          |       overflow_5_fu_1783       |    0    |    0    |    2    |
|          |       underflow_7_fu_1807      |    0    |    0    |    2    |
|          |       overflow_6_fu_1895       |    0    |    0    |    2    |
|          |       underflow_8_fu_1919      |    0    |    0    |    2    |
|          |       and_ln700_2_fu_2134      |    0    |    0    |    2    |
|          |         carry_9_fu_2163        |    0    |    0    |    2    |
|          |       and_ln779_4_fu_2213      |    0    |    0    |    2    |
|          |       and_ln781_4_fu_2227      |    0    |    0    |    2    |
|          |       overflow_7_fu_2250       |    0    |    0    |    2    |
|          |      and_ln786_12_fu_2256      |    0    |    0    |    2    |
|          |       underflow_9_fu_2274      |    0    |    0    |    2    |
|          |       and_ln700_3_fu_2306      |    0    |    0    |    2    |
|          |        carry_11_fu_2335        |    0    |    0    |    2    |
|          |       and_ln779_5_fu_2385      |    0    |    0    |    2    |
|          |       and_ln781_5_fu_2399      |    0    |    0    |    2    |
|          |       overflow_8_fu_2422       |    0    |    0    |    2    |
|          |      and_ln786_14_fu_2428      |    0    |    0    |    2    |
|          |      underflow_10_fu_2446      |    0    |    0    |    2    |
|          |       and_ln700_4_fu_2478      |    0    |    0    |    2    |
|          |        carry_13_fu_2507        |    0    |    0    |    2    |
|          |       and_ln779_6_fu_2557      |    0    |    0    |    2    |
|          |       and_ln781_6_fu_2571      |    0    |    0    |    2    |
|          |       overflow_9_fu_2594       |    0    |    0    |    2    |
|          |      and_ln786_16_fu_2600      |    0    |    0    |    2    |
|          |      underflow_11_fu_2618      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln30_fu_528         |    0    |    0    |    10   |
|          |        or_ln785_1_fu_659       |    0    |    0    |    2    |
|          |         or_ln786_fu_676        |    0    |    0    |    2    |
|          |        or_ln340_2_fu_693       |    0    |    0    |    2    |
|          |        or_ln340_8_fu_722       |    0    |    0    |    2    |
|          |        or_ln785_3_fu_859       |    0    |    0    |    2    |
|          |        or_ln786_4_fu_876       |    0    |    0    |    2    |
|          |        or_ln340_9_fu_893       |    0    |    0    |    2    |
|          |       or_ln340_10_fu_899       |    0    |    0    |    2    |
|          |       or_ln340_11_fu_904       |    0    |    0    |    2    |
|          |        or_ln785_fu_1010        |    0    |    0    |    2    |
|          |       or_ln786_9_fu_1028       |    0    |    0    |    2    |
|          |        or_ln340_fu_1040        |    0    |    0    |    2    |
|          |       or_ln340_1_fu_1046       |    0    |    0    |    2    |
|          |       or_ln340_4_fu_1076       |    0    |    0    |    2    |
|          |       or_ln340_3_fu_1080       |    0    |    0    |    2    |
|          |       or_ln785_4_fu_1274       |    0    |    0    |    2    |
|          |       or_ln786_5_fu_1297       |    0    |    0    |    2    |
|          |       or_ln340_12_fu_1314      |    0    |    0    |    2    |
|          |       or_ln340_13_fu_1471      |    0    |    0    |    2    |
|          |       or_ln340_14_fu_1475      |    0    |    0    |    2    |
|          |       or_ln340_15_fu_1554      |    0    |    0    |    2    |
|          |       or_ln785_2_fu_1599       |    0    |    0    |    2    |
|          |       or_ln786_1_fu_1615       |    0    |    0    |    2    |
|    or    |       or_ln340_5_fu_1631       |    0    |    0    |    2    |
|          |       or_ln340_7_fu_1637       |    0    |    0    |    2    |
|          |       or_ln340_6_fu_1642       |    0    |    0    |    2    |
|          |       or_ln785_5_fu_1771       |    0    |    0    |    2    |
|          |       or_ln786_2_fu_1801       |    0    |    0    |    2    |
|          |       or_ln785_6_fu_1883       |    0    |    0    |    2    |
|          |       or_ln786_3_fu_1913       |    0    |    0    |    2    |
|          |       or_ln340_16_fu_1936      |    0    |    0    |    2    |
|          |       or_ln340_17_fu_1945      |    0    |    0    |    2    |
|          |       or_ln340_18_fu_1971      |    0    |    0    |    2    |
|          |       or_ln340_19_fu_1980      |    0    |    0    |    2    |
|          |       or_ln785_7_fu_2239       |    0    |    0    |    2    |
|          |       or_ln786_6_fu_2262       |    0    |    0    |    2    |
|          |       or_ln340_20_fu_2279      |    0    |    0    |    2    |
|          |       or_ln785_8_fu_2411       |    0    |    0    |    2    |
|          |       or_ln786_7_fu_2434       |    0    |    0    |    2    |
|          |       or_ln340_23_fu_2451      |    0    |    0    |    2    |
|          |       or_ln785_9_fu_2583       |    0    |    0    |    2    |
|          |       or_ln786_8_fu_2606       |    0    |    0    |    2    |
|          |       or_ln340_26_fu_2623      |    0    |    0    |    2    |
|          |       or_ln340_21_fu_2629      |    0    |    0    |    2    |
|          |       or_ln340_22_fu_2633      |    0    |    0    |    2    |
|          |       or_ln340_24_fu_2658      |    0    |    0    |    2    |
|          |       or_ln340_25_fu_2662      |    0    |    0    |    2    |
|          |       or_ln340_27_fu_2687      |    0    |    0    |    2    |
|          |       or_ln340_28_fu_2691      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         r_V_17_fu_2716         |    1    |    0    |    0    |
|          |         r_V_15_fu_2726         |    1    |    0    |    0    |
|    mul   |         r_V_18_fu_2733         |    1    |    0    |    0    |
|          |         r_V_19_fu_2743         |    1    |    0    |    0    |
|          |         r_V_20_fu_2753         |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          | zoom_factor_V_read_read_fu_196 |    0    |    0    |    0    |
|   read   |      im_V_read_read_fu_202     |    0    |    0    |    0    |
|          |      re_V_read_read_fu_208     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_214        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_322           |    0    |    0    |    0    |
|          |       p_Result_11_fu_359       |    0    |    0    |    0    |
|          |       p_Result_12_fu_377       |    0    |    0    |    0    |
|          |          tmp_6_fu_385          |    0    |    0    |    0    |
|          |       p_Result_18_fu_436       |    0    |    0    |    0    |
|          |          tmp_11_fu_444         |    0    |    0    |    0    |
|          |          tmp_13_fu_498         |    0    |    0    |    0    |
|          |          tmp_17_fu_563         |    0    |    0    |    0    |
|          |       p_Result_13_fu_582       |    0    |    0    |    0    |
|          |          tmp_24_fu_699         |    0    |    0    |    0    |
|          |          tmp_25_fu_780         |    0    |    0    |    0    |
|          |    Range2_all_ones_2_fu_798    |    0    |    0    |    0    |
|          |          tmp_14_fu_966         |    0    |    0    |    0    |
|          |        p_Result_s_fu_994       |    0    |    0    |    0    |
|          |         tmp_16_fu_1002         |    0    |    0    |    0    |
|          |       p_Result_21_fu_1111      |    0    |    0    |    0    |
|          |       p_Result_22_fu_1157      |    0    |    0    |    0    |
|          |         tmp_30_fu_1184         |    0    |    0    |    0    |
|          |       p_Result_23_fu_1204      |    0    |    0    |    0    |
|          |         tmp_32_fu_1235         |    0    |    0    |    0    |
|          |       p_Result_14_fu_1324      |    0    |    0    |    0    |
|          |       p_Result_15_fu_1342      |    0    |    0    |    0    |
| bitselect|         tmp_21_fu_1371         |    0    |    0    |    0    |
|          |       p_Result_16_fu_1391      |    0    |    0    |    0    |
|          |         tmp_23_fu_1437         |    0    |    0    |    0    |
|          |       p_Result_24_fu_1509      |    0    |    0    |    0    |
|          |       p_Result_25_fu_1522      |    0    |    0    |    0    |
|          |       p_Result_26_fu_1734      |    0    |    0    |    0    |
|          |       p_Result_27_fu_1747      |    0    |    0    |    0    |
|          |       p_Result_28_fu_1846      |    0    |    0    |    0    |
|          |       p_Result_29_fu_1859      |    0    |    0    |    0    |
|          |       p_Result_30_fu_2023      |    0    |    0    |    0    |
|          |       p_Result_33_fu_2054      |    0    |    0    |    0    |
|          |       p_Result_36_fu_2085      |    0    |    0    |    0    |
|          |       p_Result_31_fu_2122      |    0    |    0    |    0    |
|          |         tmp_41_fu_2149         |    0    |    0    |    0    |
|          |       p_Result_32_fu_2169      |    0    |    0    |    0    |
|          |         tmp_43_fu_2200         |    0    |    0    |    0    |
|          |       p_Result_34_fu_2294      |    0    |    0    |    0    |
|          |         tmp_46_fu_2321         |    0    |    0    |    0    |
|          |       p_Result_35_fu_2341      |    0    |    0    |    0    |
|          |         tmp_48_fu_2372         |    0    |    0    |    0    |
|          |       p_Result_37_fu_2466      |    0    |    0    |    0    |
|          |         tmp_51_fu_2493         |    0    |    0    |    0    |
|          |       p_Result_38_fu_2513      |    0    |    0    |    0    |
|          |         tmp_53_fu_2544         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       shl_ln1118_2_fu_329      |    0    |    0    |    0    |
|          |       shl_ln1118_3_fu_341      |    0    |    0    |    0    |
|          |          rhs_V_fu_405          |    0    |    0    |    0    |
|          |       shl_ln1118_4_fu_417      |    0    |    0    |    0    |
|bitconcatenate|        p_Val2_12_fu_772        |    0    |    0    |    0    |
|          |          shl_ln_fu_934         |    0    |    0    |    0    |
|          |       shl_ln1118_1_fu_942      |    0    |    0    |    0    |
|          |          or_ln_fu_974          |    0    |    0    |    0    |
|          |       pixel_out_V_fu_1925      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1118_fu_337       |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_349      |    0    |    0    |    0    |
|          |        sext_ln728_fu_413       |    0    |    0    |    0    |
|          |      sext_ln1118_4_fu_425      |    0    |    0    |    0    |
|          |         rhs_V_1_fu_464         |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_512      |    0    |    0    |    0    |
|          |       sext_ln703_2_fu_990      |    0    |    0    |    0    |
|          |          r_V_5_fu_1105         |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_1108     |    0    |    0    |    0    |
|          |           r_V_fu_1139          |    0    |    0    |    0    |
|          |      sext_ln1118_1_fu_1142     |    0    |    0    |    0    |
|          |          lhs_V_fu_1500         |    0    |    0    |    0    |
|   sext   |         rhs_V_3_fu_1670        |    0    |    0    |    0    |
|          |        sext_ln61_fu_1674       |    0    |    0    |    0    |
|          |         lhs_V_6_fu_1677        |    0    |    0    |    0    |
|          |         rhs_V_2_fu_1681        |    0    |    0    |    0    |
|          |         lhs_V_2_fu_1721        |    0    |    0    |    0    |
|          |         lhs_V_3_fu_1813        |    0    |    0    |    0    |
|          |         lhs_V_4_fu_1823        |    0    |    0    |    0    |
|          |         rhs_V_5_fu_1827        |    0    |    0    |    0    |
|          |         lhs_V_5_fu_2006        |    0    |    0    |    0    |
|          |         rhs_V_6_fu_2010        |    0    |    0    |    0    |
|          |          r_V_7_fu_2020         |    0    |    0    |    0    |
|          |          r_V_9_fu_2051         |    0    |    0    |    0    |
|          |         r_V_11_fu_2082         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_4_fu_367        |    0    |    0    |    0    |
|          |        p_Result_1_fu_590       |    0    |    0    |    0    |
|          |        p_Result_2_fu_605       |    0    |    0    |    0    |
|          |          tmp_4_fu_763          |    0    |    0    |    0    |
|          |          tmp_s_fu_805          |    0    |    0    |    0    |
|          |       p_Result_3_fu_1121       |    0    |    0    |    0    |
|          |       p_Result_4_fu_1130       |    0    |    0    |    0    |
|          |        p_Val2_14_fu_1148       |    0    |    0    |    0    |
|          |        p_Val2_8_fu_1332        |    0    |    0    |    0    |
|          |          tmp_5_fu_1399         |    0    |    0    |    0    |
|partselect|          tmp_7_fu_1415         |    0    |    0    |    0    |
|          |       p_Result_5_fu_1755       |    0    |    0    |    0    |
|          |          tmp_2_fu_1867         |    0    |    0    |    0    |
|          |       p_Result_9_fu_2033       |    0    |    0    |    0    |
|          |      p_Result_s_11_fu_2042     |    0    |    0    |    0    |
|          |       p_Result_6_fu_2064       |    0    |    0    |    0    |
|          |       p_Result_8_fu_2073       |    0    |    0    |    0    |
|          |       p_Result_7_fu_2095       |    0    |    0    |    0    |
|          |       p_Result_10_fu_2104      |    0    |    0    |    0    |
|          |        p_Val2_32_fu_2113       |    0    |    0    |    0    |
|          |        p_Val2_35_fu_2285       |    0    |    0    |    0    |
|          |        p_Val2_40_fu_2457       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln718_fu_540       |    0    |    0    |    0    |
|          |      trunc_ln718_1_fu_749      |    0    |    0    |    0    |
|          |      trunc_ln414_1_fu_1118     |    0    |    0    |    0    |
|          |       trunc_ln414_fu_1145      |    0    |    0    |    0    |
|   trunc  |      trunc_ln1192_fu_1725      |    0    |    0    |    0    |
|          |     trunc_ln1192_1_fu_1837     |    0    |    0    |    0    |
|          |      trunc_ln414_2_fu_2030     |    0    |    0    |    0    |
|          |      trunc_ln414_3_fu_2061     |    0    |    0    |    0    |
|          |      trunc_ln414_4_fu_2092     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln415_fu_554       |    0    |    0    |    0    |
|          |       zext_ln1118_fu_950       |    0    |    0    |    0    |
|          |      zext_ln415_2_fu_1174      |    0    |    0    |    0    |
|   zext   |      zext_ln415_1_fu_1361      |    0    |    0    |    0    |
|          |      zext_ln415_3_fu_2139      |    0    |    0    |    0    |
|          |      zext_ln415_4_fu_2311      |    0    |    0    |    0    |
|          |      zext_ln415_5_fu_2483      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |    0    |   2077  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_1_reg_3037|    1   |
|Range1_all_zeros_1_reg_3043|    1   |
|     add_ln25_reg_2844     |   15   |
|    and_ln781_3_reg_2989   |    1   |
|    and_ln781_4_reg_3237   |    1   |
|    and_ln781_5_reg_3268   |    1   |
|    and_ln781_6_reg_3299   |    1   |
|     and_ln781_reg_2903    |    1   |
|   and_ln786_12_reg_3247   |    1   |
|   and_ln786_14_reg_3278   |    1   |
|   and_ln786_16_reg_3309   |    1   |
|    and_ln786_2_reg_3048   |    1   |
|    and_ln786_7_reg_2999   |    1   |
|     and_ln786_reg_2908    |    1   |
|      carry_3_reg_3026     |    1   |
|        col_reg_2887       |   10   |
|     im_V_read_reg_2763    |   18   |
|    imag_btm_V_reg_2928    |   18   |
|    imag_top_V_reg_2923    |   18   |
|     isquare_V_reg_3329    |   18   |
|       iter_reg_3078       |    8   |
|    or_ln340_12_reg_3009   |    1   |
|    or_ln340_20_reg_3257   |    1   |
|    or_ln340_23_reg_3288   |    1   |
|    or_ln340_26_reg_3319   |    1   |
|    or_ln340_2_reg_2918    |    1   |
|    overflow_5_reg_3089    |    1   |
|    overflow_6_reg_3108    |    1   |
|    p_Result_10_reg_3225   |    5   |
|    p_Result_11_reg_2775   |    1   |
|    p_Result_12_reg_2786   |    1   |
|    p_Result_14_reg_3014   |    1   |
|    p_Result_16_reg_3032   |    1   |
|    p_Result_17_reg_2872   |    1   |
|    p_Result_18_reg_2817   |    1   |
|    p_Result_19_reg_2823   |    1   |
|    p_Result_21_reg_2950   |    1   |
|    p_Result_30_reg_3148   |    1   |
|    p_Result_33_reg_3178   |    1   |
|    p_Result_36_reg_3208   |    1   |
|    p_Result_3_reg_2962    |    2   |
|    p_Result_4_reg_2967    |    3   |
|    p_Result_6_reg_3190    |    2   |
|    p_Result_7_reg_3220    |    4   |
|    p_Result_8_reg_3195    |    3   |
|    p_Result_9_reg_3160    |    2   |
|   p_Result_s_11_reg_3165  |    3   |
|     p_Val2_15_reg_2983    |   18   |
|     p_Val2_19_reg_278     |   18   |
|     p_Val2_20_reg_289     |   18   |
|     p_Val2_24_reg_3083    |   18   |
|     p_Val2_25_reg_300     |   18   |
|     p_Val2_30_reg_3102    |   18   |
|     p_Val2_33_reg_3231    |   18   |
|     p_Val2_36_reg_3262    |   18   |
|     p_Val2_41_reg_3293    |   18   |
|     p_Val2_4_reg_2781     |   18   |
|     p_Val2_5_reg_2897     |   18   |
|     p_Val2_9_reg_3020     |   18   |
|      phi_mul_reg_255      |   15   |
|      pixel_R_reg_311      |    8   |
|    pixel_out_V_reg_3121   |   24   |
|      r_V_14_reg_2768      |   36   |
|      r_V_15_reg_2973      |   36   |
|      r_V_16_reg_2807      |   35   |
|      r_V_17_reg_2943      |   36   |
|      r_V_18_reg_3141      |   36   |
|      r_V_19_reg_3171      |   36   |
|      r_V_20_reg_3201      |   38   |
|    real_btm_V_reg_2938    |   18   |
|    real_top_V_reg_2933    |   18   |
|     ret_V_10_reg_3136     |   19   |
|     ret_V_13_reg_2862     |   15   |
|      rhs_V_1_reg_2839     |   19   |
|      rhs_V_3_reg_3065     |   20   |
|        row_reg_2852       |   10   |
|     rsquare_V_reg_3324    |   18   |
|     sext_ln61_reg_3070    |   20   |
|   sext_ln703_1_reg_2878   |   18   |
|    sext_ln728_reg_2802    |   36   |
|      tmp_13_reg_2867      |    1   |
|      tmp_V_1_reg_243      |   10   |
|       tmp_V_reg_266       |   10   |
|    tmp_last_V_reg_2857    |    1   |
|    tmp_user_V_reg_2892    |    1   |
|   trunc_ln414_1_reg_2957  |   15   |
|   trunc_ln414_2_reg_3155  |   15   |
|   trunc_ln414_3_reg_3185  |   15   |
|   trunc_ln414_4_reg_3215  |   15   |
|    trunc_ln414_reg_2978   |   15   |
|   underflow_10_reg_3283   |    1   |
|   underflow_11_reg_3314   |    1   |
|    underflow_1_reg_2913   |    1   |
|    underflow_5_reg_3004   |    1   |
|    underflow_7_reg_3095   |    1   |
|    underflow_8_reg_3114   |    1   |
|    underflow_9_reg_3252   |    1   |
|       x0_V_reg_3060       |   18   |
|        x_V_reg_3126       |   18   |
|    xor_ln779_1_reg_2828   |    1   |
|     xor_ln779_reg_2791    |    1   |
|   xor_ln785_11_reg_3242   |    1   |
|   xor_ln785_13_reg_3273   |    1   |
|   xor_ln785_15_reg_3304   |    1   |
|    xor_ln785_2_reg_2833   |    1   |
|    xor_ln785_7_reg_2994   |    1   |
|     xor_ln785_reg_2796    |    1   |
|       y0_V_reg_3054       |   18   |
|        y_V_reg_3131       |   18   |
|     zsquare_V_reg_3334    |   18   |
+---------------------------+--------+
|           Total           |  1091  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_214 |  p8  |   2  |  24  |   48   ||    9    |
|  tmp_V_1_reg_243 |  p0  |   2  |  10  |   20   ||    9    |
|   tmp_V_reg_266  |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_322    |  p1  |   2  |  35  |   70   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   158  ||  6.656  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |  2077  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |  1091  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1091  |  2113  |
+-----------+--------+--------+--------+--------+
