{"vcs1":{"timestamp_begin":1681768701.055296391, "rt":0.40, "ut":0.19, "st":0.10}}
{"vcselab":{"timestamp_begin":1681768701.520753961, "rt":0.51, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1681768702.081806714, "rt":0.22, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681768700.690241610}
{"VCS_COMP_START_TIME": 1681768700.690241610}
{"VCS_COMP_END_TIME": 1681768702.372346193}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv library.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
{"stitch_vcselab": {"peak_mem": 238984}}
