verilog work "full_adder.v"
verilog work "full_adder_tb.v"
verilog work "/home/shreyas/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
