// Seed: 107553334
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    input tri id_9,
    input tri id_10,
    input tri1 module_0
);
  assign id_2 = id_9;
  assign module_1.id_0 = 0;
  assign id_1 = id_5;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    output logic id_2,
    input  uwire id_3,
    output uwire id_4,
    output tri1  id_5,
    input  wire  id_6
);
  always @(1 or id_6) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_2 = -1;
    end
  end
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_3,
      id_0,
      id_6,
      id_4,
      id_0,
      id_3,
      id_3,
      id_0
  );
  final begin : LABEL_2
    $unsigned(99);
    ;
    id_1 <= -1'b0;
  end
  wire id_8;
endmodule
