module vio_0(
    clk,            
    probe_out0,     
    probe_out1,     
    probe_out2,     
    probe_out3      
);
  input clk;                  
  output [0:0] probe_out0;    
  output [0:0] probe_out1;    
  output [0:0] probe_out2;    
  output [0:0] probe_out3;    
endmodule