# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../COUNTER.srcs/sources_1/new/COUNTER.vhd" \
"../../../../COUNTER.srcs/sim_1/new/COUNTER_tst.vhd" \

# Do not sort compile order
nosort
