================================================================================ 
Commit: 90ad012ff4ec308963a5e7e0baa839a99721d4cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:07:47 2025 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License.txt file for ARL-S 5020_80 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 4388859b349b72ab680314fb69a12b099b4b0da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:36 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5020_80

Hsd-es-id: N/A"
Original commit date: Mon Jan 6 09:10:27 2025 -0800
Original commit hash: d4d955bf5ebc27a80efbb5f3cc7a0ebdb16cf2a0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 217694573fa4dc8d07c6a700390dbea7600e938e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:33 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_5020_00

Hsd-es-id: N/A"
Original commit date: Sun Jan 5 20:31:25 2025 -0800
Change-Id: I100db964ce403cbbda3c72d9e1fc11e3020bc12e
Original commit hash: 1cf6c566828d353bbd8e6e26d3331fc4c2afc178

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d92f826d3befd88312d119614db8a7eaa85043cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:30 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5013_80

Hsd-es-id: N/A"
Original commit date: Thu Jan 2 17:50:34 2025 -0800
Original commit hash: 89cee32c6289c84ff7aa6e62538ef70ea62667a8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 318ddc2fea20280a973cea0e069de3059a339e6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:28 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL] GCC Release build optimization

[Feature Description]
Enable optimization for GCC release build

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib

[Impacted Platform]
ALL

Hsd-es-id: 22020778218
Original commit date: Thu Jan 2 21:49:13 2025 +0800
Change-Id: I44b0ec39adab3b2e682a7e60e48aa336578d18d9
Original commit hash: 80716577245d143590fc9585a4494601807852a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 8f5dbc1f14307e0f18415f64800f032c4b4df62a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:25 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.89

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:38:00 2024 +0800
Change-Id: I720489e12b725c06fb8652fe9157c70d5c8e8bd7
Original commit hash: 8ff5fe7f5d1c4fd68e0ba2b61ef75074fef64903

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07b35079dbb712ac860f1f3c7c3e581e0910dd2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:22 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Update tRWsg and tRWdg

[Issue Description]
Normal mode memory test/system hang failure observed

[Resolution]
Adding +2 to tRWsg and tRWdg if vendor DIMM detected

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 22020753221
Original commit date: Wed Dec 18 16:14:42 2024 +0800
Change-Id: Ia119c09a650d45813f672ce6b0def74e913ea401
Original commit hash: 9ce9f4f9f8a68673dba107b59d77a060a3784497

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 812e28caf05d1ab432f1cf018c57d9e28156da71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:19 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.88

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:36:26 2024 +0800
Change-Id: I8082bbfc1036db894bfee43b2c961124790275e8
Original commit hash: 9e033f13b206e3d726bbb3352f81efa56a04c2dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d3929bd1f22060316c12177fb1121763c7f6b75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:16 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Update tWRWR for 2RCKD

[Issue Description]
MEMTest failure observed on 2R CKD

[Resolution]
Set minimum 17 for tWRWR

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 22020753219
Original commit date: Wed Dec 18 16:36:51 2024 +0800
Change-Id: If8b8efa2aa54f5e898311f9dc03e8aa4222f6d79
Original commit hash: 69aacfbeda1995c8e314dfd8ba1f3f5d2125c75c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: e0ae0d309b8a68ac2476781d745c700a9552ba7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:13 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.87

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:36:11 2024 +0800
Change-Id: Ie2c41429e4d48303a8d07697a41c0dedb5b49522
Original commit hash: a092da5fa816b4372614ed6da46a9218f2242a89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76aa63a462592d87faf85590bafad8d38cd3e2e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:10 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Enable MarginLimitCheck and RMC for 6400 2R

[Feature Description]
Reduce CmdV GB from 12 Left/Right (240) to 9 Left/Right (180)
Enable MarginLimitCheck and RMC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 22020743524
Original commit date: Mon Dec 16 16:46:15 2024 +0800
Change-Id: I917f0267bc44e964f2c2e234b658b3c97e023961
Original commit hash: 65f92c17232c48e9b3b41aee555c4b74b8463e26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9e40f166620c02dd5f17a3b782a9e7bbcb9dcccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:07 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.86

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:35:54 2024 +0800
Change-Id: I897ebc505bf340e514f863682e0d7cf0bfbb8821
Original commit hash: 00a45bd3236a4b6a8f08357564af038016b010d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1494c6a8cfadbb1bd67edaf76e508ef78f75d3c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:04 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL][OC] Default Gear Ratio selection behavior in MRC

[Feature Description]
For ARL-S, when XMP or non-standard memory profile is selected,
gear mode should be set to G4 for any bandwidth > 8000 MT/s otherwise
set to G2 if <= 8000 MT/s.
For ARL-Hx, when XMP or non-standard memory profile is selected,
gear mode should be set to G4 for any bandwidth > 7200 MT/s otherwise
set to G2 if <= 7200 MT/s.
When Dynamic Memory Boost feature is Enabled and MRC is training
the Standard SPD memory profile (which corresponds to GV point 0),
MRC shall train the DRAM at the maximum frequency (of the Standard
memory profile) with Gear 4 enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14023968217
Original commit date: Fri Nov 22 11:09:43 2024 -0800
Change-Id: Ie70d3e07a3f9e2e78126689352f44e8fca9b1994
Original commit hash: 6adb98deaad4e57572b352aeaf9a1730e301c075

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 6d2774fe54038f8ee507c489e146ca81bee12ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:02:00 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.85

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:35:32 2024 +0800
Change-Id: I585c55cb89f233cbf8af4134d4c9635fe0af2d0c
Original commit hash: ef4e3abc684db2a31c1015ccbd28b2f4eb751c48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b22ebb522c62f7ed3dff13fe9825506423c08aad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:57 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Apply Enhanced FreqLimit only for Mix DIMM

[Feature Description]
Check if it's mixed DIMMs configuration before calling
MrcGetEnhanncedFreqMax() to avoid identical DIMMs speed be reduced.
Currently the FreqlimitMask will impact both identical DIMMs and
mixed DIMMs once enabling.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, HX 2DPC

Hsd-es-id: 15017222440
Original commit date: Wed Dec 11 09:56:23 2024 +0800
Change-Id: I8cd22d604f7d93cb204517590aa828bccd716ecb
Original commit hash: 2cd6b0807334c2903c27bc61d51d98bc0aab24d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 2ed93165ec4f73a80426f2ee940cf9fa51867d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:54 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.84

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:35:13 2024 +0800
Change-Id: I4aa6faa45b3d7dbf3db97612900bb1873ba193a5
Original commit hash: 72c75b53a7e50f9b698cd8f3b4c1876e3869a61c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1024f95a58af4a89f1a8d42b36504887c29c8b6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:51 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] System hang during boot with 0R1R_1R1R population

[Issue Description]
Retrain Margin Check failed when plug in partial population (3 DIMM)

[Resolution]
Issue due to in retrain margin check, ResultRank is Rank0 because
system level rankmask is with rank0 enabled.
For channel with only 1 DIMM populated, rank0 is not populated,
but we are reading the MarginResult of unpopulated rank as a base,
which is 0, hence resulting 0 margin for that channel.
To resolve this, we should copy the MarginResult from the first
populated rank of that channel to MarginResult of ResultRank as a base.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, HX

Hsd-es-id: 15017192547
Original commit date: Wed Dec 4 10:55:51 2024 +0800
Change-Id: I49231cf92f011a704869b1d942dfba5d4cb27dcd
Original commit hash: e268ed9c1a7d24387ba8e93e7135824d57a3665d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 230c904e3c7f5f881262ad08dd25ed3df4e16be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:48 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.83

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:34:58 2024 +0800
Change-Id: Ia575163696ea381446c2b2a7f5a006eb7da07f0e
Original commit hash: 08b4f51944e98754554cf1899f790f942c47a00f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4acc110f61e081c7b2b5de6b18fe657238f641b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:45 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Add variables display message for 2DPC Mixed DIMM

[Feature Description]
Add MemorySpeedReducedWrongDimmSlot and MemorySpeedReducedMixedConfig
in MEMORY_INFO_HOB

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 15017213607
Original commit date: Mon Dec 9 15:14:48 2024 +0800
Change-Id: Ief53b39b13931d6bd2d730a21ecca8c2b119eeef
Original commit hash: 02dec1ecb2ef45160dc7c699888a1e9438ffe921

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 48ccb40832223e9ab21ecf445b36b294533576f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:43 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.82

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 19 23:32:27 2024 +0800
Change-Id: Ic49ee649d4eefb9f5785d5f1381f667dd6d9b00f
Original commit hash: 253a955fccf798b668c4ec1596bfd12fac9c2c44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2556267fbce29aa6aacc3837577dddfbe10ca5de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:40 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | DDR5] Missing update for Margin result for x16 devices

[Issue Description]
When calculating the WrV margin, system measures the margin
by changing the VrefDQ of all DRAMs at the same time.
Then, system calculates the per-byte margin by applying
the set VrefDQ difference between each DRAM device.
In the case of x16 components, there is an error in matching devices
and bytes in the calculation logic.
Only MarginResult for byte 0 and byte 1 are updated,
byte 2 and byte 3 are not updated.
Besides, byte 1 is also not updated with the correct offset.

[Resolution]
- Loop through byte instead of device to update all the bytes for
  MarginResult.
- Obtain the per DRAM device VrefDQ based on byte swizzle.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 15017184777
Original commit date: Tue Dec 3 09:26:57 2024 +0800
Change-Id: I6d2fbdb095e40ed8767b3cb6552aca060859b4e8
Original commit hash: f7e22c1f3a07e39d28cf11eb3e7a7ccb9cff3ec4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3c5dcedb9159bb15e08e420011533f14e6319b28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:36 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_5013_79

Hsd-es-id: N/A"
Original commit date: Wed Jan 1 20:32:00 2025 -0800
Change-Id: Idbf14ed722455158e1411461fcda892399934a21
Original commit hash: 6f621047379d84be2e4ed95d1a6282770eb99c51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fd314a073458ad2954d59bcb6f551d31afe0c837 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:34 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_89

Hsd-es-id: N/A"
Original commit date: Thu Jan 2 09:14:38 2025 -0800
Original commit hash: 665203a31694df796e44c384194f0c26fe21b6f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 11b51d0537f1defb106258d8eb3ff31480f288c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:31 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_88

Hsd-es-id: N/A"
Original commit date: Fri Dec 27 11:23:39 2024 -0800
Original commit hash: b4cc04dfc7071c3d7b4dca4f39f70a242500771e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a98daa178127f169f1cbd267c2acf6c899713d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:28 2025 +0530 
-------------------------------------------------------------------------------- 
Disable AutoGV only for Desktop platform

[Issue Description]
AutoGV is currently disabled for both
S and Hx platforms

[Resolution]
Keep AutoGV enabled for Hx platform

Package/Module: MeteorLakeBoard

[Impacted Platform]
Hx

Hsd-es-id: 15017265157
Original commit date: Wed Dec 18 17:04:34 2024 -0800
Change-Id: Idcd932d85126585265f103232aa483a8effba2b6
Original commit hash: 02870047c468f1b68d3e8f185cb05bae7c43c606

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8b45e94c4db7118f2882a791f4b498aabd625358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:25 2025 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] POST time improvement for SoundWire enumeration

[Issue Description]
It takes too long for the SoundWire protocol to enumerate all
peripherals on the SoundWire bus.

[Resolution]
Improve the enumeration process by adding a break condition when the
status register meets the criteria.

Package/Module:
Features/Audio/SndwFeaturePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18040950409
Original commit date: Wed Dec 11 12:04:33 2024 +0100
Change-Id: I25762a383d337b1ad1655ccb0a8b355447a682b0
Original commit hash: 12ba42f7e754a4428306ccd8ca791cdaf808e00e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: 90005358e13a9ed3c5fbff6006d56d74ed3fb703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:22 2025 +0530 
-------------------------------------------------------------------------------- 
DLRM Support for Gen4/Gen5 Storage to reduce active power usage

[Feature Description]
Gen4 support with Enabled by default to -- Dynamic Link (PCIe) Rate
management (DLRM) for Storage to reduce active power usage

Package/Module: BoardPkg, PlatSamplePkg

[Impacted Platform]
S, Hx, H

Hsd-es-id: 14023987784
Original commit date: Thu Nov 28 21:45:47 2024 -0800
Change-Id: I991d718a183789f36313aaa911709c54213c48ac
Original commit hash: d238b17600f36da76d9900c9edadf5ec39def943

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: dc6e1fd54b8dc322cd119c8b8d0cc9880cc2e895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:18 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_87

Hsd-es-id: N/A"
Original commit date: Mon Dec 23 07:38:19 2024 -0800
Original commit hash: 4c2005f8a6f7141bacb02bfad092dafbeb2373ee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c05d8cc3834dceeba3156c3077e26f20c403647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:15 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_86

Hsd-es-id: N/A"
Original commit date: Fri Dec 20 07:35:53 2024 -0800
Original commit hash: e570f1623c029f472d48fabcad58de9bf642294f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 034e85b8f1f13209dc8d058bb2cd41136a043e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:11 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_85

Hsd-es-id: N/A"
Original commit date: Tue Dec 17 12:00:30 2024 -0800
Original commit hash: bf0c4118ac057cd8f48d12a6ad433e47204f6c91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9255fd4ee2b3018429624adee4642810fc2a7c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:09 2025 +0530 
-------------------------------------------------------------------------------- 
System hang at PC:004F with 2Rx8 64GB 6400

[Issue Description]
System hang at PC:004F with 2Rx8 64GB 6400

[Resolution]
Adjust MMIO High Base Address to support
max physical memory configuration

Package/Module: PeiHostBridgeInitFruLib

[Impacted Platform]
S

Hsd-es-id: 15017234180
Original commit date: Mon Dec 9 10:00:43 2024 -0800
Change-Id: Ia1aa41c4663d84ba2088ab851d8228b850383d71
Original commit hash: 5258c37e152f0394f484bc47f2eaa2bef132751f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 09dd3f31ed37331caf543a614435f3c384fae8d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:05 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_84

Hsd-es-id: N/A"
Original commit date: Mon Dec 16 10:05:23 2024 -0800
Original commit hash: aeaa5d43030438650f1b9dd908690f8139392397

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8d1deab9b12b0a5663c26db03e92292d916986c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:03 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_83

Hsd-es-id: N/A"
Original commit date: Fri Dec 13 10:16:23 2024 -0800
Original commit hash: d10abffd2c6d1a3d8054f1dd5aafda539f83b8f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4767e872e4c99b8ab2aa8e1d5ad37adc37637112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:01:00 2025 +0530 
-------------------------------------------------------------------------------- 
Updating IPC scalars for Big core

[Issue Description]
IPC scalar value for Big core was assigned to 1.15

[Resolution]
1.Changing Big core IPC scalar from 1.15 to 1.6 as per spec details.
2.Adding small core IPC scalar as 1.4 for atom cores

Package/Module: SiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22020714026
Original commit date: Fri Dec 6 13:45:56 2024 +0530
Change-Id: Icdbadad850388ca1cb43da0cde3ed6c42123a38c
Original commit hash: 4de1a171f8cf31b9aadf7aede0e58791ff47c78e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: cc740f4f3efc1eb7bfb28b70bc73ab2884dca345 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:00:56 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: Soc atom IPC scalar values incorrect

[Issue Description]
Soc atom IPC scalar values should be 100 rather than 140.
Code logic is wrong when update Soc atom IPC scalar.

[Resolution]
Update Soc atom IPC scalar to 100 for ARL-H rather than ARL-U

Package/Module:
ClientOneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
Mobile

Hsd-es-id: 22020452317
Original commit date: Thu Sep 5 13:09:28 2024 +0800
Change-Id: I528d1636860c66c15294a9a3d49635a371614844
Original commit hash: ea4808a7bade0dba74774d3f02f2aae04c956fed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: ae7600dd4de1111120b4fbeea88b275cd0071081 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:00:52 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: Update Scaling factor in FW

[Feature Description]
CPPC FMax does not meet the expectation

Big Core Scaler --> LNC Scaler --> 1.6
Small Core Scaler --> SKT Scaler --> 1.4
SOC --> CMT Scaler --> 1

Package/Module:
OneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 15016592754
Original commit date: Thu Jul 25 14:04:20 2024 +0800
Change-Id: Icb9bf4205de620965574756ecc2d8b251626070c
Original commit hash: 60a4aa72f3b0fe6a066ef13f6e85f02664cee711

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 88354cfc53dcf9e443bf2ae913c0daa823122c01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:00:48 2025 +0530 
-------------------------------------------------------------------------------- 
XmlCli should be disabled in production bios by default

[Issue Description]
XmlCli should be disabled by default in the production bios.
However PcdXmlCliFeatureEnable is set to TRUE in
BoardPkgPcdUpdate.dsc file, which is causing it to be enabled.

[Resolution]
PcdXmlCliFeatureEnable should be removed from the
BoardPkgPcdUpdate.dsc as it is already properly configured
in the BoardPkgPcdInit.dsc

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 22020719946
Original commit date: Mon Dec 9 11:31:01 2024 +0530
Change-Id: I949fcbe549f8ce6a878cda8e05c0e52009845516
Original commit hash: f7217aba9ea5c77c114000921bc21972ebcee0d5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 63283948f57f6a3a16d8c76bd1af02bd815aa112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:00:45 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_82

Hsd-es-id: N/A"
Original commit date: Thu Dec 12 23:33:32 2024 -0800
Original commit hash: 4c076877f80c3024879c00810728278701d4c945

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a27402bc4f9a19a99a8a11a46a0d9c02cd070871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:00:41 2025 +0530 
-------------------------------------------------------------------------------- 
PCIe register values mismatch

[Issue Description]
PCIe register EQCFG1.LEB values mismatch.

[Resolution]
Use correct EQCFG1.LEB bit mask.

Package/Module: PeiPcieSipInitLib

[Impacted Platform]
ALL

Hsd-es-id: 16026101317
Original commit date: Tue Dec 3 16:20:48 2024 -0800
Change-Id: I112e78cd0850565d25ab605530ba1f9dec7227c7
Original commit hash: 30586e2fd5128d5db08bba72159a2245656294a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: f71a5fad3c5f7ca5604e4272e7e6d9d6a6e36e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 13 23:00:31 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_81

Hsd-es-id: N/A"
Original commit date: Sun Dec 1 21:30:01 2024 -0800
Original commit hash: e3fffe67c78f3741a73195fe2ba427cddd8c4ca8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.act
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
