module mips_tb;
//`timescale 1ns/1ns;
reg clk;
reg reset;

mips m(clk,reset);
initial
begin
	reset=1'b0;
	clk=1'b0;

	#5 reset=1'b1;
	#5 reset=1'b1;	
end
always
begin
	#10 clk=~clk;	
end

endmodule
