

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sun Sep  3 07:20:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  86122060|  86122060|  0.861 sec|  0.861 sec|  86122061|  86122061|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_gemm_i9_l_j9    |   7170048|   7170048|       778|          -|          -|  9216|        no|
        |- l_gemm_i18_l_j17  |  28403712|  28403712|      3082|          -|          -|  9216|        no|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 28 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 23 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j9 = alloca i32 1"   --->   Operation 33 'alloca' 'j9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i9 = alloca i32 1"   --->   Operation 34 'alloca' 'i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 35 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v260_V = alloca i64 1" [kernel.cpp:427]   --->   Operation 36 'alloca' 'v260_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v261_V = alloca i64 1" [kernel.cpp:429]   --->   Operation 37 'alloca' 'v261_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v262_V = alloca i64 1" [kernel.cpp:431]   --->   Operation 38 'alloca' 'v262_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v263 = alloca i64 1"   --->   Operation 39 'alloca' 'v263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v264_V = alloca i64 1" [kernel.cpp:435]   --->   Operation 40 'alloca' 'v264_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v265 = alloca i64 1" [kernel.cpp:437]   --->   Operation 41 'alloca' 'v265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v266_V = alloca i64 1" [kernel.cpp:439]   --->   Operation 42 'alloca' 'v266_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v267 = alloca i64 1" [kernel.cpp:441]   --->   Operation 43 'alloca' 'v267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v268_V = alloca i64 1" [kernel.cpp:443]   --->   Operation 44 'alloca' 'v268_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v269_V = alloca i64 1" [kernel.cpp:445]   --->   Operation 45 'alloca' 'v269_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v270 = alloca i64 1" [kernel.cpp:447]   --->   Operation 46 'alloca' 'v270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln428 = call void @Linear_layer_qkv, i24 %v242, i24 %v243, i24 %v244, i24 %v260_V" [kernel.cpp:428]   --->   Operation 47 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2, i24 %v264_V"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln200 = store i14 0, i14 %indvar_flatten6" [kernel.cpp:200]   --->   Operation 49 'store' 'store_ln200' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln200 = store i4 0, i4 %i9" [kernel.cpp:200]   --->   Operation 50 'store' 'store_ln200' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln200 = store i10 0, i10 %j9" [kernel.cpp:200]   --->   Operation 51 'store' 'store_ln200' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln428 = call void @Linear_layer_qkv, i24 %v242, i24 %v243, i24 %v244, i24 %v260_V" [kernel.cpp:428]   --->   Operation 52 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2, i24 %v264_V"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln430 = call void @Linear_layer_qkv, i24 %v242, i24 %v245, i24 %v246, i24 %v261_V" [kernel.cpp:430]   --->   Operation 54 'call' 'call_ln430' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln430 = call void @Linear_layer_qkv, i24 %v242, i24 %v245, i24 %v246, i24 %v261_V" [kernel.cpp:430]   --->   Operation 55 'call' 'call_ln430' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln432 = call void @Linear_layer_qkv, i24 %v242, i24 %v247, i24 %v248, i24 %v262_V" [kernel.cpp:432]   --->   Operation 56 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln432 = call void @Linear_layer_qkv, i24 %v242, i24 %v247, i24 %v248, i24 %v262_V" [kernel.cpp:432]   --->   Operation 57 'call' 'call_ln432' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln434 = call void @Self_attention, i24 %v260_V, i24 %v261_V, i24 %v262_V, i24 %v263" [kernel.cpp:434]   --->   Operation 58 'call' 'call_ln434' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln407 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19" [kernel.cpp:407]   --->   Operation 59 'spectopmodule' 'spectopmodule_ln407' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v242, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v242"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v243, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v243"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v244, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v244"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v245, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v245"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v246, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v246"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v247, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v247"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v248, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v248"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v249, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v249"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v250, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v250"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v251, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v251"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v252, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v252"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v253, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v253"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v254, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v254"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v255, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v255"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v256, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v256"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v257, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v257"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v258, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v258"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v259, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %v259"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln434 = call void @Self_attention, i24 %v260_V, i24 %v261_V, i24 %v262_V, i24 %v263" [kernel.cpp:434]   --->   Operation 96 'call' 'call_ln434' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln200 = br void %l_S_k_0_k3.i" [kernel.cpp:200]   --->   Operation 97 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i14 %indvar_flatten6" [kernel.cpp:200]   --->   Operation 98 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (2.20ns)   --->   "%icmp_ln200 = icmp_eq  i14 %indvar_flatten6_load, i14 9216" [kernel.cpp:200]   --->   Operation 99 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (1.81ns)   --->   "%add_ln200_1 = add i14 %indvar_flatten6_load, i14 1" [kernel.cpp:200]   --->   Operation 100 'add' 'add_ln200_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %for.inc45.i, void %for.body55.i.preheader" [kernel.cpp:200]   --->   Operation 101 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%j9_load = load i10 %j9" [kernel.cpp:201]   --->   Operation 102 'load' 'j9_load' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%i9_load = load i4 %i9" [kernel.cpp:200]   --->   Operation 103 'load' 'i9_load' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln200 = add i4 %i9_load, i4 1" [kernel.cpp:200]   --->   Operation 104 'add' 'add_ln200' <Predicate = (!icmp_ln200)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.77ns)   --->   "%icmp_ln201 = icmp_eq  i10 %j9_load, i10 768" [kernel.cpp:201]   --->   Operation 105 'icmp' 'icmp_ln201' <Predicate = (!icmp_ln200)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.68ns)   --->   "%select_ln200 = select i1 %icmp_ln201, i10 0, i10 %j9_load" [kernel.cpp:200]   --->   Operation 106 'select' 'select_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.02ns)   --->   "%select_ln200_1 = select i1 %icmp_ln201, i4 %add_ln200, i4 %i9_load" [kernel.cpp:200]   --->   Operation 107 'select' 'select_ln200_1' <Predicate = (!icmp_ln200)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln201 = add i10 %select_ln200, i10 1" [kernel.cpp:201]   --->   Operation 108 'add' 'add_ln201' <Predicate = (!icmp_ln200)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln201 = store i14 %add_ln200_1, i14 %indvar_flatten6" [kernel.cpp:201]   --->   Operation 109 'store' 'store_ln201' <Predicate = (!icmp_ln200)> <Delay = 1.58>
ST_9 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln201 = store i4 %select_ln200_1, i4 %i9" [kernel.cpp:201]   --->   Operation 110 'store' 'store_ln201' <Predicate = (!icmp_ln200)> <Delay = 1.58>
ST_9 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln201 = store i10 %add_ln201, i10 %j9" [kernel.cpp:201]   --->   Operation 111 'store' 'store_ln201' <Predicate = (!icmp_ln200)> <Delay = 1.58>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%j17 = alloca i32 1"   --->   Operation 112 'alloca' 'j17' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%i18 = alloca i32 1"   --->   Operation 113 'alloca' 'i18' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 114 'alloca' 'indvar_flatten45' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i24 %v264_V, i24 %v250"   --->   Operation 115 'call' 'call_ln0' <Predicate = (icmp_ln200)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2, i24 %v269_V"   --->   Operation 116 'call' 'call_ln0' <Predicate = (icmp_ln200)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln382 = store i14 0, i14 %indvar_flatten45" [kernel.cpp:382]   --->   Operation 117 'store' 'store_ln382' <Predicate = (icmp_ln200)> <Delay = 1.58>
ST_9 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln382 = store i4 0, i4 %i18" [kernel.cpp:382]   --->   Operation 118 'store' 'store_ln382' <Predicate = (icmp_ln200)> <Delay = 1.58>
ST_9 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln382 = store i10 0, i10 %j17" [kernel.cpp:382]   --->   Operation 119 'store' 'store_ln382' <Predicate = (icmp_ln200)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.87>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln200_1, i10 0" [kernel.cpp:203]   --->   Operation 120 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln200_1, i8 0" [kernel.cpp:203]   --->   Operation 121 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i12 %tmp_49" [kernel.cpp:203]   --->   Operation 122 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.81ns)   --->   "%sub_ln203 = sub i14 %tmp_s, i14 %zext_ln203" [kernel.cpp:203]   --->   Operation 123 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i10 %select_ln200" [kernel.cpp:204]   --->   Operation 124 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.81ns)   --->   "%empty_415 = add i14 %sub_ln203, i14 %zext_ln204" [kernel.cpp:203]   --->   Operation 125 'add' 'empty_415' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_415" [kernel.cpp:203]   --->   Operation 126 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%v104_V_addr = getelementptr i24 %v264_V, i64 0, i64 %p_cast" [kernel.cpp:203]   --->   Operation 127 'getelementptr' 'v104_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (3.25ns)   --->   "%v104_V_load = load i14 %v104_V_addr" [kernel.cpp:208]   --->   Operation 128 'load' 'v104_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln200, i10 0" [kernel.cpp:204]   --->   Operation 129 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln200, i8 0" [kernel.cpp:204]   --->   Operation 130 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i18 %tmp_51" [kernel.cpp:204]   --->   Operation 131 'zext' 'zext_ln204_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (2.19ns)   --->   "%sub_ln204 = sub i20 %tmp_50, i20 %zext_ln204_3" [kernel.cpp:204]   --->   Operation 132 'sub' 'sub_ln204' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%v104_V_load = load i14 %v104_V_addr" [kernel.cpp:208]   --->   Operation 133 'load' 'v104_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 12 <SV = 11> <Delay = 5.44>
ST_12 : Operation 134 [2/2] (5.44ns)   --->   "%call_ln208 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i24 %v104_V_load, i24 %v264_V, i14 %empty_415, i20 %sub_ln204, i24 %v249, i14 %sub_ln203, i24 %v263" [kernel.cpp:208]   --->   Operation 134 'call' 'call_ln208' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i9_l_j9_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 136 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [kernel.cpp:201]   --->   Operation 137 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln208 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i24 %v104_V_load, i24 %v264_V, i14 %empty_415, i20 %sub_ln204, i24 %v249, i14 %sub_ln203, i24 %v263" [kernel.cpp:208]   --->   Operation 138 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln201 = br void %l_S_k_0_k3.i" [kernel.cpp:201]   --->   Operation 139 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i24 %v264_V, i24 %v250"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2, i24 %v269_V"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i24 %v242, i24 %v264_V, i32 %v265"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i24 %v242, i24 %v264_V, i32 %v265"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln440 = call void @Layer_norm, i32 %v265, i32 %v255, i32 %v256, i24 %v266_V" [kernel.cpp:440]   --->   Operation 144 'call' 'call_ln440' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln440 = call void @Layer_norm, i32 %v265, i32 %v255, i32 %v256, i24 %v266_V" [kernel.cpp:440]   --->   Operation 145 'call' 'call_ln440' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln442 = call void @Linear_layer_ds1, i24 %v266_V, i24 %v251, i24 %v252, i32 %v267" [kernel.cpp:442]   --->   Operation 146 'call' 'call_ln442' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 0.00>
ST_20 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln442 = call void @Linear_layer_ds1, i24 %v266_V, i24 %v251, i24 %v252, i32 %v267" [kernel.cpp:442]   --->   Operation 147 'call' 'call_ln442' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 148 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v267, i24 %v268_V, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 0.00>
ST_22 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v267, i24 %v268_V, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 149 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln382 = br void %l_S_k_0_k5.i" [kernel.cpp:382]   --->   Operation 150 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>

State 23 <SV = 18> <Delay = 5.77>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i14 %indvar_flatten45" [kernel.cpp:382]   --->   Operation 151 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (2.20ns)   --->   "%icmp_ln382 = icmp_eq  i14 %indvar_flatten45_load, i14 9216" [kernel.cpp:382]   --->   Operation 152 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (1.81ns)   --->   "%add_ln382_1 = add i14 %indvar_flatten45_load, i14 1" [kernel.cpp:382]   --->   Operation 153 'add' 'add_ln382_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.inc45.i168, void %for.body55.i184.preheader" [kernel.cpp:382]   --->   Operation 154 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%j17_load = load i10 %j17" [kernel.cpp:383]   --->   Operation 155 'load' 'j17_load' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%i18_load = load i4 %i18" [kernel.cpp:382]   --->   Operation 156 'load' 'i18_load' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln382 = add i4 %i18_load, i4 1" [kernel.cpp:382]   --->   Operation 157 'add' 'add_ln382' <Predicate = (!icmp_ln382)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (1.77ns)   --->   "%icmp_ln383 = icmp_eq  i10 %j17_load, i10 768" [kernel.cpp:383]   --->   Operation 158 'icmp' 'icmp_ln383' <Predicate = (!icmp_ln382)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.68ns)   --->   "%select_ln382 = select i1 %icmp_ln383, i10 0, i10 %j17_load" [kernel.cpp:382]   --->   Operation 159 'select' 'select_ln382' <Predicate = (!icmp_ln382)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 160 [1/1] (1.02ns)   --->   "%select_ln382_1 = select i1 %icmp_ln383, i4 %add_ln382, i4 %i18_load" [kernel.cpp:382]   --->   Operation 160 'select' 'select_ln382_1' <Predicate = (!icmp_ln382)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 161 [1/1] (1.73ns)   --->   "%add_ln383 = add i10 %select_ln382, i10 1" [kernel.cpp:383]   --->   Operation 161 'add' 'add_ln383' <Predicate = (!icmp_ln382)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln383 = store i14 %add_ln382_1, i14 %indvar_flatten45" [kernel.cpp:383]   --->   Operation 162 'store' 'store_ln383' <Predicate = (!icmp_ln382)> <Delay = 1.58>
ST_23 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln383 = store i4 %select_ln382_1, i4 %i18" [kernel.cpp:383]   --->   Operation 163 'store' 'store_ln383' <Predicate = (!icmp_ln382)> <Delay = 1.58>
ST_23 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln383 = store i10 %add_ln383, i10 %j17" [kernel.cpp:383]   --->   Operation 164 'store' 'store_ln383' <Predicate = (!icmp_ln382)> <Delay = 1.58>
ST_23 : Operation 165 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i24 %v269_V, i24 %v254"   --->   Operation 165 'call' 'call_ln0' <Predicate = (icmp_ln382)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 19> <Delay = 7.09>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln382_1, i12 0" [kernel.cpp:385]   --->   Operation 166 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln382_1, i10 0" [kernel.cpp:385]   --->   Operation 167 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i14 %tmp_53" [kernel.cpp:385]   --->   Operation 168 'zext' 'zext_ln385' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (2.07ns)   --->   "%sub_ln385 = sub i16 %tmp_52, i16 %zext_ln385" [kernel.cpp:385]   --->   Operation 169 'sub' 'sub_ln385' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln382_1, i8 0" [kernel.cpp:382]   --->   Operation 170 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i12 %tmp_54" [kernel.cpp:382]   --->   Operation 171 'zext' 'tmp_104_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_417 = sub i14 %tmp_53, i14 %tmp_104_cast" [kernel.cpp:385]   --->   Operation 172 'sub' 'empty_417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i10 %select_ln382" [kernel.cpp:386]   --->   Operation 173 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%empty_418 = add i14 %empty_417, i14 %zext_ln386" [kernel.cpp:385]   --->   Operation 174 'add' 'empty_418' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%p_cast50 = zext i14 %empty_418" [kernel.cpp:385]   --->   Operation 175 'zext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%v269_V_addr = getelementptr i24 %v269_V, i64 0, i64 %p_cast50" [kernel.cpp:385]   --->   Operation 176 'getelementptr' 'v269_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [2/2] (3.25ns)   --->   "%v269_V_load = load i14 %v269_V_addr" [kernel.cpp:390]   --->   Operation 177 'load' 'v269_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 25 <SV = 20> <Delay = 3.25>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln382, i12 0" [kernel.cpp:386]   --->   Operation 178 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln382, i10 0" [kernel.cpp:386]   --->   Operation 179 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln386_3 = zext i20 %tmp_56" [kernel.cpp:386]   --->   Operation 180 'zext' 'zext_ln386_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (2.25ns)   --->   "%sub_ln386 = sub i22 %tmp_55, i22 %zext_ln386_3" [kernel.cpp:386]   --->   Operation 181 'sub' 'sub_ln386' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/2] (3.25ns)   --->   "%v269_V_load = load i14 %v269_V_addr" [kernel.cpp:390]   --->   Operation 182 'load' 'v269_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 26 <SV = 21> <Delay = 5.50>
ST_26 : Operation 183 [2/2] (5.50ns)   --->   "%call_ln390 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i24 %v269_V_load, i24 %v269_V, i14 %empty_418, i22 %sub_ln386, i24 %v253, i16 %sub_ln385, i24 %v268_V" [kernel.cpp:390]   --->   Operation 183 'call' 'call_ln390' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 22> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i18_l_j17_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%empty_416 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 185 'speclooptripcount' 'empty_416' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln383 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [kernel.cpp:383]   --->   Operation 186 'specloopname' 'specloopname_ln383' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln390 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i24 %v269_V_load, i24 %v269_V, i14 %empty_418, i22 %sub_ln386, i24 %v253, i16 %sub_ln385, i24 %v268_V" [kernel.cpp:390]   --->   Operation 187 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln383 = br void %l_S_k_0_k5.i" [kernel.cpp:383]   --->   Operation 188 'br' 'br_ln383' <Predicate = true> <Delay = 0.00>

State 28 <SV = 19> <Delay = 0.00>
ST_28 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i24 %v269_V, i24 %v254"   --->   Operation 189 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 20> <Delay = 0.00>
ST_29 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119, i24 %v266_V, i24 %v269_V, i32 %v270"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 21> <Delay = 0.00>
ST_30 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119, i24 %v266_V, i24 %v269_V, i32 %v270"   --->   Operation 191 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln449 = call void @Layer_norm.1, i32 %v270, i32 %v257, i32 %v258, i24 %v259" [kernel.cpp:449]   --->   Operation 192 'call' 'call_ln449' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 23> <Delay = 0.00>
ST_32 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln449 = call void @Layer_norm.1, i32 %v270, i32 %v257, i32 %v258, i24 %v259" [kernel.cpp:449]   --->   Operation 193 'call' 'call_ln449' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln450 = ret" [kernel.cpp:450]   --->   Operation 194 'ret' 'ret_ln450' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [36]  (0 ns)
	'store' operation ('store_ln200', kernel.cpp:200) of constant 0 on local variable 'indvar_flatten6' [90]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 5.78ns
The critical path consists of the following:
	'load' operation ('j9_load', kernel.cpp:201) on local variable 'j9' [100]  (0 ns)
	'icmp' operation ('icmp_ln201', kernel.cpp:201) [105]  (1.77 ns)
	'select' operation ('select_ln200', kernel.cpp:200) [106]  (0.687 ns)
	'add' operation ('add_ln201', kernel.cpp:201) [123]  (1.73 ns)
	'store' operation ('store_ln201', kernel.cpp:201) of variable 'add_ln201', kernel.cpp:201 on local variable 'j9' [126]  (1.59 ns)

 <State 10>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln203', kernel.cpp:203) [111]  (1.81 ns)
	'add' operation ('empty_415', kernel.cpp:203) [117]  (1.81 ns)
	'getelementptr' operation ('v104_V_addr', kernel.cpp:203) [119]  (0 ns)
	'load' operation ('v104_V_load', kernel.cpp:208) on array 'v124.V', kernel.cpp:435 [121]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('v104_V_load', kernel.cpp:208) on array 'v124.V', kernel.cpp:435 [121]  (3.25 ns)

 <State 12>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ln208', kernel.cpp:208) to 'Bert_layer_Pipeline_l_S_k_0_k3' [122]  (5.45 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 5.78ns
The critical path consists of the following:
	'load' operation ('j17_load', kernel.cpp:383) on local variable 'j17' [148]  (0 ns)
	'icmp' operation ('icmp_ln383', kernel.cpp:383) [153]  (1.77 ns)
	'select' operation ('select_ln382', kernel.cpp:382) [154]  (0.687 ns)
	'add' operation ('add_ln383', kernel.cpp:383) [174]  (1.73 ns)
	'store' operation ('store_ln383', kernel.cpp:383) of variable 'add_ln383', kernel.cpp:383 on local variable 'j17' [177]  (1.59 ns)

 <State 24>: 7.1ns
The critical path consists of the following:
	'sub' operation ('empty_417', kernel.cpp:385) [162]  (0 ns)
	'add' operation ('empty_418', kernel.cpp:385) [168]  (3.84 ns)
	'getelementptr' operation ('v269_V_addr', kernel.cpp:385) [170]  (0 ns)
	'load' operation ('v269_V_load', kernel.cpp:390) on array 'v124.V', kernel.cpp:445 [172]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('v269_V_load', kernel.cpp:390) on array 'v124.V', kernel.cpp:445 [172]  (3.25 ns)

 <State 26>: 5.51ns
The critical path consists of the following:
	'call' operation ('call_ln390', kernel.cpp:390) to 'Bert_layer_Pipeline_l_S_k_0_k5' [173]  (5.51 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
