* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Sep 12 2019 13:57:41

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  497
    LUTs:                 983
    RAMs:                 0
    IOBs:                 6
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 983/7680
        Combinational Logic Cells: 486      out of   7680      6.32812%
        Sequential Logic Cells:    497      out of   7680      6.47135%
        Logic Tiles:               163      out of   960       16.9792%
    Registers: 
        Logic Registers:           497      out of   7680      6.47135%
        IO Registers:              1        out of   1280      0.078125
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   63        1.5873%
        Output Pins:               4        out of   63        6.34921%
        InOut Pins:                1        out of   63        1.5873%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 2        out of   18        11.1111%
    Bank 1: 0        out of   15        0%
    Bank 0: 4        out of   17        23.5294%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input                  CLK    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    A2          Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable  PIN_1  
    A3          Output     SB_LVCMOS    No       0        Simple Output                 USBPU  
    B1          Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable  PIN_3  
    B3          Output     SB_LVCMOS    No       0        Simple Output                 LED    

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    A1          InOut      SB_LVCMOS    Yes      0        Input Registered No Output    PIN_2  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   498     CLK_c  


Router Summary:
---------------
    Status:  Successful
    Runtime: 12 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     7568 out of 146184      5.17704%
                          Span 4     1807 out of  29696      6.08499%
                         Span 12      216 out of   5632      3.83523%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect      157 out of   6720      2.33631%

