module wideexpr_00284(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(s2);
  assign y1 = {(($signed(s7))<<<((2'sb10)>>((($signed(+(3'sb010)))<<<({(-(s6))|(+(3'b000)),4'sb0101,{2{s0}}}))-($signed(-(((s2)>>>(5'sb01111))+(s0)))))))&(6'sb100111),+(s4),(ctrl[0]?(ctrl[4]?$signed((3'sb011)-((+(s3))>>(s4))):(-($signed((ctrl[7]?(+(s3))<<<((ctrl[2]?2'sb01:s7)):(s7)<<(2'sb00)))))&(s5)):+(4'sb1111)),s1};
  assign y2 = $unsigned((ctrl[4]?(!((6'sb101110)|(s6)))<<<((((4'sb0010)>>(4'b1100))<<<((ctrl[6]?s1:s0)))&(+((s1)<<(s3)))):^($signed(2'b11))));
  assign y3 = -((+(((s6)>>>({3{1'b0}}))-($signed((ctrl[3]?6'sb000101:s4)))))-((-((ctrl[0]?4'sb1011:+(u2))))>>(s5)));
  assign y4 = -((ctrl[3]?(ctrl[7]?~(&(s3)):^(2'sb10)):(ctrl[6]?{s1,s3,(ctrl[5]?{$signed(-((s5)>>>(2'b10)))}:(ctrl[4]?(ctrl[7]?{(s5)-(1'sb0),$signed(5'b11110),4'sb0110}:((1'b1)<<<(5'sb10101))|(^(3'b011))):(((ctrl[7]?5'b00010:s1))^({u0,s2,4'sb1101,s5}))>(|($signed(4'sb0100)))))}:$signed(s0))));
  assign y5 = $signed((ctrl[1]?(4'sb0110)>>(+(s0)):(ctrl[1]?s5:2'sb01)));
  assign y6 = s7;
  assign y7 = +(4'sb1011);
endmodule
