[View]
Entity=modulo4
Architecture=modulo4
TopLevelType=1
[file:.\src\modulo4.vhd]
Enabled=1
[file:.\src\parity_detect.vhd]
Enabled=1
[file:.\src\mux.vhd]
Enabled=1
[file:.\src\final.vhd]
Enabled=1
[file:.\synthesis\final.vhd]
Enabled=1
LIB=lab4_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
[file:.\IMPLEMENT\TIME_SIM.VHD]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=lab4_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\IMPLEMENT\TIME_SIM.SDF]
Enabled=1
