// Seed: 2873994424
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_3 = 32'd98,
    parameter id_4 = 32'd30
) (
    _id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire _id_1;
  logic [-1 'b0 : id_3] _id_4 = -1'b0;
  logic id_5 = id_3;
  logic [1 : id_1] id_6;
  ;
  wire id_7;
  wire [id_4 : id_4] id_8;
  assign id_8 = id_5;
  wire [1 : 1] id_9;
  parameter id_10 = 1;
endmodule
