=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.004947 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003621/0 sec (0.00113/0 sec, 0.000599/0 sec, 0.001273/0 sec, 0.000619/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.001402/0 sec (0.001025/0.001025 sec, 0.00015/0.00015 sec, 7.2e-05/7.2e-05 sec, 0.000155/0.000155 sec )
[LOG] Total clause minimization time: 0.002055/0 sec (8e-05/8e-05 sec, 0.000379/0.000379 sec, 0.001179/0.001179 sec, 0.000417/0.000417 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.005525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.004486 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003174/0 sec (0.000885/0 sec, 0.000568/0 sec, 0.001139/0 sec, 0.000582/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.001124/0 sec (0.000778/0.000778 sec, 0.000136/0.000136 sec, 6.9e-05/6.9e-05 sec, 0.000141/0.000141 sec )
[LOG] Total clause minimization time: 0.001888/0 sec (8.2e-05/8.2e-05 sec, 0.000359/0.000359 sec, 0.001051/0.001051 sec, 0.000396/0.000396 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.004952 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.060051 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 89 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 87 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05799/0 sec (0.002793/0 sec, 0.000988/0 sec, 0.003439/0 sec, 0.010676/0 sec, 0.010406/0 sec, 0.00248/0 sec, 0.006249/0 sec, 0.020959/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.012228/0 sec (0.002625/0.002625 sec, 0.000224/0.000224 sec, 0.000639/0.000639 sec, 0.001798/0.001798 sec, 0.000983/0.000983 sec, 0.000842/0.000842 sec, 0.001552/0.001552 sec, 0.003565/0.003565 sec )
[LOG] Total clause minimization time: 0.044094/0 sec (0.000141/0.000141 sec, 0.000693/0.000693 sec, 0.002585/0.002585 sec, 0.008317/0.008317 sec, 0.009392/0.009392 sec, 0.001564/0.001564 sec, 0.00451/0.00451 sec, 0.016892/0.016892 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.060725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 162 8 2 1 150
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.056096 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 78 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054175/0 sec (0.00223/0 sec, 0.000906/0 sec, 0.003188/0 sec, 0.010013/0 sec, 0.009837/0 sec, 0.00226/0 sec, 0.006278/0 sec, 0.019463/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.010771/0 sec (0.002062/0.002062 sec, 0.000204/0.000204 sec, 0.000602/0.000602 sec, 0.00165/0.00165 sec, 0.000817/0.000817 sec, 0.000731/0.000731 sec, 0.001492/0.001492 sec, 0.003213/0.003213 sec )
[LOG] Total clause minimization time: 0.04178/0 sec (0.00014/0.00014 sec, 0.000634/0.000634 sec, 0.002378/0.002378 sec, 0.007797/0.007797 sec, 0.008987/0.008987 sec, 0.001457/0.001457 sec, 0.004603/0.004603 sec, 0.015784/0.015784 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.056699 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 135 8 2 1 123
=====================  add6n.aag =====================
[LOG] Relation determinization time: 2.11155 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 690 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 689 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.10699/2 sec (0.004551/0 sec, 0.001388/0 sec, 0.004668/0 sec, 0.013979/0 sec, 0.078335/0 sec, 1.11875/1 sec, 0.130922/1 sec, 0.010029/0 sec, 0.018515/0 sec, 0.056255/0 sec, 0.152769/0 sec, 0.516825/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 1.23606/2 sec (0.004291/0.004291 sec, 0.000313/0.000313 sec, 0.000873/0.000873 sec, 0.002275/0.002275 sec, 0.043947/0.043947 sec, 0.987315/0.987315 sec, 0.086442/0.086442 sec, 0.003743/0.003743 sec, 0.004023/0.004023 sec, 0.011932/0.011932 sec, 0.024004/0.024004 sec, 0.066897/0.066897 sec )
[LOG] Total clause minimization time: 0.852594/0 sec (0.000229/0.000229 sec, 0.000998/0.000998 sec, 0.003574/0.003574 sec, 0.011103/0.011103 sec, 0.032835/0.032835 sec, 0.126373/0.126373 sec, 0.044411/0.044411 sec, 0.006116/0.006116 sec, 0.014076/0.014076 sec, 0.043287/0.043287 sec, 0.126309/0.126309 sec, 0.443283/0.443283 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 2.11243 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.34 sec (Real time) / 2.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 808 12 2 1 789
=====================  add6y.aag =====================
[LOG] Relation determinization time: 1.88872 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 717 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 715 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.88431/2 sec (0.003476/0 sec, 0.001257/0 sec, 0.004298/0 sec, 0.012951/0 sec, 0.081116/0 sec, 0.874988/1 sec, 0.130891/0 sec, 0.017612/0 sec, 0.019223/0 sec, 0.060895/0 sec, 0.158756/0 sec, 0.51885/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 1.01527/1 sec (0.003235/0.003235 sec, 0.000276/0.000276 sec, 0.000803/0.000803 sec, 0.002104/0.002104 sec, 0.04941/0.04941 sec, 0.749737/0.749737 sec, 0.087238/0.087238 sec, 0.00855/0.00855 sec, 0.004621/0.004621 sec, 0.016739/0.016739 sec, 0.026358/0.026358 sec, 0.0662/0.0662 sec )
[LOG] Total clause minimization time: 0.85089/1 sec (0.000211/0.000211 sec, 0.000902/0.000902 sec, 0.003254/0.003254 sec, 0.01023/0.01023 sec, 0.030183/0.030183 sec, 0.120298/0.120298 sec, 0.043587/0.043587 sec, 0.008887/0.008887 sec, 0.014171/0.014171 sec, 0.043088/0.043088 sec, 0.129928/0.129928 sec, 0.446151/0.446151 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 1.88951 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.12 sec (Real time) / 1.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 808 12 2 1 790
=====================  add8n.aag =====================
[LOG] Relation determinization time: 18.9359 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 3592 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3591 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.9189/19 sec (0.006937/0 sec, 0.001716/0 sec, 0.005771/0 sec, 0.017024/0 sec, 0.095165/1 sec, 0.920258/0 sec, 0.859927/1 sec, 3.57473/4 sec, 1.21618/1 sec, 0.463656/1 sec, 0.187629/0 sec, 0.31094/0 sec, 0.461215/1 sec, 1.06202/1 sec, 2.24801/2 sec, 7.48775/7 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 4.10885/4 sec (0.006644/0.006644 sec, 0.000371/0.000371 sec, 0.001044/0.001044 sec, 0.002711/0.002711 sec, 0.053726/0.053726 sec, 0.772581/0.772581 sec, 0.259411/0.259411 sec, 1.07133/1.07133 sec, 0.167628/0.167628 sec, 0.106906/0.106906 sec, 0.078957/0.078957 sec, 0.129861/0.129861 sec, 0.118969/0.118969 sec, 0.2256/0.2256 sec, 0.332116/0.332116 sec, 0.780998/0.780998 sec )
[LOG] Total clause minimization time: 14.5581/15 sec (0.00026/0.00026 sec, 0.001257/0.001257 sec, 0.004482/0.004482 sec, 0.013668/0.013668 sec, 0.04005/0.04005 sec, 0.142435/0.142435 sec, 0.580156/0.580156 sec, 2.42784/2.42784 sec, 1.04834/1.04834 sec, 0.356136/0.356136 sec, 0.107282/0.107282 sec, 0.178018/0.178018 sec, 0.335588/0.335588 sec, 0.821646/0.821646 sec, 1.88131/1.88131 sec, 6.61962/6.61962 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 18.9371 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.60 sec (Real time) / 17.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.43 sec (Real time) / 4.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3754 16 2 1 3729
=====================  add8y.aag =====================
[LOG] Relation determinization time: 26.288 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 3610 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3608 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 26.2712/26 sec (0.004484/0 sec, 0.001627/0 sec, 0.005429/0 sec, 0.016136/0 sec, 0.092231/0 sec, 0.817353/1 sec, 0.803539/1 sec, 3.24621/3 sec, 9.68409/10 sec, 0.520659/0 sec, 0.241657/0 sec, 0.343838/1 sec, 0.527898/0 sec, 1.13285/1 sec, 2.57091/3 sec, 6.26233/6 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 3.92241/2 sec (0.004181/0.004181 sec, 0.000352/0.000352 sec, 0.000997/0.000997 sec, 0.002541/0.002541 sec, 0.054511/0.054511 sec, 0.680377/0.680377 sec, 0.243267/0.243267 sec, 0.772405/0.772405 sec, 0.212984/0.212984 sec, 0.363913/0.363913 sec, 0.140982/0.140982 sec, 0.156713/0.156713 sec, 0.159677/0.159677 sec, 0.191348/0.191348 sec, 0.337628/0.337628 sec, 0.600537/0.600537 sec )
[LOG] Total clause minimization time: 22.0826/24 sec (0.000268/0.000268 sec, 0.001189/0.001189 sec, 0.004188/0.004188 sec, 0.01294/0.01294 sec, 0.036337/0.036337 sec, 0.13177/0.13177 sec, 0.540425/0.540425 sec, 2.39548/2.39548 sec, 9.47089/9.47089 sec, 0.156068/0.156068 sec, 0.099243/0.099243 sec, 0.184063/0.184063 sec, 0.361489/0.361489 sec, 0.925793/0.925793 sec, 2.19542/2.19542 sec, 5.56704/5.56704 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 26.2891 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.97 sec (Real time) / 25.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.07 sec (Real time) / 4.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3735 16 2 1 3711
=====================  add10n.aag =====================
[LOG] Relation determinization time: 424.987 sec CPU time.
[LOG] Relation determinization time: 428 sec real time.
[LOG] Final circuit size: 15813 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15811 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 424.899/425 sec (0.008697/0 sec, 0.00209/0 sec, 0.006818/0 sec, 0.020135/0 sec, 0.098936/0 sec, 0.621976/0 sec, 0.99146/1 sec, 4.29216/5 sec, 13.7851/14 sec, 54.9424/55 sec, 22.2799/22 sec, 7.57534/8 sec, 7.18488/7 sec, 6.01452/6 sec, 4.46024/4 sec, 5.97924/6 sec, 10.4363/11 sec, 22.2852/22 sec, 59.7414/60 sec, 204.172/204 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 71.6588/68 sec (0.008349/0.008349 sec, 0.00049/0.00049 sec, 0.001258/0.001258 sec, 0.003082/0.003082 sec, 0.051789/0.051789 sec, 0.45829/0.45829 sec, 0.370276/0.370276 sec, 1.72341/1.72341 sec, 2.81775/2.81775 sec, 7.23724/7.23724 sec, 4.73667/4.73667 sec, 3.31469/3.31469 sec, 2.98741/2.98741 sec, 3.24416/3.24416 sec, 2.34754/2.34754 sec, 2.43032/2.43032 sec, 2.54772/2.54772 sec, 5.04535/5.04535 sec, 7.39303/7.39303 sec, 24.94/24.94 sec )
[LOG] Total clause minimization time: 348.709/352 sec (0.000312/0.000312 sec, 0.001506/0.001506 sec, 0.00529/0.00529 sec, 0.016342/0.016342 sec, 0.045699/0.045699 sec, 0.157991/0.157991 sec, 0.600536/0.600536 sec, 2.49102/2.49102 sec, 10.6563/10.6563 sec, 46.6251/46.6251 sec, 17.5423/17.5423 sec, 4.2573/4.2573 sec, 4.18955/4.18955 sec, 2.75368/2.75368 sec, 2.08281/2.08281 sec, 3.49177/3.49177 sec, 7.76878/7.76878 sec, 16.9767/16.9767 sec, 51.7086/51.7086 sec, 177.338/177.338 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 424.989 sec CPU time.
[LOG] Overall execution time: 428 sec real time.
Synthesis time: 428.35 sec (Real time) / 335.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.85 sec (Real time) / 8.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.01 sec (Real time) / 6.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 16018 20 2 1 15988
=====================  add10y.aag =====================
[LOG] Relation determinization time: 418.29 sec CPU time.
[LOG] Relation determinization time: 422 sec real time.
[LOG] Final circuit size: 15968 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15966 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 418.201/419 sec (0.005772/0 sec, 0.00199/0 sec, 0.006601/0 sec, 0.019136/0 sec, 0.100307/0 sec, 0.830424/1 sec, 0.907087/1 sec, 4.03375/4 sec, 13.827/14 sec, 56.1684/56 sec, 25.8088/26 sec, 7.26189/7 sec, 6.16182/6 sec, 7.15857/8 sec, 4.48038/4 sec, 5.99251/6 sec, 10.2193/10 sec, 21.2625/22 sec, 57.9998/58 sec, 195.955/196 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 64.7165/59 sec (0.005431/0.005431 sec, 0.000453/0.000453 sec, 0.001214/0.001214 sec, 0.002991/0.002991 sec, 0.056141/0.056141 sec, 0.675811/0.675811 sec, 0.300174/0.300174 sec, 1.51091/1.51091 sec, 2.94117/2.94117 sec, 8.97055/8.97055 sec, 4.13031/4.13031 sec, 2.95004/2.95004 sec, 3.10299/3.10299 sec, 5.60323/5.60323 sec, 2.44864/2.44864 sec, 2.65062/2.65062 sec, 2.7956/2.7956 sec, 4.1144/4.1144 sec, 6.20226/6.20226 sec, 16.2536/16.2536 sec )
[LOG] Total clause minimization time: 349.042/356 sec (0.000304/0.000304 sec, 0.001446/0.001446 sec, 0.005129/0.005129 sec, 0.01541/0.01541 sec, 0.042715/0.042715 sec, 0.149068/0.149068 sec, 0.586575/0.586575 sec, 2.44475/2.44475 sec, 10.588/10.588 sec, 46.1011/46.1011 sec, 21.6775/21.6775 sec, 4.30865/4.30865 sec, 3.0514/3.0514 sec, 1.54118/1.54118 sec, 2.00299/2.00299 sec, 3.28575/3.28575 sec, 7.30435/7.30435 sec, 16.8825/16.8825 sec, 51.1681/51.1681 sec, 177.885/177.885 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 418.291 sec CPU time.
[LOG] Overall execution time: 422 sec real time.
Synthesis time: 421.84 sec (Real time) / 328.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.88 sec (Real time) / 8.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.80 sec (Real time) / 8.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 16127 20 2 1 16097
=====================  add12n.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9841.09 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
[LOG] Relation determinization time: 9581.85 sec CPU time.
[LOG] Relation determinization time: 9606 sec real time.
[LOG] Final circuit size: 68746 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68744 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 9581.32/9597 sec (0.007045/0 sec, 0.002342/0 sec, 0.007822/0 sec, 0.022361/0 sec, 0.109356/0 sec, 0.802966/1 sec, 1.00977/1 sec, 4.11421/4 sec, 13.7776/14 sec, 57.6533/58 sec, 245.518/246 sec, 1106.26/1108 sec, 286.289/287 sec, 188.359/188 sec, 126.754/127 sec, 104.433/105 sec, 86.9909/87 sec, 60.1958/61 sec, 86.4569/86 sec, 105.075/105 sec, 245.984/247 sec, 602.007/603 sec, 1617.8/1621 sec, 4641.68/4648 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 1421.6/1438 sec (0.006619/0.006619 sec, 0.000512/0.000512 sec, 0.001431/0.001431 sec, 0.003473/0.003473 sec, 0.057901/0.057901 sec, 0.634097/0.634097 sec, 0.370483/0.370483 sec, 1.47711/1.47711 sec, 2.66039/2.66039 sec, 8.38546/8.38546 sec, 25.4239/25.4239 sec, 111.967/111.967 sec, 141.859/141.859 sec, 72.9976/72.9976 sec, 49.2434/49.2434 sec, 52.4969/52.4969 sec, 55.9403/55.9403 sec, 33.3948/33.3948 sec, 45.3458/45.3458 sec, 27.4276/27.4276 sec, 61.842/61.842 sec, 124.94/124.94 sec, 235.859/235.859 sec, 369.268/369.268 sec )
[LOG] Total clause minimization time: 8037.58/8025 sec (0.000384/0.000384 sec, 0.001732/0.001732 sec, 0.006112/0.006112 sec, 0.018122/0.018122 sec, 0.049581/0.049581 sec, 0.163134/0.163134 sec, 0.618414/0.618414 sec, 2.55949/2.55949 sec, 10.8381/10.8381 sec, 48.0397/48.0397 sec, 214.255/214.255 sec, 969.388/969.388 sec, 144.426/144.426 sec, 115.344/115.344 sec, 77.4731/77.4731 sec, 51.8393/51.8393 sec, 30.8697/30.8697 sec, 26.459/26.459 sec, 40.4188/40.4188 sec, 76.2281/76.2281 sec, 181.093/181.093 sec, 469.756/469.756 sec, 1362.63/1362.63 sec, 4215.11/4215.11 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 9581.85 sec CPU time.
[LOG] Overall execution time: 9606 sec real time.
Synthesis time: 9606.16 sec (Real time) / 7347.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.98 sec (Real time) / 22.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 184.20 sec (Real time) / 183.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 68939 24 2 1 68903
=====================  add14n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9848.54 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9835.10 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9851.38 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9845.24 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9849.64 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9842.62 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9849.98 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9861.06 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001607 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000231/0 sec (0.000227/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000222/0 sec (0.000222/0.000222 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.00117 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.5e-05/0 sec (2.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001676 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001685 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0003/0 sec (0.000296/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.00029/0 sec (0.00029/0.00029 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002336 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001261 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.8e-05/0 sec (2.3e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001826 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001876 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000377/0 sec (0.000373/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000368/0 sec (0.000368/0.000368 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002607 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001299 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.4e-05/0 sec (3e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002087 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000448/0 sec (0.000444/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000439/0 sec (0.000439/0.000439 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002876 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.00135 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001943 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002356 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000561/0 sec (0.000557/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000552/0 sec (0.000552/0.000552 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001392 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003076 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001145/0 sec (0.001141/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001136/0 sec (0.001136/0.001136 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004018 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001497 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.8e-05/0 sec (3.4e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002193 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002538 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000502/0 sec (0.000498/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000493/0 sec (0.000493/0.000493 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.00152 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.2e-05/0 sec (3.8e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002253 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002672 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000563/0 sec (0.000559/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000554/0 sec (0.000554/0.000554 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003817 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.0016 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.3e-05/0 sec (3.9e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002399 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002874 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00062/0 sec (0.000616/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000611/0 sec (0.000611/0.000611 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004131 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001634 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.4e-05/0 sec (4e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000681/0 sec (0.000677/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000672/0 sec (0.000672/0.000672 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004454 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.20 sec (Real time) / 5.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001706 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.7e-05/0 sec (4.3e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002581 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.90 sec (Real time) / 3.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003709 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000863/0 sec (0.000858/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000852/0 sec (0.000852/0.000852 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 698.91 sec (Real time) / 687.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002037 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.1e-05/0 sec (5.6e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5e-05/0 sec (5e-05/5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003122 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 443.41 sec (Real time) / 434.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004604 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001144/0 sec (0.00114/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001134/0 sec (0.001134/0.001134 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007299 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.23 sec (Real time) / 9922.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.7e-05/0 sec (6.3e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.8e-05/0 sec (5.8e-05/5.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9916.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.007217 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003014/0 sec (0.003009/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.003003/0 sec (0.003003/0.003003 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9918.02 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002643 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.1e-05/0 sec (7.7e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 7e-05/0 sec (7e-05/7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.44 sec (Real time) / 9922.44 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.006335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001656/0 sec (0.001651/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001644/0 sec (0.001644/0.001644 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9920.76 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003233 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.8e-05/0 sec (9.3e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 8.5e-05/0 sec (8.5e-05/8.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005456 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.62 sec (Real time) / 9903.18 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001999 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000488/0 sec (0.000482/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000475/0 sec (0.000475/0.000475 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002721 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.00171 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000259/0 sec (0.000255/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000249/0 sec (0.000249/0.000249 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002253 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000687/0 sec (0.000682/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000677/0 sec (0.000677/0.000677 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002923 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.00169 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000225/0 sec (0.00022/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000215/0 sec (0.000215/0.000215 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002335 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.007404 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005446/0 sec (0.002687/0 sec, 1.9e-05/0 sec, 6e-06/0 sec, 0.002732/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.002606/0 sec (0.002553/0.002553 sec, 1.7e-05/1.7e-05 sec, 5e-06/5e-06 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002798/0 sec (0.000108/0.000108 sec, 0/0 sec, 0/0 sec, 0.00269/0.00269 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008321 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.004322 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002568/0 sec (0.00157/0 sec, 1.9e-05/0 sec, 7e-06/0 sec, 0.00097/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001478/0 sec (0.00145/0.00145 sec, 1.6e-05/1.6e-05 sec, 4e-06/4e-06 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.001045/0 sec (9.4e-05/9.4e-05 sec, 0/0 sec, 0/0 sec, 0.000951/0.000951 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00513 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.005443 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00356/0 sec (0.002219/0 sec, 2.1e-05/0 sec, 6e-06/0 sec, 0.001311/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.002122/0 sec (0.002091/0.002091 sec, 1.7e-05/1.7e-05 sec, 4e-06/4e-06 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00139/0 sec (0.0001/0.0001 sec, 0/0 sec, 0/0 sec, 0.00129/0.00129 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.0035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001845/0 sec (0.001066/0 sec, 2e-05/0 sec, 6e-06/0 sec, 0.000751/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000977/0 sec (0.000953/0.000953 sec, 1.7e-05/1.7e-05 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000825/0 sec (8.8e-05/8.8e-05 sec, 0/0 sec, 0/0 sec, 0.000737/0.000737 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.038071 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035016/0 sec (0.018297/0 sec, 0.009618/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 9e-06/0 sec, 0.007049/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.018591/0 sec (0.008919/0.008919 sec, 0.009612/0.009612 sec, 8e-06/8e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.015913/0 sec (0.008906/0.008906 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007007/0.007007 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.039622 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.029717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027179/0 sec (0.01287/0 sec, 0.010792/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 0.003469/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.0161/0 sec (0.005269/0.005269 sec, 0.010788/0.010788 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.010581/0 sec (0.007139/0.007139 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003442/0.003442 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.030993 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.028063 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025407/0 sec (0.013113/0 sec, 0.009687/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 0.00256/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.015263/0 sec (0.005537/0.005537 sec, 0.009682/0.009682 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.009652/0 sec (0.007119/0.007119 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002533/0.002533 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029352 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.024843 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022715/0 sec (0.009905/0 sec, 0.010646/0 sec, 9e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 0.002121/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.014271/0 sec (0.003593/0.003593 sec, 0.01064/0.01064 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 1.3e-05/1.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.007931/0 sec (0.005836/0.005836 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002095/0.002095 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025873 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.595828 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.5908/1 sec (0.439177/0 sec, 0.140416/1 sec, 0.0004/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 0.01061/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.201727/1 sec (0.060748/0.060748 sec, 0.140406/0.140406 sec, 0.000394/0.000394 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 3.4e-05/3.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.376576/0 sec (0.366037/0.366037 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010539/0.010539 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.598241 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.513455 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.508684/0 sec (0.359127/0 sec, 0.142732/0 sec, 0.000857/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 0.005785/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.189647/0 sec (0.04592/0.04592 sec, 0.142722/0.142722 sec, 0.00085/0.00085 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.306742/0 sec (0.301005/0.301005 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005737/0.005737 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.515364 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.546576 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.542173/0 sec (0.364007/0 sec, 0.174554/0 sec, 7.6e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.3e-05/0 sec, 0.003347/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.221778/0 sec (0.047004/0.047004 sec, 0.174546/0.174546 sec, 7e-05/7e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.308115/0 sec (0.304817/0.304817 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003298/0.003298 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.548349 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.442055 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.438382/1 sec (0.297037/1 sec, 0.138054/0 sec, 2.4e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 0.003086/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.177582/0 sec (0.039365/0.039365 sec, 0.138046/0.138046 sec, 1.9e-05/1.9e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.249161/1 sec (0.24612/0.24612 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003041/0.003041 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.443368 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 37.0135 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.9582/37 sec (16.0037/16 sec, 17.8891/18 sec, 2.0456/2 sec, 0.730583/1 sec, 0.192872/0 sec, 0.078406/0 sec, 0.002786/0 sec, 0.000193/0 sec, 0.000191/0 sec, 0.00019/0 sec, 0.00019/0 sec, 0.00019/0 sec, 0.000189/0 sec, 0.000189/0 sec, 0.000189/0 sec, 0.013698/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 22.6184/22 sec (1.67863/1.67863 sec, 17.8889/17.8889 sec, 2.04545/2.04545 sec, 0.730434/0.730434 sec, 0.192722/0.192722 sec, 0.078262/0.078262 sec, 0.002745/0.002745 sec, 0.000155/0.000155 sec, 0.000154/0.000154 sec, 0.000155/0.000155 sec, 0.000154/0.000154 sec, 0.000154/0.000154 sec, 0.000154/0.000154 sec, 0.000154/0.000154 sec, 0.000152/0.000152 sec, 4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 13.3857/15 sec (13.3728/13.3728 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012894/0.012894 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 37.017 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.22 sec (Real time) / 33.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 31.7246 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.668/32 sec (13.7461/14 sec, 14.4006/15 sec, 2.6216/2 sec, 0.72096/1 sec, 0.14383/0 sec, 0.02372/0 sec, 0.000218/0 sec, 0.000188/0 sec, 0.000191/0 sec, 0.000191/0 sec, 0.000197/0 sec, 0.000226/0 sec, 0.000227/0 sec, 0.000222/0 sec, 0.000203/0 sec, 0.009276/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 19.5241/20 sec (1.61246/1.61246 sec, 14.4005/14.4005 sec, 2.62146/2.62146 sec, 0.720815/0.720815 sec, 0.143705/0.143705 sec, 0.023629/0.023629 sec, 0.000184/0.000184 sec, 0.000153/0.000153 sec, 0.000155/0.000155 sec, 0.000155/0.000155 sec, 0.000158/0.000158 sec, 0.000184/0.000184 sec, 0.000184/0.000184 sec, 0.000184/0.000184 sec, 0.000172/0.000172 sec, 2.6e-05/2.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.2025/12 sec (11.194/11.194 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008479/0.008479 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.7273 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.93 sec (Real time) / 29.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 33.3167 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.258/34 sec (12.8914/13 sec, 17.4036/18 sec, 2.28503/2 sec, 0.52779/1 sec, 0.122439/0 sec, 0.018978/0 sec, 0.001198/0 sec, 0.00019/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.00019/0 sec, 0.000188/0 sec, 0.000187/0 sec, 0.000188/0 sec, 0.000195/0 sec, 0.005981/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 21.8491/22 sec (1.48953/1.48953 sec, 17.4035/17.4035 sec, 2.28488/2.28488 sec, 0.527633/0.527633 sec, 0.122287/0.122287 sec, 0.018888/0.018888 sec, 0.00116/0.00116 sec, 0.000153/0.000153 sec, 0.000152/0.000152 sec, 0.000153/0.000153 sec, 0.000153/0.000153 sec, 0.000152/0.000152 sec, 0.000152/0.000152 sec, 0.000152/0.000152 sec, 0.000158/0.000158 sec, 2.7e-05/2.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.4756/12 sec (10.4705/10.4705 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005171/0.005171 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 33.3192 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 33.51 sec (Real time) / 30.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 31.2761 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.2158/31 sec (11.4533/11 sec, 16.6341/17 sec, 2.21755/2 sec, 0.709133/1 sec, 0.180197/0 sec, 0.016325/0 sec, 0.000212/0 sec, 0.00019/0 sec, 0.000189/0 sec, 0.000188/0 sec, 0.000196/0 sec, 0.000189/0 sec, 0.00019/0 sec, 0.000189/0 sec, 0.000189/0 sec, 0.003488/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 21.2001/20 sec (1.44209/1.44209 sec, 16.6339/16.6339 sec, 2.21741/2.21741 sec, 0.708986/0.708986 sec, 0.180051/0.180051 sec, 0.016251/0.016251 sec, 0.000176/0.000176 sec, 0.000154/0.000154 sec, 0.000154/0.000154 sec, 0.000154/0.000154 sec, 0.000162/0.000162 sec, 0.000154/0.000154 sec, 0.000155/0.000155 sec, 0.000154/0.000154 sec, 0.000154/0.000154 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.08659/8 sec (9.08389/9.08389 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002703/0.002703 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.2778 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.47 sec (Real time) / 28.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 437.474 sec CPU time.
[LOG] Relation determinization time: 439 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 437.117/439 sec (92.3365/93 sec, 305.601/306 sec, 26.0971/27 sec, 10.701/10 sec, 1.91402/2 sec, 0.365951/1 sec, 0.077907/0 sec, 0.007846/0 sec, 0.000836/0 sec, 0.000718/0 sec, 0.000728/0 sec, 0.00071/0 sec, 0.000711/0 sec, 0.000711/0 sec, 0.000715/0 sec, 0.000721/0 sec, 0.000714/0 sec, 0.009017/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 355.341/357 sec (10.5742/10.5742 sec, 305.6/305.6 sec, 26.0966/26.0966 sec, 10.7005/10.7005 sec, 1.9135/1.9135 sec, 0.365444/0.365444 sec, 0.077523/0.077523 sec, 0.007612/0.007612 sec, 0.000699/0.000699 sec, 0.000586/0.000586 sec, 0.000593/0.000593 sec, 0.000578/0.000578 sec, 0.000578/0.000578 sec, 0.000578/0.000578 sec, 0.000579/0.000579 sec, 0.000588/0.000588 sec, 0.00058/0.00058 sec, 2.9e-05/2.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 64.7197/64 sec (64.7146/64.7146 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005047/0.005047 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 437.476 sec CPU time.
[LOG] Overall execution time: 439 sec real time.
Synthesis time: 438.61 sec (Real time) / 407.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 442.592 sec CPU time.
[LOG] Relation determinization time: 444 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 442.275/443 sec (81.1569/81 sec, 316.082/316 sec, 30.6856/31 sec, 10.7089/11 sec, 3.13142/3 sec, 0.42393/0 sec, 0.064757/0 sec, 0.007715/0 sec, 0.000696/0 sec, 0.00063/0 sec, 0.000631/0 sec, 0.000629/0 sec, 0.00063/0 sec, 0.00063/0 sec, 0.000641/0 sec, 0.000632/0 sec, 0.000631/0 sec, 0.007754/1 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 372.107/371 sec (11.0001/11.0001 sec, 316.082/316.082 sec, 30.6852/30.6852 sec, 10.7086/10.7086 sec, 3.13108/3.13108 sec, 0.423595/0.423595 sec, 0.064473/0.064473 sec, 0.007536/0.007536 sec, 0.00058/0.00058 sec, 0.000516/0.000516 sec, 0.000517/0.000517 sec, 0.000516/0.000516 sec, 0.000517/0.000517 sec, 0.000517/0.000517 sec, 0.000527/0.000527 sec, 0.000518/0.000518 sec, 0.000517/0.000517 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 56.6237/60 sec (56.6191/56.6191 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004629/0.004629 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 442.594 sec CPU time.
[LOG] Overall execution time: 444 sec real time.
Synthesis time: 443.58 sec (Real time) / 413.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[LOG] Relation determinization time: 8058.83 sec CPU time.
[LOG] Relation determinization time: 8081 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8057.24/8079 sec (1466.64/1471 sec, 5919.3/5935 sec, 438.066/439 sec, 198.105/199 sec, 24.9547/25 sec, 7.69146/8 sec, 2.08134/2 sec, 0.257639/0 sec, 0.040381/0 sec, 0.019989/0 sec, 0.006032/0 sec, 0.005306/0 sec, 0.005216/0 sec, 0.005193/0 sec, 0.00518/0 sec, 0.005226/0 sec, 0.005186/0 sec, 0.00521/0 sec, 0.005217/0 sec, 0.043013/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 131092 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 6848.2/6864 sec (257.672/257.672 sec, 5919.29/5919.29 sec, 438.064/438.064 sec, 198.103/198.103 sec, 24.9527/24.9527 sec, 7.68942/7.68942 sec, 2.07929/2.07929 sec, 0.255607/0.255607 sec, 0.038303/0.038303 sec, 0.017973/0.017973 sec, 0.004483/0.004483 sec, 0.003818/0.003818 sec, 0.003739/0.003739 sec, 0.003737/0.003737 sec, 0.003724/0.003724 sec, 0.00374/0.00374 sec, 0.00373/0.00373 sec, 0.00375/0.00375 sec, 0.003733/0.003733 sec, 8.5e-05/8.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 721.577/702 sec (721.561/721.561 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.015702/0.015702 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733266 --> 2359297 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9911 --> 17.9973 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 8058.84 sec CPU time.
[LOG] Overall execution time: 8081 sec real time.
Synthesis time: 8081.10 sec (Real time) / 7317.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 9951.81 sec CPU time.
[LOG] Relation determinization time: 9977 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9950.23/9976 sec (1364.41/1369 sec, 8031.73/8052 sec, 434.067/435 sec, 77.585/78 sec, 23.9151/24 sec, 14.0296/14 sec, 3.01918/3 sec, 1.33044/1 sec, 0.047284/0 sec, 0.006001/0 sec, 0.005291/0 sec, 0.005241/0 sec, 0.0053/0 sec, 0.005285/0 sec, 0.005294/0 sec, 0.005325/0 sec, 0.005307/0 sec, 0.005246/0 sec, 0.005277/0 sec, 0.035285/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 131092 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 8826.41/8851 sec (240.656/240.656 sec, 8031.73/8031.73 sec, 434.065/434.065 sec, 77.583/77.583 sec, 23.9131/23.9131 sec, 14.0276/14.0276 sec, 3.01718/3.01718 sec, 1.32844/1.32844 sec, 0.045311/0.045311 sec, 0.004418/0.004418 sec, 0.003783/0.003783 sec, 0.003719/0.003719 sec, 0.003769/0.003769 sec, 0.003772/0.003772 sec, 0.003757/0.003757 sec, 0.003794/0.003794 sec, 0.003787/0.003787 sec, 0.003736/0.003736 sec, 0.003759/0.003759 sec, 4e-05/4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 677.024/676 sec (677.013/677.013 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010861/0.010861 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733266 --> 2359297 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9911 --> 17.9973 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 9951.81 sec CPU time.
[LOG] Overall execution time: 9977 sec real time.
Synthesis time: 9976.99 sec (Real time) / 9140.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[LOG] Relation determinization time: 8401.89 sec CPU time.
[LOG] Relation determinization time: 8424 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8400.43/8422 sec (1251.94/1256 sec, 6487.68/6504 sec, 502.054/503 sec, 110.943/111 sec, 38.2811/39 sec, 6.25649/6 sec, 2.73012/3 sec, 0.43353/0 sec, 0.037558/0 sec, 0.00526/0 sec, 0.004549/0 sec, 0.004347/0 sec, 0.004556/0 sec, 0.004139/0 sec, 0.004657/0 sec, 0.004335/0 sec, 0.004688/0 sec, 0.004403/0 sec, 0.004344/0 sec, 0.031546/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 131092 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 7319.06/7352 sec (170.627/170.627 sec, 6487.68/6487.68 sec, 502.052/502.052 sec, 110.941/110.941 sec, 38.2794/38.2794 sec, 6.25481/6.25481 sec, 2.72819/2.72819 sec, 0.43192/0.43192 sec, 0.035934/0.035934 sec, 0.00377/0.00377 sec, 0.003329/0.003329 sec, 0.003039/0.003039 sec, 0.00338/0.00338 sec, 0.003101/0.003101 sec, 0.003476/0.003476 sec, 0.003224/0.003224 sec, 0.003432/0.003432 sec, 0.003284/0.003284 sec, 0.00308/0.00308 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 646.001/612 sec (645.994/645.994 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007284/0.007284 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733266 --> 2359297 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9911 --> 17.9973 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 8401.89 sec CPU time.
[LOG] Overall execution time: 8424 sec real time.
Synthesis time: 8423.95 sec (Real time) / 7798.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[LOG] Relation determinization time: 8191.77 sec CPU time.
[LOG] Relation determinization time: 8213 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8190.35/8211 sec (1255.74/1260 sec, 6259.93/6275 sec, 439.386/440 sec, 186.421/187 sec, 38.9539/39 sec, 7.14749/8 sec, 2.03328/2 sec, 0.542996/0 sec, 0.105367/0 sec, 0.012348/0 sec, 0.005969/0 sec, 0.004595/0 sec, 0.00447/0 sec, 0.00447/0 sec, 0.004436/0 sec, 0.004518/0 sec, 0.00486/0 sec, 0.00448/0 sec, 0.004484/0 sec, 0.02857/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 131092 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 7139.88/7162 sec (205.324/205.324 sec, 6259.93/6259.93 sec, 439.384/439.384 sec, 186.419/186.419 sec, 38.9522/38.9522 sec, 7.1458/7.1458 sec, 2.03155/2.03155 sec, 0.541395/0.541395 sec, 0.103686/0.103686 sec, 0.010782/0.010782 sec, 0.004375/0.004375 sec, 0.003388/0.003388 sec, 0.003299/0.003299 sec, 0.00331/0.00331 sec, 0.003282/0.003282 sec, 0.003245/0.003245 sec, 0.003632/0.003632 sec, 0.003303/0.003303 sec, 0.003295/0.003295 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 614.033/621 sec (614.029/614.029 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003997/0.003997 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733266 --> 2359297 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9911 --> 17.9973 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 8191.77 sec CPU time.
[LOG] Overall execution time: 8213 sec real time.
Synthesis time: 8213.00 sec (Real time) / 7292.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 6639.34 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 6254.44 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 4865.77 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 5230.41 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 3628.34 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 3623.76 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.00667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005201/0 sec (0.001709/0 sec, 0.000382/0 sec, 0.000194/0 sec, 0.000204/0 sec, 0.001741/0 sec, 0.000464/0 sec, 0.000249/0 sec, 0.000258/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.002239/0 sec (0.001629/0.001629 sec, 0.00012/0.00012 sec, 7.9e-05/7.9e-05 sec, 8.9e-05/8.9e-05 sec, 6.2e-05/6.2e-05 sec, 0.000122/0.000122 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 0.002751/0 sec (6.2e-05/6.2e-05 sec, 0.000215/0.000215 sec, 9.2e-05/9.2e-05 sec, 9.5e-05/9.5e-05 sec, 0.001661/0.001661 sec, 0.000304/0.000304 sec, 0.000156/0.000156 sec, 0.000166/0.000166 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.007325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.620937 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 382 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 382 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.617291/1 sec (0.007772/0 sec, 0.00108/0 sec, 0.003639/0 sec, 0.015776/0 sec, 0.074889/0 sec, 0.026524/0 sec, 0.125485/0 sec, 0.006388/0 sec, 0.026891/0 sec, 0.007502/0 sec, 0.014828/0 sec, 0.115971/0 sec, 0.067276/0 sec, 0.065019/0 sec, 0.042767/0 sec, 0.015484/1 sec )
[LOG] Nr of iterations: 372 (3, 6, 14, 37, 48, 43, 27, 12, 2, 5, 13, 36, 47, 42, 26, 11 )
[LOG] Total clause computation time: 0.312716/0 sec (0.007619/0.007619 sec, 0.000317/0.000317 sec, 0.000805/0.000805 sec, 0.002754/0.002754 sec, 0.05481/0.05481 sec, 0.00482/0.00482 sec, 0.109354/0.109354 sec, 0.00137/0.00137 sec, 0.002708/0.002708 sec, 0.002842/0.002842 sec, 0.004467/0.004467 sec, 0.081707/0.081707 sec, 0.013942/0.013942 sec, 0.012336/0.012336 sec, 0.009237/0.009237 sec, 0.003628/0.003628 sec )
[LOG] Total clause minimization time: 0.297315/1 sec (0.000134/0.000134 sec, 0.000704/0.000704 sec, 0.002677/0.002677 sec, 0.012389/0.012389 sec, 0.019394/0.019394 sec, 0.02104/0.02104 sec, 0.015671/0.015671 sec, 0.004814/0.004814 sec, 0.024141/0.024141 sec, 0.004558/0.004558 sec, 0.010095/0.010095 sec, 0.033534/0.033534 sec, 0.052235/0.052235 sec, 0.051599/0.051599 sec, 0.032794/0.032794 sec, 0.011536/0.011536 sec )
[LOG] Total clause size reduction: 3007 --> 1730 (32 --> 2, 75 --> 12, 182 --> 47, 468 --> 196, 564 --> 257, 462 --> 211, 260 --> 110, 99 --> 30, 2 --> 2, 12 --> 12, 47 --> 47, 196 --> 196, 257 --> 257, 211 --> 211, 110 --> 110, 30 --> 30 )
[LOG] Average clause size reduction: 8.08333 --> 4.65054 (10.6667 --> 0.666667, 12.5 --> 2, 13 --> 3.35714, 12.6486 --> 5.2973, 11.75 --> 5.35417, 10.7442 --> 4.90698, 9.62963 --> 4.07407, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.61538 --> 3.61538, 5.44444 --> 5.44444, 5.46809 --> 5.46809, 5.02381 --> 5.02381, 4.23077 --> 4.23077, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.622133 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 526 8 0 1 510
=====================  mult5.aag =====================
[LOG] Relation determinization time: 8.95511 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1755 new AND gates.
[LOG] Size before ABC: 4270 AND gates.
[LOG] Size after ABC: 1753 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.94504/9 sec (0.011852/0 sec, 0.001425/0 sec, 0.004315/0 sec, 0.022099/0 sec, 0.120738/0 sec, 0.412707/1 sec, 0.317962/0 sec, 1.12947/1 sec, 0.154919/0 sec, 0.067655/0 sec, 0.248654/1 sec, 0.374226/0 sec, 0.078935/0 sec, 0.139809/0 sec, 0.597842/1 sec, 2.7198/3 sec, 1.21918/1 sec, 0.764935/0 sec, 0.397051/1 sec, 0.161462/0 sec )
[LOG] Nr of iterations: 1322 (3, 6, 12, 39, 128, 159, 138, 100, 52, 29, 2, 5, 11, 38, 127, 158, 137, 99, 51, 28 )
[LOG] Total clause computation time: 2.30088/1 sec (0.011634/0.011634 sec, 0.0004/0.0004 sec, 0.000912/0.000912 sec, 0.003767/0.003767 sec, 0.018802/0.018802 sec, 0.209365/0.209365 sec, 0.048592/0.048592 sec, 0.892563/0.892563 sec, 0.020304/0.020304 sec, 0.01057/0.01057 sec, 0.030369/0.030369 sec, 0.331045/0.331045 sec, 0.034601/0.034601 sec, 0.03525/0.03525 sec, 0.099403/0.099403 sec, 0.161429/0.161429 sec, 0.160803/0.160803 sec, 0.127452/0.127452 sec, 0.069867/0.069867 sec, 0.033748/0.033748 sec )
[LOG] Total clause minimization time: 6.54619/8 sec (0.000198/0.000198 sec, 0.000961/0.000961 sec, 0.00325/0.00325 sec, 0.017694/0.017694 sec, 0.099076/0.099076 sec, 0.198101/0.198101 sec, 0.262006/0.262006 sec, 0.229873/0.229873 sec, 0.130446/0.130446 sec, 0.054713/0.054713 sec, 0.218178/0.218178 sec, 0.042894/0.042894 sec, 0.043549/0.043549 sec, 0.101893/0.101893 sec, 0.488508/0.488508 sec, 2.54329/2.54329 sec, 1.0428/1.0428 sec, 0.624651/0.624651 sec, 0.320292/0.320292 sec, 0.123819/0.123819 sec )
[LOG] Total clause size reduction: 13776 --> 8540 (40 --> 2, 95 --> 12, 198 --> 41, 646 --> 204, 2032 --> 921, 2370 --> 1153, 1918 --> 952, 1287 --> 606, 612 --> 273, 308 --> 106, 2 --> 2, 12 --> 12, 41 --> 41, 204 --> 204, 921 --> 921, 1153 --> 1153, 952 --> 952, 606 --> 606, 273 --> 273, 106 --> 106 )
[LOG] Average clause size reduction: 10.4206 --> 6.45991 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.41667, 16.5641 --> 5.23077, 15.875 --> 7.19531, 14.9057 --> 7.25157, 13.8986 --> 6.89855, 12.87 --> 6.06, 11.7692 --> 5.25, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.72727 --> 3.72727, 5.36842 --> 5.36842, 7.25197 --> 7.25197, 7.29747 --> 7.29747, 6.94891 --> 6.94891, 6.12121 --> 6.12121, 5.35294 --> 5.35294, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 8.95673 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.34 sec (Real time) / 8.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.08 sec (Real time) / 3.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1990 10 0 1 1972
=====================  mult6.aag =====================
[LOG] Relation determinization time: 110.327 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Final circuit size: 7624 new AND gates.
[LOG] Size before ABC: 22332 AND gates.
[LOG] Size after ABC: 7622 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 110.286/110 sec (0.017146/0 sec, 0.00193/0 sec, 0.005293/0 sec, 0.031741/0 sec, 0.170034/0 sec, 1.23031/1 sec, 3.36111/4 sec, 5.21336/5 sec, 6.76318/7 sec, 3.56233/3 sec, 1.66698/2 sec, 0.493675/0 sec, 14.6955/15 sec, 0.88681/1 sec, 1.0885/1 sec, 1.46836/2 sec, 2.60438/2 sec, 9.95009/10 sec, 14.058/14 sec, 16.5897/17 sec, 12.8596/13 sec, 8.35676/8 sec, 3.98572/4 sec, 1.22509/1 sec )
[LOG] Nr of iterations: 5319 (3, 6, 11, 39, 134, 476, 618, 574, 387, 251, 123, 44, 2, 5, 10, 37, 133, 475, 617, 573, 386, 250, 122, 43 )
[LOG] Total clause computation time: 17.7302/20 sec (0.016814/0.016814 sec, 0.000537/0.000537 sec, 0.00114/0.00114 sec, 0.004908/0.004908 sec, 0.024033/0.024033 sec, 0.30712/0.30712 sec, 0.611657/0.611657 sec, 0.608404/0.608404 sec, 2.39192/2.39192 sec, 0.371183/0.371183 sec, 0.195666/0.195666 sec, 0.062165/0.062165 sec, 0.601257/0.601257 sec, 0.38228/0.38228 sec, 0.593459/0.593459 sec, 0.727747/0.727747 sec, 0.740399/0.740399 sec, 1.43764/1.43764 sec, 2.18041/2.18041 sec, 2.21695/2.21695 sec, 1.98694/1.98694 sec, 1.31894/1.31894 sec, 0.715552/0.715552 sec, 0.233057/0.233057 sec )
[LOG] Total clause minimization time: 91.3592/90 sec (0.000302/0.000302 sec, 0.001314/0.001314 sec, 0.003992/0.003992 sec, 0.026107/0.026107 sec, 0.142454/0.142454 sec, 0.906852/0.906852 sec, 2.68742/2.68742 sec, 4.50501/4.50501 sec, 4.27319/4.27319 sec, 3.11304/3.11304 sec, 1.4314/1.4314 sec, 0.415756/0.415756 sec, 14.0939/14.0939 sec, 0.503491/0.503491 sec, 0.492914/0.492914 sec, 0.73366/0.73366 sec, 1.83963/1.83963 sec, 8.41192/8.41192 sec, 11.7219/11.7219 sec, 14.1966/14.1966 sec, 10.7303/10.7303 sec, 6.93626/6.93626 sec, 3.21813/3.21813 sec, 0.973742/0.973742 sec )
[LOG] Total clause size reduction: 68238 --> 44672 (48 --> 2, 115 --> 12, 220 --> 36, 798 --> 213, 2660 --> 965, 9025 --> 4307, 11106 --> 5695, 9741 --> 5173, 6176 --> 3157, 3750 --> 1825, 1708 --> 749, 559 --> 206, 2 --> 2, 12 --> 12, 36 --> 36, 205 --> 205, 965 --> 965, 4307 --> 4307, 5695 --> 5695, 5173 --> 5173, 3157 --> 3157, 1825 --> 1825, 749 --> 749, 206 --> 206 )
[LOG] Average clause size reduction: 12.8291 --> 8.39857 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4615 --> 5.46154, 19.8507 --> 7.20149, 18.9601 --> 9.04832, 17.9709 --> 9.21521, 16.9704 --> 9.0122, 15.9587 --> 8.15762, 14.9402 --> 7.27092, 13.8862 --> 6.08943, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.54054 --> 5.54054, 7.25564 --> 7.25564, 9.06737 --> 9.06737, 9.23015 --> 9.23015, 9.02792 --> 9.02792, 8.17876 --> 8.17876, 7.3 --> 7.3, 6.13934 --> 6.13934, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 110.329 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 111.69 sec (Real time) / 99.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.83 sec (Real time) / 13.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.25 sec (Real time) / 4.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7968 12 0 1 7946
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2284.48 sec CPU time.
[LOG] Relation determinization time: 2294 sec real time.
[LOG] Final circuit size: 29600 new AND gates.
[LOG] Size before ABC: 103564 AND gates.
[LOG] Size after ABC: 29598 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 2284.28/2288 sec (0.024471/0 sec, 0.002729/0 sec, 0.007484/0 sec, 0.038003/0 sec, 0.202853/0 sec, 1.54306/2 sec, 12.5174/12 sec, 48.5897/49 sec, 90.4578/90 sec, 93.9764/95 sec, 66.7792/66 sec, 35.1796/36 sec, 41.0989/41 sec, 5.45489/5 sec, 69.7567/70 sec, 18.2808/18 sec, 15.2932/16 sec, 16.5988/16 sec, 25.9391/26 sec, 59.8485/60 sec, 198.1/199 sec, 346.574/347 sec, 386.281/387 sec, 338.01/338 sec, 208.606/209 sec, 110.097/111 sec, 53.8447/53 sec, 41.1808/42 sec )
[LOG] Nr of iterations: 20236 (3, 6, 12, 37, 126, 475, 1782, 2274, 2080, 1568, 943, 495, 228, 96, 2, 5, 11, 36, 125, 474, 1781, 2273, 2079, 1567, 942, 494, 227, 95 )
[LOG] Total clause computation time: 503.103/482 sec (0.024123/0.024123 sec, 0.000731/0.000731 sec, 0.001598/0.001598 sec, 0.006017/0.006017 sec, 0.027462/0.027462 sec, 0.327308/0.327308 sec, 1.79968/1.79968 sec, 7.50916/7.50916 sec, 13.5233/13.5233 sec, 9.34725/9.34725 sec, 6.83629/6.83629 sec, 3.63002/3.63002 sec, 27.3384/27.3384 sec, 0.59777/0.59777 sec, 5.23969/5.23969 sec, 10.2888/10.2888 sec, 9.52983/9.52983 sec, 9.97477/9.97477 sec, 15.7064/15.7064 sec, 28.2355/28.2355 sec, 43.934/43.934 sec, 73.5567/73.5567 sec, 71.398/71.398 sec, 69.3573/69.3573 sec, 45.3927/45.3927 sec, 30.2317/30.2317 sec, 16.4138/16.4138 sec, 2.87509/2.87509 sec )
[LOG] Total clause minimization time: 1751.72/1782 sec (0.00032/0.00032 sec, 0.001916/0.001916 sec, 0.005702/0.005702 sec, 0.031228/0.031228 sec, 0.17177/0.17177 sec, 1.18979/1.18979 sec, 10.5103/10.5103 sec, 40.2965/40.2965 sec, 75.3848/75.3848 sec, 82.6904/82.6904 sec, 58.4416/58.4416 sec, 30.671/30.671 sec, 13.3357/13.3357 sec, 4.67094/4.67094 sec, 64.5157/64.5157 sec, 7.98645/7.98645 sec, 5.75023/5.75023 sec, 6.58553/6.58553 sec, 10.1052/10.1052 sec, 31.0287/31.0287 sec, 151.573/151.573 sec, 268.699/268.699 sec, 309.955/309.955 sec, 264.439/264.439 sec, 160.506/160.506 sec, 78.4004/78.4004 sec, 36.7473/36.7473 sec, 38.0218/38.0218 sec )
[LOG] Total clause size reduction: 307522 --> 207128 (56 --> 2, 135 --> 12, 286 --> 39, 900 --> 196, 3000 --> 909, 10902 --> 4302, 39182 --> 19337, 47733 --> 25188, 41580 --> 22684, 29773 --> 16082, 16956 --> 8657, 8398 --> 4000, 3632 --> 1614, 1425 --> 542, 2 --> 2, 12 --> 12, 39 --> 39, 196 --> 196, 909 --> 909, 4302 --> 4302, 19337 --> 19337, 25188 --> 25188, 22684 --> 22684, 16082 --> 16082, 8657 --> 8657, 4000 --> 4000, 1614 --> 1614, 542 --> 542 )
[LOG] Average clause size reduction: 15.1968 --> 10.2356 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3243 --> 5.2973, 23.8095 --> 7.21429, 22.9516 --> 9.05684, 21.9877 --> 10.8513, 20.9908 --> 11.0765, 19.9904 --> 10.9058, 18.9879 --> 10.2564, 17.9809 --> 9.18028, 16.9657 --> 8.08081, 15.9298 --> 7.07895, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.44444 --> 5.44444, 7.272 --> 7.272, 9.07595 --> 9.07595, 10.8574 --> 10.8574, 11.0814 --> 11.0814, 10.911 --> 10.911, 10.2629 --> 10.2629, 9.19002 --> 9.19002, 8.09717 --> 8.09717, 7.11013 --> 7.11013, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 2284.48 sec CPU time.
[LOG] Overall execution time: 2294 sec real time.
Synthesis time: 2293.73 sec (Real time) / 1907.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 42.38 sec (Real time) / 42.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 45.35 sec (Real time) / 45.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 30081 14 0 1 30055
=====================  mult8.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9851.49 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9871.08 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9879.16 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9878.56 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9878.76 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9877.68 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9874.75 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9884.38 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9894.86 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.00493 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003043/0 sec (0.001922/0 sec, 0.001121/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001905/0 sec (0.0019/0.0019 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.001114/0 sec (1e-05/1e-05 sec, 0.001104/0.001104 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005864 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.004637 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00281/0 sec (0.001772/0 sec, 0.001038/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001754/0 sec (0.001749/0.001749 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.001031/0 sec (1e-05/1e-05 sec, 0.001021/0.001021 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005508 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01155 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008252/0 sec (0.005597/0 sec, 0.002655/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.005572/0 sec (0.005565/0.005565 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0.002648/0 sec (1.5e-05/1.5e-05 sec, 0.002633/0.002633 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013466 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.011136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007876/0 sec (0.005311/0 sec, 0.002565/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.005286/0 sec (0.005278/0.005278 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.00256/0 sec (1.8e-05/1.8e-05 sec, 0.002542/0.002542 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013097 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.026853 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020945/0 sec (0.01462/0 sec, 0.006325/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.014589/0 sec (0.014577/0.014577 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.006317/0 sec (2.3e-05/2.3e-05 sec, 0.006294/0.006294 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.031434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02645 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020413/0 sec (0.014338/0 sec, 0.006075/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.014307/0 sec (0.014295/0.014295 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.006071/0 sec (2.5e-05/2.5e-05 sec, 0.006046/0.006046 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.031136 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.071879 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0593/0 sec (0.043413/0 sec, 0.015887/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.043364/0 sec (0.04334/0.04334 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.015881/0 sec (4.3e-05/4.3e-05 sec, 0.015838/0.015838 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0856 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.070496 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057752/0 sec (0.042424/0 sec, 0.015328/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.042376/0 sec (0.042351/0.042351 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0.015319/0 sec (4.4e-05/4.4e-05 sec, 0.015275/0.015275 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08382 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.206485 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.178243/1 sec (0.138266/0 sec, 0.039977/1 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.138187/0 sec (0.138133/0.138133 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0.03996/1 sec (8.3e-05/8.3e-05 sec, 0.039877/0.039877 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.253137 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.204648 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.176747/0 sec (0.13791/0 sec, 0.038837/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.137816/0 sec (0.137768/0.137768 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 0.038833/0 sec (8.6e-05/8.6e-05 sec, 0.038747/0.038747 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.251932 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002772 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001374/0 sec (0.000909/0 sec, 6e-06/0 sec, 4e-05/0 sec, 5e-06/0 sec, 2e-06/0 sec, 0.000412/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000935/0 sec (0.000902/0.000902 sec, 4e-06/4e-06 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.000406/0 sec (0/0 sec, 0/0 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0.000399/0.000399 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003445 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001834 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000487/0 sec (2e-05/0 sec, 7e-06/0 sec, 0.000426/0 sec, 5e-06/0 sec, 2e-06/0 sec, 2.7e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000431/0 sec (1.4e-05/1.4e-05 sec, 4e-06/4e-06 sec, 0.000409/0.000409 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.005324 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003443/0 sec (0.002376/0 sec, 8e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5.5e-05/0 sec, 4e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000984/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002426/0 sec (0.00237/0.00237 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3.7e-05/3.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.000977/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000969/0.000969 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006269 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002679 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001006/0 sec (2.3e-05/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 0.000915/0 sec, 5e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 3.7e-05/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000931/0 sec (1.7e-05/1.7e-05 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 0.000895/0.000895 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003499 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.010852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008042/0 sec (0.0055/0 sec, 1.2e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7.8e-05/0 sec, 5e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.002408/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00559/0 sec (0.005493/0.005493 sec, 1e-05/1e-05 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5.6e-05/5.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0.002403/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002392/0.002392 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012352 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.004582 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002283/0 sec (2.7e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 0.002158/0 sec, 5e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 4.1e-05/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.0022/0 sec (2.2e-05/2.2e-05 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 0.002137/0.002137 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005779 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.019111 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015044/0 sec (0.010541/0 sec, 1.3e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 0.000112/0 sec, 5e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0.0043/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.010684/0 sec (0.010533/0.010533 sec, 1e-05/1e-05 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8.6e-05/8.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0.004294/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00428/0.00428 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.021705 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.007393 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004268/0 sec (3.2e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 1.2e-05/0 sec, 1.2e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 0.004088/0 sec, 5e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.004166/0 sec (2.6e-05/2.6e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 0.004061/0.004061 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 4.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009253 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.030339 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024425/0 sec (0.017479/0 sec, 2e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.4e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 0.000158/0 sec, 5e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 0.006634/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.017703/0 sec (0.017468/0.017468 sec, 1.5e-05/1.5e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 0.000122/0.000122 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.006628/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006608/0.006608 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.034397 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.011223 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007067/0 sec (3.5e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 0.0068/0 sec, 4e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 6.2e-05/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.006934/0 sec (2.9e-05/2.9e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 0.006769/0.006769 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 4.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014029 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.041904 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033711/0 sec (0.021408/0 sec, 2.4e-05/0 sec, 2e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 2e-05/0 sec, 0.000208/0 sec, 5e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.011863/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.021741/0 sec (0.021397/0.021397 sec, 1.8e-05/1.8e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 0.000166/0.000166 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.011855/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01183/0.01183 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.048443 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.016028 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010569/0 sec (4.3e-05/0 sec, 2.4e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 0.010188/0 sec, 5e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 7.1e-05/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.010407/0 sec (3.6e-05/3.6e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 0.010153/0.010153 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02018 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.05639 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045157/0 sec (0.030458/0 sec, 3e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.7e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.5e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.5e-05/0 sec, 0.00027/0 sec, 6e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0.01407/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.030933/0 sec (0.030444/0.030444 sec, 2.2e-05/2.2e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 0.000217/0.000217 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0.01406/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014029/0.014029 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.065912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.022522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015053/0 sec (5.8e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 0.014476/0 sec, 6e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000116/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.014814/0 sec (4.9e-05/4.9e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 0.01443/0.01443 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.028726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.069727 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05537/0 sec (0.037209/0 sec, 3.8e-05/0 sec, 3.5e-05/0 sec, 3.4e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.4e-05/0 sec, 3.6e-05/0 sec, 3.7e-05/0 sec, 3.5e-05/0 sec, 3.5e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.5e-05/0 sec, 3.5e-05/0 sec, 3.6e-05/0 sec, 0.000353/0 sec, 6e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 0.017266/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.037895/0 sec (0.037194/0.037194 sec, 3e-05/3e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 0.000283/0.000283 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0.017257/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.2e-05/4.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017215/0.017215 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.083201 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.029762 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020407/0 sec (6.7e-05/0 sec, 3.8e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.6e-05/0 sec, 3.6e-05/0 sec, 3.6e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.6e-05/0 sec, 0.019633/0 sec, 6e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0.000135/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.020124/0 sec (5.7e-05/5.7e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 0.019578/0.019578 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 8.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.038149 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.088959 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070328/0 sec (0.049094/0 sec, 4.5e-05/0 sec, 4.2e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 0.000422/0 sec, 6e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.020096/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.049971/0 sec (0.049075/0.049075 sec, 3.4e-05/3.4e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec, 3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 0.000345/0.000345 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0.020079/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.6e-05/4.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.020033/0.020033 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.107813 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.037949 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026419/0 sec (8.2e-05/0 sec, 4.8e-05/0 sec, 4.6e-05/0 sec, 8.1e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.5e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.5e-05/0 sec, 0.025332/0 sec, 6e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000165/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.026072/0 sec (7e-05/7e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 7.3e-05/7.3e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 0.025273/0.025273 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 9.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.1e-05/6.1e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.049281 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.106065 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082924/0 sec (0.056393/0 sec, 5.2e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 0.00051/0 sec, 7e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0.025076/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.057526/0 sec (0.056372/0.056372 sec, 4e-05/4e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 0.00042/0.00042 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0.025063/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.6e-05/5.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.025007/0.025007 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.131498 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.057725 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.043539/0 sec (0.027975/0 sec, 3.7e-05/0 sec, 3.3e-05/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.1e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.5e-05/0 sec, 3.5e-05/0 sec, 0.000349/0 sec, 6e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.014565/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.028737/0 sec (0.027961/0.027961 sec, 2.9e-05/2.9e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 0.000286/0.000286 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0.014556/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.9e-05/3.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014517/0.014517 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.072869 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.129126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.100759/0 sec (0.070945/0 sec, 6.3e-05/0 sec, 6e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.1e-05/0 sec, 6e-05/0 sec, 5.9e-05/0 sec, 5.9e-05/0 sec, 6e-05/0 sec, 5.9e-05/0 sec, 5.9e-05/0 sec, 6e-05/0 sec, 5.9e-05/0 sec, 5.9e-05/0 sec, 5.9e-05/0 sec, 5.8e-05/0 sec, 5.8e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.8e-05/0 sec, 6e-05/0 sec, 0.000623/0 sec, 9e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.027911/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.072422/0 sec (0.07092/0.07092 sec, 4.8e-05/4.8e-05 sec, 4.5e-05/4.5e-05 sec, 4.7e-05/4.7e-05 sec, 4.6e-05/4.6e-05 sec, 4.7e-05/4.7e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 0.000513/0.000513 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause minimization time: 0.027896/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.8e-05/6.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.027828/0.027828 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.162428 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.0583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041192/0 sec (0.000136/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 8.1e-05/0 sec, 7e-05/0 sec, 6.9e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.9e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.9e-05/0 sec, 0.039393/0 sec, 6e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000207/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.040696/0 sec (0.000121/0.000121 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 7.1e-05/7.1e-05 sec, 5.9e-05/5.9e-05 sec, 6e-05/6e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 5.9e-05/5.9e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 0.039307/0.039307 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 0.000131/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.078032 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.155016 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.121786/0 sec (0.086019/0 sec, 7.3e-05/0 sec, 6.9e-05/0 sec, 6.9e-05/0 sec, 6.9e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.9e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.9e-05/0 sec, 0.000724/0 sec, 9e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.03344/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.087845/0 sec (0.085993/0.085993 sec, 5.6e-05/5.6e-05 sec, 5.2e-05/5.2e-05 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 0.000596/0.000596 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause minimization time: 0.033419/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.1e-05/8.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.033338/0.033338 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.197821 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.068111 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048024/0 sec (0.000148/0 sec, 7.9e-05/0 sec, 7.8e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.9e-05/0 sec, 7.7e-05/0 sec, 7.8e-05/0 sec, 7.7e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.9e-05/0 sec, 8.1e-05/0 sec, 7.8e-05/0 sec, 7.9e-05/0 sec, 7.8e-05/0 sec, 7.8e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 0.045771/0 sec, 7e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000283/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.047402/0 sec (0.000132/0.000132 sec, 6.9e-05/6.9e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.9e-05/6.9e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.6e-05/6.6e-05 sec, 6.7e-05/6.7e-05 sec, 6.6e-05/6.6e-05 sec, 0.045674/0.045674 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec )
[LOG] Total clause minimization time: 0.000153/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.3e-05/9.3e-05 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.093019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.643872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 70 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.618091/0 sec (0.028268/0 sec, 0.00885/0 sec, 0.00438/0 sec, 0.00935/0 sec, 0.008201/0 sec, 0.003007/0 sec, 0.026594/0 sec, 0.012816/0 sec, 0.006315/0 sec, 0.000665/0 sec, 0.505192/0 sec, 0.004453/0 sec )
[LOG] Nr of iterations: 80 (10, 12, 3, 2, 9, 7, 9, 11, 2, 1, 8, 6 )
[LOG] Total clause computation time: 0.550102/0 sec (0.023/0.023 sec, 0.003176/0.003176 sec, 0.001882/0.001882 sec, 0.004758/0.004758 sec, 0.00328/0.00328 sec, 0.001131/0.001131 sec, 0.004507/0.004507 sec, 0.004671/0.004671 sec, 0.002777/0.002777 sec, 1e-05/1e-05 sec, 0.499932/0.499932 sec, 0.000978/0.000978 sec )
[LOG] Total clause minimization time: 0.066634/0 sec (0.005149/0.005149 sec, 0.005482/0.005482 sec, 0.002446/0.002446 sec, 0.004575/0.004575 sec, 0.004744/0.004744 sec, 0.001748/0.001748 sec, 0.02192/0.02192 sec, 0.007934/0.007934 sec, 0.003494/0.003494 sec, 0.000646/0.000646 sec, 0.005108/0.005108 sec, 0.003388/0.003388 sec )
[LOG] Total clause size reduction: 1173 --> 138 (288 --> 14, 341 --> 23, 60 --> 3, 29 --> 0, 224 --> 18, 162 --> 11, 14 --> 14, 23 --> 23, 3 --> 3, 0 --> 0, 18 --> 18, 11 --> 11 )
[LOG] Average clause size reduction: 14.6625 --> 1.725 (28.8 --> 1.4, 28.4167 --> 1.91667, 20 --> 1, 14.5 --> 0, 24.8889 --> 2, 23.1429 --> 1.57143, 1.55556 --> 1.55556, 2.09091 --> 2.09091, 1.5 --> 1.5, 0 --> 0, 2.25 --> 2.25, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.645515 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 213 5 21 1 182
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 2.44007 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 127 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.36885/2 sec (0.067094/0 sec, 0.198357/0 sec, 0.013409/0 sec, 0.010536/0 sec, 0.011824/0 sec, 0.043721/0 sec, 0.00533/0 sec, 0.215798/0 sec, 0.044336/0 sec, 0.356612/1 sec, 0.030571/0 sec, 0.015931/0 sec, 1.33371/1 sec, 0.021627/0 sec )
[LOG] Nr of iterations: 158 (18, 21, 9, 6, 7, 17, 7, 17, 19, 7, 5, 4, 16, 5 )
[LOG] Total clause computation time: 1.44641/1 sec (0.039902/0.039902 sec, 0.012994/0.012994 sec, 0.006221/0.006221 sec, 0.007171/0.007171 sec, 0.003404/0.003404 sec, 0.015463/0.015463 sec, 0.001975/0.001975 sec, 0.01896/0.01896 sec, 0.015607/0.015607 sec, 0.011783/0.011783 sec, 0.007374/0.007374 sec, 0.002196/0.002196 sec, 1.29983/1.29983 sec, 0.00353/0.00353 sec )
[LOG] Total clause minimization time: 0.918187/1 sec (0.026739/0.026739 sec, 0.184911/0.184911 sec, 0.00697/0.00697 sec, 0.003201/0.003201 sec, 0.008272/0.008272 sec, 0.027747/0.027747 sec, 0.003154/0.003154 sec, 0.196334/0.196334 sec, 0.028197/0.028197 sec, 0.344607/0.344607 sec, 0.023037/0.023037 sec, 0.013616/0.013616 sec, 0.033429/0.033429 sec, 0.017973/0.017973 sec )
[LOG] Total clause size reduction: 2879 --> 391 (629 --> 45, 720 --> 58, 280 --> 24, 170 --> 10, 198 --> 17, 512 --> 43, 186 --> 12, 45 --> 44, 54 --> 53, 18 --> 18, 10 --> 10, 5 --> 5, 43 --> 43, 9 --> 9 )
[LOG] Average clause size reduction: 18.2215 --> 2.47468 (34.9444 --> 2.5, 34.2857 --> 2.7619, 31.1111 --> 2.66667, 28.3333 --> 1.66667, 28.2857 --> 2.42857, 30.1176 --> 2.52941, 26.5714 --> 1.71429, 2.64706 --> 2.58824, 2.84211 --> 2.78947, 2.57143 --> 2.57143, 2 --> 2, 1.25 --> 1.25, 2.6875 --> 2.6875, 1.8 --> 1.8 )
[LOG] Overall execution time: 2.44224 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.59 sec (Real time) / 2.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 333 6 24 1 296
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 8.13908 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 222 new AND gates.
[LOG] Size before ABC: 385 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.96678/8 sec (0.406275/0 sec, 0.072359/1 sec, 0.037792/0 sec, 0.360464/0 sec, 0.032836/0 sec, 0.041931/0 sec, 0.343921/0 sec, 0.553478/1 sec, 0.007587/0 sec, 0.835002/1 sec, 0.135453/0 sec, 0.104391/0 sec, 0.109147/0 sec, 0.09601/0 sec, 0.082794/0 sec, 0.111228/0 sec, 0.548977/1 sec, 4.08714/4 sec )
[LOG] Nr of iterations: 246 (23, 22, 7, 11, 9, 14, 12, 24, 8, 21, 20, 6, 10, 6, 13, 11, 23, 6 )
[LOG] Total clause computation time: 0.966717/1 sec (0.09865/0.09865 sec, 0.024873/0.024873 sec, 0.031118/0.031118 sec, 0.014208/0.014208 sec, 0.019762/0.019762 sec, 0.008217/0.008217 sec, 0.040992/0.040992 sec, 0.054218/0.054218 sec, 0.002161/0.002161 sec, 0.446582/0.446582 sec, 0.057299/0.057299 sec, 0.026049/0.026049 sec, 0.019552/0.019552 sec, 0.019728/0.019728 sec, 0.02344/0.02344 sec, 0.018524/0.018524 sec, 0.049225/0.049225 sec, 0.012119/0.012119 sec )
[LOG] Total clause minimization time: 6.98852/7 sec (0.306553/0.306553 sec, 0.046604/0.046604 sec, 0.006387/0.006387 sec, 0.345741/0.345741 sec, 0.012641/0.012641 sec, 0.032875/0.032875 sec, 0.302426/0.302426 sec, 0.497919/0.497919 sec, 0.005084/0.005084 sec, 0.387523/0.387523 sec, 0.077261/0.077261 sec, 0.078065/0.078065 sec, 0.089133/0.089133 sec, 0.075987/0.075987 sec, 0.058702/0.058702 sec, 0.092191/0.092191 sec, 0.498723/0.498723 sec, 4.0747/4.0747 sec )
[LOG] Total clause size reduction: 5188 --> 841 (946 --> 86, 882 --> 72, 246 --> 12, 400 --> 37, 312 --> 27, 494 --> 77, 407 --> 59, 828 --> 72, 245 --> 14, 79 --> 77, 67 --> 67, 12 --> 12, 37 --> 37, 14 --> 14, 77 --> 56, 59 --> 39, 72 --> 72, 11 --> 11 )
[LOG] Average clause size reduction: 21.0894 --> 3.4187 (41.1304 --> 3.73913, 40.0909 --> 3.27273, 35.1429 --> 1.71429, 36.3636 --> 3.36364, 34.6667 --> 3, 35.2857 --> 5.5, 33.9167 --> 4.91667, 34.5 --> 3, 30.625 --> 1.75, 3.7619 --> 3.66667, 3.35 --> 3.35, 2 --> 2, 3.7 --> 3.7, 2.33333 --> 2.33333, 5.92308 --> 4.30769, 5.36364 --> 3.54545, 3.13043 --> 3.13043, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 8.14209 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.33 sec (Real time) / 8.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 467 7 27 1 424
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 30.2137 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 226 new AND gates.
[LOG] Size before ABC: 369 AND gates.
[LOG] Size after ABC: 226 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.7641/29 sec (0.691183/0 sec, 0.625455/1 sec, 0.09494/0 sec, 0.05855/0 sec, 0.063185/0 sec, 0.034967/0 sec, 0.11111/0 sec, 0.1551/0 sec, 0.353915/1 sec, 0.009666/0 sec, 22.3917/22 sec, 0.703675/1 sec, 0.336545/0 sec, 0.317846/1 sec, 0.385683/0 sec, 0.337671/0 sec, 0.544371/1 sec, 0.585074/0 sec, 1.32652/2 sec, 0.636942/0 sec )
[LOG] Nr of iterations: 274 (25, 20, 9, 9, 9, 7, 17, 18, 26, 7, 21, 14, 7, 8, 8, 6, 16, 16, 25, 6 )
[LOG] Total clause computation time: 2.48226/4 sec (0.22489/0.22489 sec, 0.080413/0.080413 sec, 0.043504/0.043504 sec, 0.003822/0.003822 sec, 0.037261/0.037261 sec, 0.002901/0.002901 sec, 0.060458/0.060458 sec, 0.088176/0.088176 sec, 0.200369/0.200369 sec, 0.002976/0.002976 sec, 0.297664/0.297664 sec, 0.198724/0.198724 sec, 0.089096/0.089096 sec, 0.078214/0.078214 sec, 0.095292/0.095292 sec, 0.064942/0.064942 sec, 0.129092/0.129092 sec, 0.123943/0.123943 sec, 0.607285/0.607285 sec, 0.053236/0.053236 sec )
[LOG] Total clause minimization time: 27.2562/25 sec (0.465132/0.465132 sec, 0.544021/0.544021 sec, 0.050909/0.050909 sec, 0.054253/0.054253 sec, 0.025434/0.025434 sec, 0.031659/0.031659 sec, 0.049525/0.049525 sec, 0.065586/0.065586 sec, 0.151631/0.151631 sec, 0.006239/0.006239 sec, 22.0912/22.0912 sec, 0.503017/0.503017 sec, 0.246629/0.246629 sec, 0.238703/0.238703 sec, 0.289452/0.289452 sec, 0.271991/0.271991 sec, 0.413225/0.413225 sec, 0.458849/0.458849 sec, 0.715671/0.715671 sec, 0.583061/0.583061 sec )
[LOG] Total clause size reduction: 6400 --> 842 (1152 --> 94, 893 --> 73, 368 --> 15, 360 --> 13, 352 --> 16, 258 --> 11, 672 --> 73, 697 --> 88, 1000 --> 80, 234 --> 10, 76 --> 75, 44 --> 44, 11 --> 11, 13 --> 13, 16 --> 16, 11 --> 11, 73 --> 51, 80 --> 58, 80 --> 80, 10 --> 10 )
[LOG] Average clause size reduction: 23.3577 --> 3.07299 (46.08 --> 3.76, 44.65 --> 3.65, 40.8889 --> 1.66667, 40 --> 1.44444, 39.1111 --> 1.77778, 36.8571 --> 1.57143, 39.5294 --> 4.29412, 38.7222 --> 4.88889, 38.4615 --> 3.07692, 33.4286 --> 1.42857, 3.61905 --> 3.57143, 3.14286 --> 3.14286, 1.57143 --> 1.57143, 1.625 --> 1.625, 2 --> 2, 1.83333 --> 1.83333, 4.5625 --> 3.1875, 5 --> 3.625, 3.2 --> 3.2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 30.2181 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.44 sec (Real time) / 29.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.75 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 516 8 30 1 468
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 49.531 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 367 new AND gates.
[LOG] Size before ABC: 627 AND gates.
[LOG] Size after ABC: 367 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 48.6898/49 sec (0.259199/1 sec, 0.045823/0 sec, 0.72373/0 sec, 0.081395/0 sec, 0.613694/1 sec, 0.080424/0 sec, 0.073878/0 sec, 0.289498/1 sec, 0.366997/0 sec, 2.53307/2 sec, 0.401988/1 sec, 0.384872/0 sec, 24.4102/25 sec, 0.649845/0 sec, 3.80158/4 sec, 0.635339/1 sec, 0.721701/1 sec, 0.681132/0 sec, 0.507768/1 sec, 1.11315/1 sec, 1.33809/1 sec, 4.25077/4 sec, 3.82062/4 sec, 0.905035/1 sec )
[LOG] Nr of iterations: 434 (6, 12, 34, 10, 14, 13, 13, 15, 23, 53, 32, 13, 5, 8, 31, 7, 12, 11, 7, 12, 19, 42, 30, 12 )
[LOG] Total clause computation time: 5.08329/9 sec (0.252962/0.252962 sec, 0.006635/0.006635 sec, 0.042591/0.042591 sec, 0.005008/0.005008 sec, 0.062769/0.062769 sec, 0.007166/0.007166 sec, 0.009495/0.009495 sec, 0.123905/0.123905 sec, 0.154303/0.154303 sec, 1.15769/1.15769 sec, 0.068326/0.068326 sec, 0.065893/0.065893 sec, 0.156835/0.156835 sec, 0.225283/0.225283 sec, 0.440063/0.440063 sec, 0.137145/0.137145 sec, 0.171754/0.171754 sec, 0.147883/0.147883 sec, 0.094349/0.094349 sec, 0.28006/0.28006 sec, 0.377607/0.377607 sec, 0.553072/0.553072 sec, 0.374885/0.374885 sec, 0.167611/0.167611 sec )
[LOG] Total clause minimization time: 43.5508/40 sec (0.00584/0.00584 sec, 0.038511/0.038511 sec, 0.678792/0.678792 sec, 0.075546/0.075546 sec, 0.549892/0.549892 sec, 0.072284/0.072284 sec, 0.063323/0.063323 sec, 0.164506/0.164506 sec, 0.210565/0.210565 sec, 1.36985/1.36985 sec, 0.330926/0.330926 sec, 0.317622/0.317622 sec, 24.2525/24.2525 sec, 0.423351/0.423351 sec, 3.35564/3.35564 sec, 0.496986/0.496986 sec, 0.5481/0.5481 sec, 0.531455/0.531455 sec, 0.412262/0.412262 sec, 0.830557/0.830557 sec, 0.956776/0.956776 sec, 3.6895/3.6895 sec, 3.44074/3.44074 sec, 0.735203/0.735203 sec )
[LOG] Total clause size reduction: 11399 --> 1495 (270 --> 9, 583 --> 32, 1716 --> 108, 459 --> 18, 650 --> 24, 588 --> 24, 576 --> 22, 658 --> 67, 1012 --> 94, 2340 --> 326, 1364 --> 103, 516 --> 41, 9 --> 9, 17 --> 17, 94 --> 91, 11 --> 11, 21 --> 21, 21 --> 20, 12 --> 11, 46 --> 46, 71 --> 69, 228 --> 195, 96 --> 96, 41 --> 41 )
[LOG] Average clause size reduction: 26.265 --> 3.4447 (45 --> 1.5, 48.5833 --> 2.66667, 50.4706 --> 3.17647, 45.9 --> 1.8, 46.4286 --> 1.71429, 45.2308 --> 1.84615, 44.3077 --> 1.69231, 43.8667 --> 4.46667, 44 --> 4.08696, 44.1509 --> 6.15094, 42.625 --> 3.21875, 39.6923 --> 3.15385, 1.8 --> 1.8, 2.125 --> 2.125, 3.03226 --> 2.93548, 1.57143 --> 1.57143, 1.75 --> 1.75, 1.90909 --> 1.81818, 1.71429 --> 1.57143, 3.83333 --> 3.83333, 3.73684 --> 3.63158, 5.42857 --> 4.64286, 3.2 --> 3.2, 3.41667 --> 3.41667 )
[LOG] Overall execution time: 49.5372 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.83 sec (Real time) / 48.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.50 sec (Real time) / 1.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 705 9 33 1 651
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 56.9566 sec CPU time.
[LOG] Relation determinization time: 57 sec real time.
[LOG] Final circuit size: 425 new AND gates.
[LOG] Size before ABC: 768 AND gates.
[LOG] Size after ABC: 425 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 55.7829/56 sec (0.418033/1 sec, 0.055337/0 sec, 0.955977/1 sec, 0.85764/1 sec, 0.206753/0 sec, 0.200722/0 sec, 0.099966/0 sec, 0.067735/0 sec, 0.43569/1 sec, 0.603871/0 sec, 2.76497/3 sec, 0.724573/1 sec, 3.00612/3 sec, 16.4953/16 sec, 0.95973/1 sec, 1.57025/2 sec, 1.58087/1 sec, 1.0623/1 sec, 0.856477/1 sec, 1.01579/1 sec, 0.988988/1 sec, 12.2289/12 sec, 1.95652/2 sec, 1.84325/2 sec, 3.45153/4 sec, 1.37552/1 sec )
[LOG] Nr of iterations: 498 (6, 9, 32, 15, 18, 15, 14, 11, 14, 31, 39, 58, 14, 5, 7, 26, 9, 11, 8, 13, 9, 13, 29, 29, 51, 12 )
[LOG] Total clause computation time: 13.4613/13 sec (0.41111/0.41111 sec, 0.006482/0.006482 sec, 0.056038/0.056038 sec, 0.630078/0.630078 sec, 0.060413/0.060413 sec, 0.054681/0.054681 sec, 0.009717/0.009717 sec, 0.008338/0.008338 sec, 0.160464/0.160464 sec, 0.242051/0.242051 sec, 0.25016/0.25016 sec, 0.23825/0.23825 sec, 2.25821/2.25821 sec, 0.203834/0.203834 sec, 0.238385/0.238385 sec, 0.289731/0.289731 sec, 0.153582/0.153582 sec, 0.189277/0.189277 sec, 0.122098/0.122098 sec, 0.126419/0.126419 sec, 0.110329/0.110329 sec, 5.8829/5.8829 sec, 0.500193/0.500193 sec, 0.325269/0.325269 sec, 0.647079/0.647079 sec, 0.286222/0.286222 sec )
[LOG] Total clause minimization time: 42.2472/43 sec (0.006395/0.006395 sec, 0.048268/0.048268 sec, 0.896843/0.896843 sec, 0.22614/0.22614 sec, 0.144798/0.144798 sec, 0.144684/0.144684 sec, 0.089063/0.089063 sec, 0.058295/0.058295 sec, 0.273813/0.273813 sec, 0.358468/0.358468 sec, 2.5109/2.5109 sec, 0.47872/0.47872 sec, 0.745716/0.745716 sec, 16.2906/16.2906 sec, 0.719803/0.719803 sec, 1.27557/1.27557 sec, 1.42562/1.42562 sec, 0.871127/0.871127 sec, 0.732931/0.732931 sec, 0.88719/0.88719 sec, 0.877092/0.877092 sec, 6.34328/6.34328 sec, 1.45062/1.45062 sec, 1.51192/1.51192 sec, 2.7928/2.7928 sec, 1.08654/1.08654 sec )
[LOG] Total clause size reduction: 14132 --> 1849 (290 --> 9, 456 --> 28, 1736 --> 108, 770 --> 34, 918 --> 55, 742 --> 45, 676 --> 23, 510 --> 19, 650 --> 59, 1470 --> 144, 1824 --> 169, 2679 --> 333, 598 --> 55, 9 --> 9, 22 --> 22, 73 --> 73, 13 --> 13, 19 --> 19, 15 --> 15, 23 --> 23, 16 --> 16, 59 --> 59, 134 --> 121, 103 --> 94, 278 --> 255, 49 --> 49 )
[LOG] Average clause size reduction: 28.3775 --> 3.71285 (48.3333 --> 1.5, 50.6667 --> 3.11111, 54.25 --> 3.375, 51.3333 --> 2.26667, 51 --> 3.05556, 49.4667 --> 3, 48.2857 --> 1.64286, 46.3636 --> 1.72727, 46.4286 --> 4.21429, 47.4194 --> 4.64516, 46.7692 --> 4.33333, 46.1897 --> 5.74138, 42.7143 --> 3.92857, 1.8 --> 1.8, 3.14286 --> 3.14286, 2.80769 --> 2.80769, 1.44444 --> 1.44444, 1.72727 --> 1.72727, 1.875 --> 1.875, 1.76923 --> 1.76923, 1.77778 --> 1.77778, 4.53846 --> 4.53846, 4.62069 --> 4.17241, 3.55172 --> 3.24138, 5.45098 --> 5, 4.08333 --> 4.08333 )
[LOG] Overall execution time: 56.964 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
Synthesis time: 57.28 sec (Real time) / 55.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.77 sec (Real time) / 2.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 806 10 35 1 748
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 70.1394 sec CPU time.
[LOG] Relation determinization time: 71 sec real time.
[LOG] Final circuit size: 739 new AND gates.
[LOG] Size before ABC: 1356 AND gates.
[LOG] Size after ABC: 739 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 68.6045/69 sec (0.517143/0 sec, 0.079699/0 sec, 1.10604/2 sec, 0.14754/0 sec, 1.03463/1 sec, 0.123596/0 sec, 0.108777/0 sec, 0.094588/0 sec, 0.938334/1 sec, 0.117945/0 sec, 1.87633/2 sec, 2.35655/2 sec, 1.23783/2 sec, 5.25267/5 sec, 17.7599/18 sec, 1.44472/1 sec, 2.30838/2 sec, 4.59711/5 sec, 1.67131/2 sec, 1.45835/1 sec, 1.36163/2 sec, 12.0638/12 sec, 1.67973/1 sec, 0.949743/1 sec, 1.46354/2 sec, 2.3572/2 sec, 2.82856/3 sec, 1.6688/2 sec )
[LOG] Nr of iterations: 700 (6, 13, 51, 11, 9, 8, 9, 8, 34, 7, 41, 95, 71, 16, 5, 10, 43, 9, 8, 7, 8, 7, 33, 5, 37, 69, 67, 13 )
[LOG] Total clause computation time: 12.331/12 sec (0.506635/0.506635 sec, 0.008217/0.008217 sec, 0.07155/0.07155 sec, 0.00941/0.00941 sec, 0.018878/0.018878 sec, 0.017388/0.017388 sec, 0.00606/0.00606 sec, 0.008421/0.008421 sec, 0.282806/0.282806 sec, 0.012675/0.012675 sec, 1.3017/1.3017 sec, 1.43057/1.43057 sec, 0.435285/0.435285 sec, 0.793472/0.793472 sec, 3.35973/3.35973 sec, 0.359499/0.359499 sec, 0.300001/0.300001 sec, 0.157487/0.157487 sec, 0.191321/0.191321 sec, 0.12981/0.12981 sec, 0.126744/0.126744 sec, 0.100823/0.100823 sec, 0.39069/0.39069 sec, 0.082886/0.082886 sec, 0.490045/0.490045 sec, 0.580549/0.580549 sec, 0.669926/0.669926 sec, 0.488463/0.488463 sec )
[LOG] Total clause minimization time: 56.1379/57 sec (0.010062/0.010062 sec, 0.07015/0.07015 sec, 1.02979/1.02979 sec, 0.136894/0.136894 sec, 1.01508/1.01508 sec, 0.105525/0.105525 sec, 0.101958/0.101958 sec, 0.085559/0.085559 sec, 0.652196/0.652196 sec, 0.104627/0.104627 sec, 0.568494/0.568494 sec, 0.911615/0.911615 sec, 0.790667/0.790667 sec, 4.45481/4.45481 sec, 14.3991/14.3991 sec, 1.08319/1.08319 sec, 2.00022/2.00022 sec, 4.43803/4.43803 sec, 1.47876/1.47876 sec, 1.32728/1.32728 sec, 1.23346/1.23346 sec, 11.9617/11.9617 sec, 1.28031/1.28031 sec, 0.865843/0.865843 sec, 0.963575/0.963575 sec, 1.75584/1.75584 sec, 2.13748/2.13748 sec, 1.17565/1.17565 sec )
[LOG] Total clause size reduction: 20986 --> 3206 (310 --> 9, 732 --> 45, 3000 --> 188, 590 --> 21, 464 --> 14, 399 --> 11, 448 --> 13, 385 --> 12, 1782 --> 183, 318 --> 11, 2080 --> 223, 4794 --> 629, 3500 --> 417, 735 --> 74, 9 --> 9, 31 --> 31, 135 --> 133, 14 --> 14, 14 --> 14, 11 --> 11, 13 --> 13, 12 --> 12, 183 --> 178, 8 --> 8, 192 --> 178, 380 --> 318, 387 --> 377, 60 --> 60 )
[LOG] Average clause size reduction: 29.98 --> 4.58 (51.6667 --> 1.5, 56.3077 --> 3.46154, 58.8235 --> 3.68627, 53.6364 --> 1.90909, 51.5556 --> 1.55556, 49.875 --> 1.375, 49.7778 --> 1.44444, 48.125 --> 1.5, 52.4118 --> 5.38235, 45.4286 --> 1.57143, 50.7317 --> 5.43902, 50.4632 --> 6.62105, 49.2958 --> 5.87324, 45.9375 --> 4.625, 1.8 --> 1.8, 3.1 --> 3.1, 3.13953 --> 3.09302, 1.55556 --> 1.55556, 1.75 --> 1.75, 1.57143 --> 1.57143, 1.625 --> 1.625, 1.71429 --> 1.71429, 5.54545 --> 5.39394, 1.6 --> 1.6, 5.18919 --> 4.81081, 5.50725 --> 4.6087, 5.77612 --> 5.62687, 4.61538 --> 4.61538 )
[LOG] Overall execution time: 70.1483 sec CPU time.
[LOG] Overall execution time: 71 sec real time.
Synthesis time: 70.53 sec (Real time) / 68.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.32 sec (Real time) / 4.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1162 11 37 1 1100
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 103.484 sec CPU time.
[LOG] Relation determinization time: 104 sec real time.
[LOG] Final circuit size: 682 new AND gates.
[LOG] Size before ABC: 1294 AND gates.
[LOG] Size after ABC: 682 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 98.0079/98 sec (0.960375/1 sec, 0.101761/0 sec, 2.16234/2 sec, 1.77032/2 sec, 0.355433/0 sec, 0.509168/1 sec, 0.221119/0 sec, 0.193618/0 sec, 1.99079/2 sec, 0.368544/1 sec, 2.14152/2 sec, 0.443951/0 sec, 2.45954/3 sec, 6.14039/6 sec, 1.97996/2 sec, 23.7101/24 sec, 2.54359/2 sec, 3.12567/3 sec, 2.85236/3 sec, 3.80902/4 sec, 3.73256/4 sec, 2.9421/3 sec, 2.22042/2 sec, 6.03923/6 sec, 3.04411/3 sec, 3.15922/3 sec, 3.36667/3 sec, 3.5155/4 sec, 9.38086/9 sec, 2.76761/3 sec )
[LOG] Nr of iterations: 696 (5, 7, 31, 9, 12, 15, 8, 8, 29, 8, 37, 12, 81, 74, 32, 4, 6, 27, 8, 8, 11, 6, 6, 26, 7, 36, 10, 79, 64, 30 )
[LOG] Total clause computation time: 20.7596/19 sec (0.946658/0.946658 sec, 0.011955/0.011955 sec, 0.169862/0.169862 sec, 0.017072/0.017072 sec, 0.019954/0.019954 sec, 0.038466/0.038466 sec, 0.016657/0.016657 sec, 0.013123/0.013123 sec, 0.702196/0.702196 sec, 0.042124/0.042124 sec, 0.941231/0.941231 sec, 0.033061/0.033061 sec, 0.880999/0.880999 sec, 4.06029/4.06029 sec, 0.694263/0.694263 sec, 2.27355/2.27355 sec, 1.29503/1.29503 sec, 0.365334/0.365334 sec, 0.271339/0.271339 sec, 0.264352/0.264352 sec, 0.256448/0.256448 sec, 0.136016/0.136016 sec, 0.16907/0.16907 sec, 3.76152/3.76152 sec, 0.194473/0.194473 sec, 1.21645/1.21645 sec, 0.293176/0.293176 sec, 0.530201/0.530201 sec, 0.610473/0.610473 sec, 0.534248/0.534248 sec )
[LOG] Total clause minimization time: 77.0357/79 sec (0.012672/0.012672 sec, 0.088949/0.088949 sec, 1.98441/1.98441 sec, 1.75143/1.75143 sec, 0.33254/0.33254 sec, 0.467371/0.467371 sec, 0.202504/0.202504 sec, 0.178579/0.178579 sec, 1.28195/1.28195 sec, 0.324531/0.324531 sec, 1.19099/1.19099 sec, 0.407629/0.407629 sec, 1.5537/1.5537 sec, 2.05384/2.05384 sec, 1.27332/1.27332 sec, 21.4352/21.4352 sec, 1.24643/1.24643 sec, 2.75295/2.75295 sec, 2.57868/2.57868 sec, 3.54222/3.54222 sec, 3.47296/3.47296 sec, 2.80429/2.80429 sec, 2.0495/2.0495 sec, 2.26919/2.26919 sec, 2.84717/2.84717 sec, 1.93074/1.93074 sec, 3.07046/3.07046 sec, 2.96023/2.96023 sec, 8.75006/8.75006 sec, 2.2213/2.2213 sec )
[LOG] Total clause size reduction: 21746 --> 3018 (268 --> 7, 396 --> 18, 1950 --> 111, 512 --> 12, 693 --> 19, 868 --> 30, 427 --> 11, 420 --> 10, 1652 --> 163, 406 --> 12, 2052 --> 171, 616 --> 22, 4400 --> 453, 3942 --> 559, 1643 --> 126, 7 --> 7, 18 --> 18, 81 --> 81, 12 --> 12, 11 --> 11, 20 --> 20, 8 --> 8, 8 --> 8, 144 --> 139, 12 --> 12, 171 --> 163, 19 --> 19, 440 --> 363, 431 --> 314, 119 --> 119 )
[LOG] Average clause size reduction: 31.2443 --> 4.33621 (53.6 --> 1.4, 56.5714 --> 2.57143, 62.9032 --> 3.58065, 56.8889 --> 1.33333, 57.75 --> 1.58333, 57.8667 --> 2, 53.375 --> 1.375, 52.5 --> 1.25, 56.9655 --> 5.62069, 50.75 --> 1.5, 55.4595 --> 4.62162, 51.3333 --> 1.83333, 54.321 --> 5.59259, 53.2703 --> 7.55405, 51.3438 --> 3.9375, 1.75 --> 1.75, 3 --> 3, 3 --> 3, 1.5 --> 1.5, 1.375 --> 1.375, 1.81818 --> 1.81818, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 5.53846 --> 5.34615, 1.71429 --> 1.71429, 4.75 --> 4.52778, 1.9 --> 1.9, 5.56962 --> 4.59494, 6.73438 --> 4.90625, 3.96667 --> 3.96667 )
[LOG] Overall execution time: 103.501 sec CPU time.
[LOG] Overall execution time: 104 sec real time.
Synthesis time: 103.94 sec (Real time) / 99.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.77 sec (Real time) / 3.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1155 12 40 1 1088
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 111.49 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 985 new AND gates.
[LOG] Size before ABC: 1825 AND gates.
[LOG] Size after ABC: 985 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 109.634/110 sec (0.603348/1 sec, 0.100032/0 sec, 1.5845/2 sec, 0.487363/0 sec, 0.239962/0 sec, 0.158148/1 sec, 0.135461/0 sec, 0.202313/0 sec, 1.1928/1 sec, 0.289091/0 sec, 1.6605/2 sec, 0.2328/0 sec, 0.191409/0 sec, 23.9595/24 sec, 3.03715/3 sec, 2.25794/3 sec, 13.9011/14 sec, 14.3411/14 sec, 2.83147/3 sec, 2.59501/2 sec, 1.72637/2 sec, 3.3187/4 sec, 2.13134/2 sec, 1.86116/2 sec, 1.721/1 sec, 3.1015/3 sec, 2.00151/2 sec, 1.6853/2 sec, 1.6433/2 sec, 1.5126/1 sec, 1.89827/2 sec, 5.36132/6 sec, 10.5364/10 sec, 1.13413/1 sec )
[LOG] Nr of iterations: 869 (7, 11, 44, 11, 12, 10, 12, 8, 21, 13, 48, 9, 11, 69, 102, 44, 31, 6, 10, 33, 9, 10, 6, 10, 7, 19, 10, 46, 7, 8, 62, 97, 40, 26 )
[LOG] Total clause computation time: 11.2494/13 sec (0.54409/0.54409 sec, 0.014089/0.014089 sec, 0.536904/0.536904 sec, 0.009864/0.009864 sec, 0.014872/0.014872 sec, 0.008145/0.008145 sec, 0.010994/0.010994 sec, 0.006771/0.006771 sec, 0.688629/0.688629 sec, 0.012125/0.012125 sec, 0.921835/0.921835 sec, 0.009056/0.009056 sec, 0.009343/0.009343 sec, 1.24162/1.24162 sec, 0.647548/0.647548 sec, 0.677674/0.677674 sec, 0.517164/0.517164 sec, 0.338153/0.338153 sec, 0.988301/0.988301 sec, 0.195115/0.195115 sec, 0.227307/0.227307 sec, 0.304931/0.304931 sec, 0.11793/0.11793 sec, 0.113634/0.113634 sec, 0.082475/0.082475 sec, 0.686831/0.686831 sec, 0.104388/0.104388 sec, 0.729514/0.729514 sec, 0.08692/0.08692 sec, 0.071867/0.071867 sec, 0.608636/0.608636 sec, 0.377424/0.377424 sec, 0.187322/0.187322 sec, 0.157953/0.157953 sec )
[LOG] Total clause minimization time: 98.2576/97 sec (0.058718/0.058718 sec, 0.084704/0.084704 sec, 1.04329/1.04329 sec, 0.476281/0.476281 sec, 0.223647/0.223647 sec, 0.14866/0.14866 sec, 0.122963/0.122963 sec, 0.194604/0.194604 sec, 0.501415/0.501415 sec, 0.275701/0.275701 sec, 0.734017/0.734017 sec, 0.222447/0.222447 sec, 0.18064/0.18064 sec, 22.7077/22.7077 sec, 2.37838/2.37838 sec, 1.57508/1.57508 sec, 13.3785/13.3785 sec, 14.002/14.002 sec, 1.84138/1.84138 sec, 2.39489/2.39489 sec, 1.49756/1.49756 sec, 3.01201/3.01201 sec, 2.01234/2.01234 sec, 1.74586/1.74586 sec, 1.63731/1.63731 sec, 2.41041/2.41041 sec, 1.89543/1.89543 sec, 0.948113/0.948113 sec, 1.55508/1.55508 sec, 1.43939/1.43939 sec, 1.27823/1.27823 sec, 4.9667/4.9667 sec, 10.3424/10.3424 sec, 0.971725/0.971725 sec )
[LOG] Total clause size reduction: 30021 --> 4315 (438 --> 10, 720 --> 25, 3053 --> 183, 700 --> 17, 759 --> 20, 612 --> 16, 737 --> 16, 462 --> 11, 1300 --> 136, 768 --> 27, 2961 --> 348, 496 --> 18, 610 --> 18, 4080 --> 434, 5959 --> 893, 2494 --> 176, 1710 --> 142, 10 --> 10, 25 --> 25, 95 --> 95, 14 --> 14, 17 --> 16, 8 --> 8, 14 --> 14, 11 --> 11, 126 --> 120, 18 --> 17, 336 --> 286, 12 --> 12, 14 --> 12, 374 --> 332, 822 --> 590, 153 --> 150, 113 --> 113 )
[LOG] Average clause size reduction: 34.5466 --> 4.96548 (62.5714 --> 1.42857, 65.4545 --> 2.27273, 69.3864 --> 4.15909, 63.6364 --> 1.54545, 63.25 --> 1.66667, 61.2 --> 1.6, 61.4167 --> 1.33333, 57.75 --> 1.375, 61.9048 --> 6.47619, 59.0769 --> 2.07692, 61.6875 --> 7.25, 55.1111 --> 2, 55.4545 --> 1.63636, 59.1304 --> 6.28986, 58.4216 --> 8.7549, 56.6818 --> 4, 55.1613 --> 4.58065, 1.66667 --> 1.66667, 2.5 --> 2.5, 2.87879 --> 2.87879, 1.55556 --> 1.55556, 1.7 --> 1.6, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.57143 --> 1.57143, 6.63158 --> 6.31579, 1.8 --> 1.7, 7.30435 --> 6.21739, 1.71429 --> 1.71429, 1.75 --> 1.5, 6.03226 --> 5.35484, 8.47423 --> 6.08247, 3.825 --> 3.75, 4.34615 --> 4.34615 )
[LOG] Overall execution time: 111.501 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 112.00 sec (Real time) / 108.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.46 sec (Real time) / 7.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1521 13 43 1 1448
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 158.47 sec CPU time.
[LOG] Relation determinization time: 159 sec real time.
[LOG] Final circuit size: 1180 new AND gates.
[LOG] Size before ABC: 2225 AND gates.
[LOG] Size after ABC: 1180 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 156.095/156 sec (0.723178/0 sec, 0.200576/1 sec, 1.284/1 sec, 1.00286/1 sec, 0.162606/0 sec, 0.187121/0 sec, 0.13609/0 sec, 0.097066/1 sec, 1.77287/1 sec, 0.247841/1 sec, 3.27962/3 sec, 0.181049/0 sec, 0.170678/0 sec, 0.139955/0 sec, 6.40616/7 sec, 5.54043/5 sec, 13.5435/14 sec, 3.40116/3 sec, 23.6353/24 sec, 15.3278/15 sec, 3.71999/4 sec, 3.32804/3 sec, 5.89628/6 sec, 2.39935/3 sec, 2.1399/2 sec, 2.37339/2 sec, 3.34366/4 sec, 19.136/19 sec, 3.73708/4 sec, 1.8672/1 sec, 2.27567/3 sec, 2.28454/2 sec, 4.23683/4 sec, 14.4398/15 sec, 3.47175/3 sec, 4.00595/4 sec )
[LOG] Nr of iterations: 1073 (7, 21, 45, 19, 9, 18, 17, 14, 27, 13, 46, 9, 14, 11, 76, 133, 48, 43, 6, 19, 42, 16, 7, 17, 6, 12, 25, 11, 45, 7, 13, 10, 70, 117, 41, 39 )
[LOG] Total clause computation time: 29.7421/25 sec (0.626269/0.626269 sec, 0.022348/0.022348 sec, 0.084483/0.084483 sec, 0.021109/0.021109 sec, 0.009399/0.009399 sec, 0.017875/0.017875 sec, 0.017384/0.017384 sec, 0.013452/0.013452 sec, 0.906636/0.906636 sec, 0.019252/0.019252 sec, 2.42406/2.42406 sec, 0.01217/0.01217 sec, 0.015116/0.015116 sec, 0.011533/0.011533 sec, 0.559693/0.559693 sec, 2.75799/2.75799 sec, 0.540002/0.540002 sec, 0.627864/0.627864 sec, 0.582916/0.582916 sec, 12.8118/12.8118 sec, 0.481461/0.481461 sec, 0.281803/0.281803 sec, 0.221051/0.221051 sec, 0.30127/0.30127 sec, 0.192463/0.192463 sec, 0.176043/0.176043 sec, 0.944238/0.944238 sec, 0.168084/0.168084 sec, 1.59554/1.59554 sec, 0.138331/0.138331 sec, 0.230362/0.230362 sec, 0.191975/0.191975 sec, 0.612486/0.612486 sec, 1.13749/1.13749 sec, 0.458994/0.458994 sec, 0.529137/0.529137 sec )
[LOG] Total clause minimization time: 126.054/131 sec (0.096367/0.096367 sec, 0.175763/0.175763 sec, 1.19376/1.19376 sec, 0.979057/0.979057 sec, 0.152123/0.152123 sec, 0.166629/0.166629 sec, 0.115958/0.115958 sec, 0.081645/0.081645 sec, 0.86133/0.86133 sec, 0.226871/0.226871 sec, 0.850128/0.850128 sec, 0.167588/0.167588 sec, 0.153876/0.153876 sec, 0.126916/0.126916 sec, 5.83381/5.83381 sec, 2.74858/2.74858 sec, 12.995/12.995 sec, 2.76062/2.76062 sec, 23.0508/23.0508 sec, 2.51091/2.51091 sec, 3.22292/3.22292 sec, 3.04201/3.04201 sec, 5.67306/5.67306 sec, 2.09373/2.09373 sec, 1.94577/1.94577 sec, 2.19431/2.19431 sec, 2.38931/2.38931 sec, 18.9652/18.9652 sec, 2.12324/2.12324 sec, 1.72702/1.72702 sec, 2.04223/2.04223 sec, 2.09011/2.09011 sec, 3.5942/3.5942 sec, 13.25/13.25 sec, 2.99442/2.99442 sec, 3.45838/3.45838 sec )
[LOG] Total clause size reduction: 38846 --> 5132 (462 --> 10, 1520 --> 63, 3300 --> 178, 1332 --> 35, 584 --> 14, 1224 --> 32, 1136 --> 28, 910 --> 24, 1794 --> 228, 816 --> 20, 3015 --> 277, 528 --> 29, 845 --> 23, 640 --> 18, 4725 --> 431, 8184 --> 1058, 2867 --> 231, 2520 --> 208, 10 --> 10, 53 --> 53, 149 --> 141, 28 --> 27, 11 --> 10, 32 --> 30, 7 --> 7, 19 --> 18, 216 --> 214, 18 --> 17, 277 --> 248, 13 --> 12, 23 --> 21, 18 --> 17, 378 --> 324, 823 --> 713, 185 --> 179, 184 --> 184 )
[LOG] Average clause size reduction: 36.2032 --> 4.78285 (66 --> 1.42857, 72.381 --> 3, 73.3333 --> 3.95556, 70.1053 --> 1.84211, 64.8889 --> 1.55556, 68 --> 1.77778, 66.8235 --> 1.64706, 65 --> 1.71429, 66.4444 --> 8.44444, 62.7692 --> 1.53846, 65.5435 --> 6.02174, 58.6667 --> 3.22222, 60.3571 --> 1.64286, 58.1818 --> 1.63636, 62.1711 --> 5.67105, 61.5338 --> 7.95489, 59.7292 --> 4.8125, 58.6047 --> 4.83721, 1.66667 --> 1.66667, 2.78947 --> 2.78947, 3.54762 --> 3.35714, 1.75 --> 1.6875, 1.57143 --> 1.42857, 1.88235 --> 1.76471, 1.16667 --> 1.16667, 1.58333 --> 1.5, 8.64 --> 8.56, 1.63636 --> 1.54545, 6.15556 --> 5.51111, 1.85714 --> 1.71429, 1.76923 --> 1.61538, 1.8 --> 1.7, 5.4 --> 4.62857, 7.03419 --> 6.09402, 4.5122 --> 4.36585, 4.71795 --> 4.71795 )
[LOG] Overall execution time: 158.483 sec CPU time.
[LOG] Overall execution time: 159 sec real time.
Synthesis time: 159.13 sec (Real time) / 154.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.42 sec (Real time) / 10.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1751 14 45 1 1674
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 121.176 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 849 new AND gates.
[LOG] Size before ABC: 1518 AND gates.
[LOG] Size after ABC: 847 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 118.157/119 sec (3.21143/4 sec, 1.43437/1 sec, 0.049708/0 sec, 2.58884/3 sec, 1.16057/1 sec, 0.601914/0 sec, 0.402578/1 sec, 0.434018/0 sec, 0.430561/1 sec, 0.573816/0 sec, 0.555721/1 sec, 0.398679/0 sec, 0.266341/1 sec, 0.91275/0 sec, 1.92269/2 sec, 2.23202/3 sec, 3.08661/3 sec, 7.10296/7 sec, 34.1603/34 sec, 6.0786/6 sec, 2.55085/3 sec, 3.39232/3 sec, 3.05957/3 sec, 2.04233/2 sec, 3.35435/4 sec, 3.47159/3 sec, 2.42397/3 sec, 2.56217/2 sec, 2.45793/3 sec, 2.64828/2 sec, 2.2543/2 sec, 4.37936/5 sec, 2.13516/2 sec, 2.36466/2 sec, 1.84438/2 sec, 2.75305/3 sec, 3.71708/4 sec, 3.14118/3 sec )
[LOG] Nr of iterations: 804 (4, 2, 7, 64, 21, 17, 10, 10, 13, 14, 10, 9, 10, 25, 16, 10, 111, 31, 38, 3, 1, 6, 58, 14, 16, 9, 9, 10, 12, 8, 8, 9, 23, 15, 9, 106, 30, 36 )
[LOG] Total clause computation time: 44.8929/47 sec (3.08219/3.08219 sec, 1.42173/1.42173 sec, 0.008434/0.008434 sec, 0.482261/0.482261 sec, 0.237163/0.237163 sec, 0.0273/0.0273 sec, 0.032393/0.032393 sec, 0.012299/0.012299 sec, 0.014727/0.014727 sec, 0.070783/0.070783 sec, 0.088941/0.088941 sec, 0.103789/0.103789 sec, 0.062459/0.062459 sec, 0.126165/0.126165 sec, 0.128069/0.128069 sec, 0.213717/0.213717 sec, 1.03948/1.03948 sec, 2.18544/2.18544 sec, 21.8693/21.8693 sec, 4.17625/4.17625 sec, 2.1974/2.1974 sec, 0.212644/0.212644 sec, 0.901286/0.901286 sec, 0.894962/0.894962 sec, 0.268648/0.268648 sec, 0.193332/0.193332 sec, 0.193028/0.193028 sec, 0.265392/0.265392 sec, 0.162795/0.162795 sec, 0.170695/0.170695 sec, 0.203627/0.203627 sec, 0.152998/0.152998 sec, 0.177516/0.177516 sec, 0.153692/0.153692 sec, 0.146813/0.146813 sec, 0.629029/0.629029 sec, 1.52133/1.52133 sec, 1.06485/1.06485 sec )
[LOG] Total clause minimization time: 73.096/72 sec (0.128505/0.128505 sec, 0.011996/0.011996 sec, 0.040536/0.040536 sec, 2.0967/2.0967 sec, 0.920343/0.920343 sec, 0.5722/0.5722 sec, 0.368173/0.368173 sec, 0.420012/0.420012 sec, 0.414164/0.414164 sec, 0.501027/0.501027 sec, 0.465139/0.465139 sec, 0.293255/0.293255 sec, 0.202266/0.202266 sec, 0.78387/0.78387 sec, 1.793/1.793 sec, 2.01658/2.01658 sec, 2.0261/2.0261 sec, 4.90644/4.90644 sec, 12.2775/12.2775 sec, 1.90138/1.90138 sec, 0.352802/0.352802 sec, 3.1784/3.1784 sec, 2.14674/2.14674 sec, 1.14411/1.14411 sec, 3.08262/3.08262 sec, 3.27646/3.27646 sec, 2.22903/2.22903 sec, 2.29464/2.29464 sec, 2.2926/2.2926 sec, 2.47581/2.47581 sec, 2.04891/2.04891 sec, 4.22415/4.22415 sec, 1.95281/1.95281 sec, 2.20813/2.20813 sec, 1.69527/1.69527 sec, 2.10186/2.10186 sec, 2.18678/2.18678 sec, 2.06568/2.06568 sec )
[LOG] Total clause size reduction: 29675 --> 3351 (243 --> 10, 80 --> 4, 474 --> 11, 4914 --> 492, 1540 --> 132, 1216 --> 20, 675 --> 12, 666 --> 11, 876 --> 33, 936 --> 38, 639 --> 25, 560 --> 17, 621 --> 18, 1632 --> 69, 1005 --> 42, 594 --> 30, 7150 --> 560, 1920 --> 140, 2331 --> 169, 10 --> 10, 4 --> 4, 11 --> 11, 427 --> 369, 58 --> 56, 20 --> 20, 12 --> 12, 11 --> 11, 15 --> 15, 30 --> 28, 17 --> 17, 17 --> 17, 18 --> 18, 60 --> 56, 42 --> 39, 30 --> 30, 519 --> 517, 140 --> 126, 162 --> 162 )
[LOG] Average clause size reduction: 36.9092 --> 4.16791 (60.75 --> 2.5, 40 --> 2, 67.7143 --> 1.57143, 76.7812 --> 7.6875, 73.3333 --> 6.28571, 71.5294 --> 1.17647, 67.5 --> 1.2, 66.6 --> 1.1, 67.3846 --> 2.53846, 66.8571 --> 2.71429, 63.9 --> 2.5, 62.2222 --> 1.88889, 62.1 --> 1.8, 65.28 --> 2.76, 62.8125 --> 2.625, 59.4 --> 3, 64.4144 --> 5.04505, 61.9355 --> 4.51613, 61.3421 --> 4.44737, 3.33333 --> 3.33333, 4 --> 4, 1.83333 --> 1.83333, 7.36207 --> 6.36207, 4.14286 --> 4, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.22222 --> 1.22222, 1.5 --> 1.5, 2.5 --> 2.33333, 2.125 --> 2.125, 2.125 --> 2.125, 2 --> 2, 2.6087 --> 2.43478, 2.8 --> 2.6, 3.33333 --> 3.33333, 4.89623 --> 4.87736, 4.66667 --> 4.2, 4.5 --> 4.5 )
[LOG] Overall execution time: 121.19 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 121.68 sec (Real time) / 116.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.78 sec (Real time) / 5.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1459 15 47 1 1380
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 407.155 sec CPU time.
[LOG] Relation determinization time: 408 sec real time.
[LOG] Final circuit size: 967 new AND gates.
[LOG] Size before ABC: 1748 AND gates.
[LOG] Size after ABC: 965 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 404.923/405 sec (0.662056/0 sec, 17.0262/17 sec, 0.014899/0 sec, 0.914853/1 sec, 1.15168/1 sec, 0.133678/0 sec, 0.910143/1 sec, 0.102014/0 sec, 0.133814/1 sec, 0.240164/0 sec, 0.135079/0 sec, 0.176212/0 sec, 0.232942/0 sec, 0.228127/1 sec, 0.24429/0 sec, 0.261499/0 sec, 1.7637/2 sec, 0.620335/1 sec, 9.07258/9 sec, 4.38323/4 sec, 18.3707/18 sec, 2.84677/3 sec, 1.77756/2 sec, 2.34931/2 sec, 2.96349/3 sec, 2.76554/3 sec, 2.36653/3 sec, 4.32171/4 sec, 2.93714/3 sec, 2.5615/2 sec, 3.09563/3 sec, 2.5395/3 sec, 14.7806/15 sec, 2.00652/2 sec, 2.32604/2 sec, 2.08148/2 sec, 2.61105/3 sec, 1.92492/2 sec, 3.53178/3 sec, 288.358/289 sec )
[LOG] Nr of iterations: 980 (5, 2, 6, 39, 43, 17, 15, 12, 20, 26, 13, 22, 26, 20, 16, 17, 110, 35, 46, 28, 4, 1, 5, 37, 35, 16, 14, 11, 18, 23, 12, 20, 24, 16, 14, 13, 96, 31, 45, 27 )
[LOG] Total clause computation time: 197.359/195 sec (0.568882/0.568882 sec, 17.0171/17.0171 sec, 0.004602/0.004602 sec, 0.336963/0.336963 sec, 0.63914/0.63914 sec, 0.015157/0.015157 sec, 0.803935/0.803935 sec, 0.011453/0.011453 sec, 0.017853/0.017853 sec, 0.052493/0.052493 sec, 0.053569/0.053569 sec, 0.040574/0.040574 sec, 0.070636/0.070636 sec, 0.059555/0.059555 sec, 0.098028/0.098028 sec, 0.080161/0.080161 sec, 0.189802/0.189802 sec, 0.111967/0.111967 sec, 1.2116/1.2116 sec, 2.69636/2.69636 sec, 4.1672/4.1672 sec, 2.523/2.523 sec, 0.213652/0.213652 sec, 0.641907/0.641907 sec, 1.06948/1.06948 sec, 0.154536/0.154536 sec, 0.255716/0.255716 sec, 0.163625/0.163625 sec, 0.144099/0.144099 sec, 0.246514/0.246514 sec, 0.151874/0.151874 sec, 0.158623/0.158623 sec, 0.14838/0.14838 sec, 0.084814/0.084814 sec, 0.158141/0.158141 sec, 0.13906/0.13906 sec, 0.414997/0.414997 sec, 0.195472/0.195472 sec, 1.06881/1.06881 sec, 161.179/161.179 sec )
[LOG] Total clause minimization time: 207.399/209 sec (0.09267/0.09267 sec, 0.008762/0.008762 sec, 0.009601/0.009601 sec, 0.574975/0.574975 sec, 0.50802/0.50802 sec, 0.116231/0.116231 sec, 0.104077/0.104077 sec, 0.088791/0.088791 sec, 0.113437/0.113437 sec, 0.184254/0.184254 sec, 0.079707/0.079707 sec, 0.132532/0.132532 sec, 0.158283/0.158283 sec, 0.165419/0.165419 sec, 0.143643/0.143643 sec, 0.17864/0.17864 sec, 1.55548/1.55548 sec, 0.503649/0.503649 sec, 7.84796/7.84796 sec, 1.67868/1.67868 sec, 14.2026/14.2026 sec, 0.323354/0.323354 sec, 1.56298/1.56298 sec, 1.70136/1.70136 sec, 1.88814/1.88814 sec, 2.60841/2.60841 sec, 2.10835/2.10835 sec, 4.15607/4.15607 sec, 2.79024/2.79024 sec, 2.31132/2.31132 sec, 2.9415/2.9415 sec, 2.37752/2.37752 sec, 14.6284/14.6284 sec, 1.91911/1.91911 sec, 2.16535/2.16535 sec, 1.94005/1.94005 sec, 2.18023/2.18023 sec, 1.72375/1.72375 sec, 2.45259/2.45259 sec, 127.173/127.173 sec )
[LOG] Total clause size reduction: 38289 --> 3967 (340 --> 12, 84 --> 5, 415 --> 9, 3116 --> 233, 3402 --> 265, 1280 --> 19, 1106 --> 45, 858 --> 15, 1463 --> 33, 1900 --> 70, 900 --> 25, 1554 --> 45, 1825 --> 66, 1368 --> 79, 1065 --> 58, 1120 --> 73, 7521 --> 690, 2312 --> 123, 3015 --> 212, 1782 --> 142, 12 --> 12, 5 --> 5, 9 --> 9, 220 --> 181, 172 --> 164, 19 --> 19, 45 --> 45, 15 --> 15, 30 --> 30, 52 --> 52, 25 --> 25, 36 --> 36, 56 --> 55, 52 --> 50, 50 --> 50, 48 --> 48, 562 --> 518, 101 --> 98, 212 --> 194, 142 --> 142 )
[LOG] Average clause size reduction: 39.0704 --> 4.04796 (68 --> 2.4, 42 --> 2.5, 69.1667 --> 1.5, 79.8974 --> 5.97436, 79.1163 --> 6.16279, 75.2941 --> 1.11765, 73.7333 --> 3, 71.5 --> 1.25, 73.15 --> 1.65, 73.0769 --> 2.69231, 69.2308 --> 1.92308, 70.6364 --> 2.04545, 70.1923 --> 2.53846, 68.4 --> 3.95, 66.5625 --> 3.625, 65.8824 --> 4.29412, 68.3727 --> 6.27273, 66.0571 --> 3.51429, 65.5435 --> 4.6087, 63.6429 --> 5.07143, 3 --> 3, 5 --> 5, 1.8 --> 1.8, 5.94595 --> 4.89189, 4.91429 --> 4.68571, 1.1875 --> 1.1875, 3.21429 --> 3.21429, 1.36364 --> 1.36364, 1.66667 --> 1.66667, 2.26087 --> 2.26087, 2.08333 --> 2.08333, 1.8 --> 1.8, 2.33333 --> 2.29167, 3.25 --> 3.125, 3.57143 --> 3.57143, 3.69231 --> 3.69231, 5.85417 --> 5.39583, 3.25806 --> 3.16129, 4.71111 --> 4.31111, 5.25926 --> 5.25926 )
[LOG] Overall execution time: 407.168 sec CPU time.
[LOG] Overall execution time: 408 sec real time.
Synthesis time: 408.15 sec (Real time) / 402.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.74 sec (Real time) / 7.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1611 16 49 1 1528
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 198.926 sec CPU time.
[LOG] Relation determinization time: 199 sec real time.
[LOG] Final circuit size: 1011 new AND gates.
[LOG] Size before ABC: 1819 AND gates.
[LOG] Size after ABC: 1011 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 195.464/196 sec (1.07181/1 sec, 0.043293/0 sec, 0.030887/0 sec, 4.69368/5 sec, 4.03125/4 sec, 0.42374/0 sec, 0.354988/1 sec, 0.334698/0 sec, 0.344314/0 sec, 0.35801/1 sec, 0.421484/0 sec, 0.216433/0 sec, 0.294103/1 sec, 0.631415/0 sec, 0.379667/1 sec, 0.296694/0 sec, 1.52287/2 sec, 0.955139/1 sec, 0.912734/0 sec, 46.1409/47 sec, 20.6201/20 sec, 35.9408/36 sec, 6.78263/7 sec, 3.52678/4 sec, 4.09498/4 sec, 3.02602/3 sec, 5.73312/6 sec, 3.8717/3 sec, 2.98914/3 sec, 3.06219/3 sec, 2.37977/3 sec, 5.55919/5 sec, 2.64427/3 sec, 2.45609/3 sec, 2.67728/2 sec, 2.96206/3 sec, 2.37737/3 sec, 2.33581/2 sec, 8.56456/9 sec, 2.03/2 sec, 4.29053/4 sec, 4.08103/4 sec )
[LOG] Nr of iterations: 998 (6, 3, 5, 75, 20, 18, 17, 20, 13, 12, 18, 9, 11, 24, 14, 15, 73, 53, 35, 52, 49, 5, 2, 4, 70, 17, 17, 16, 19, 12, 11, 16, 7, 9, 22, 12, 13, 41, 33, 33, 49, 48 )
[LOG] Total clause computation time: 27.029/30 sec (0.763901/0.763901 sec, 0.002829/0.002829 sec, 0.004182/0.004182 sec, 1.08235/1.08235 sec, 0.352376/0.352376 sec, 0.025238/0.025238 sec, 0.019353/0.019353 sec, 0.022934/0.022934 sec, 0.014671/0.014671 sec, 0.103483/0.103483 sec, 0.134487/0.134487 sec, 0.058164/0.058164 sec, 0.072118/0.072118 sec, 0.148716/0.148716 sec, 0.110078/0.110078 sec, 0.143909/0.143909 sec, 0.199992/0.199992 sec, 0.209147/0.209147 sec, 0.159508/0.159508 sec, 1.71392/1.71392 sec, 1.63081/1.63081 sec, 7.63701/7.63701 sec, 4.57308/4.57308 sec, 0.444876/0.444876 sec, 1.30372/1.30372 sec, 1.28172/1.28172 sec, 0.269082/0.269082 sec, 0.206946/0.206946 sec, 0.279285/0.279285 sec, 0.184551/0.184551 sec, 0.155496/0.155496 sec, 0.215694/0.215694 sec, 0.178109/0.178109 sec, 0.213916/0.213916 sec, 0.155938/0.155938 sec, 0.184893/0.184893 sec, 0.148072/0.148072 sec, 0.322666/0.322666 sec, 0.225171/0.225171 sec, 0.157217/0.157217 sec, 1.07906/1.07906 sec, 0.840326/0.840326 sec )
[LOG] Total clause minimization time: 168.172/165 sec (0.30649/0.30649 sec, 0.04011/0.04011 sec, 0.026062/0.026062 sec, 3.59624/3.59624 sec, 3.67511/3.67511 sec, 0.395542/0.395542 sec, 0.333042/0.333042 sec, 0.308776/0.308776 sec, 0.327879/0.327879 sec, 0.252418/0.252418 sec, 0.284363/0.284363 sec, 0.156763/0.156763 sec, 0.220481/0.220481 sec, 0.480573/0.480573 sec, 0.267034/0.267034 sec, 0.150005/0.150005 sec, 1.30916/1.30916 sec, 0.735728/0.735728 sec, 0.746893/0.746893 sec, 44.4046/44.4046 sec, 18.9684/18.9684 sec, 28.302/28.302 sec, 2.20801/2.20801 sec, 3.07993/3.07993 sec, 2.77038/2.77038 sec, 1.73817/1.73817 sec, 5.4596/5.4596 sec, 3.66074/3.66074 sec, 2.70518/2.70518 sec, 2.87487/2.87487 sec, 2.22072/2.22072 sec, 5.339/5.339 sec, 2.46389/2.46389 sec, 2.23927/2.23927 sec, 2.51627/2.51627 sec, 2.77318/2.77318 sec, 2.2259/2.2259 sec, 2.001/2.001 sec, 8.33098/8.33098 sec, 1.86401/1.86401 sec, 3.19189/3.19189 sec, 3.22153/3.22153 sec )
[LOG] Total clause size reduction: 41855 --> 4317 (445 --> 15, 176 --> 9, 348 --> 7, 6364 --> 645, 1615 --> 143, 1428 --> 20, 1328 --> 19, 1558 --> 26, 972 --> 18, 880 --> 27, 1343 --> 45, 624 --> 24, 770 --> 27, 1748 --> 66, 975 --> 43, 1036 --> 41, 5256 --> 450, 3744 --> 213, 2414 --> 132, 3570 --> 265, 3312 --> 263, 15 --> 15, 9 --> 9, 7 --> 7, 587 --> 504, 113 --> 113, 20 --> 20, 19 --> 19, 26 --> 26, 18 --> 18, 27 --> 25, 37 --> 37, 16 --> 16, 19 --> 19, 58 --> 55, 35 --> 33, 33 --> 33, 184 --> 171, 91 --> 91, 125 --> 120, 247 --> 225, 263 --> 263 )
[LOG] Average clause size reduction: 41.9389 --> 4.32565 (74.1667 --> 2.5, 58.6667 --> 3, 69.6 --> 1.4, 84.8533 --> 8.6, 80.75 --> 7.15, 79.3333 --> 1.11111, 78.1176 --> 1.11765, 77.9 --> 1.3, 74.7692 --> 1.38462, 73.3333 --> 2.25, 74.6111 --> 2.5, 69.3333 --> 2.66667, 70 --> 2.45455, 72.8333 --> 2.75, 69.6429 --> 3.07143, 69.0667 --> 2.73333, 72 --> 6.16438, 70.6415 --> 4.01887, 68.9714 --> 3.77143, 68.6538 --> 5.09615, 67.5918 --> 5.36735, 3 --> 3, 4.5 --> 4.5, 1.75 --> 1.75, 8.38571 --> 7.2, 6.64706 --> 6.64706, 1.17647 --> 1.17647, 1.1875 --> 1.1875, 1.36842 --> 1.36842, 1.5 --> 1.5, 2.45455 --> 2.27273, 2.3125 --> 2.3125, 2.28571 --> 2.28571, 2.11111 --> 2.11111, 2.63636 --> 2.5, 2.91667 --> 2.75, 2.53846 --> 2.53846, 4.4878 --> 4.17073, 2.75758 --> 2.75758, 3.78788 --> 3.63636, 5.04082 --> 4.59184, 5.47917 --> 5.47917 )
[LOG] Overall execution time: 198.943 sec CPU time.
[LOG] Overall execution time: 199 sec real time.
Synthesis time: 199.60 sec (Real time) / 193.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.94 sec (Real time) / 10.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1702 17 51 1 1613
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 200.952 sec CPU time.
[LOG] Relation determinization time: 201 sec real time.
[LOG] Final circuit size: 1176 new AND gates.
[LOG] Size before ABC: 2284 AND gates.
[LOG] Size after ABC: 1176 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 196.689/197 sec (0.999615/1 sec, 0.049225/0 sec, 0.020512/0 sec, 4.12607/4 sec, 2.78213/3 sec, 0.774842/1 sec, 0.398681/0 sec, 0.246399/0 sec, 0.198102/0 sec, 0.370185/1 sec, 0.358037/0 sec, 0.259266/0 sec, 0.238016/1 sec, 0.635539/0 sec, 0.411449/1 sec, 0.498163/0 sec, 5.73046/6 sec, 4.53303/5 sec, 1.55628/1 sec, 0.850036/1 sec, 11.3802/11 sec, 18.9869/19 sec, 26.1905/27 sec, 5.21617/5 sec, 5.60283/5 sec, 4.83396/5 sec, 7.35175/8 sec, 4.77631/4 sec, 3.63387/4 sec, 9.78418/10 sec, 3.92155/4 sec, 4.25258/4 sec, 3.94596/4 sec, 4.11439/4 sec, 5.69254/6 sec, 8.75413/9 sec, 3.48194/3 sec, 3.15004/3 sec, 3.09222/3 sec, 2.82623/3 sec, 2.86459/3 sec, 2.63143/3 sec, 2.75366/3 sec, 22.4149/22 sec )
[LOG] Nr of iterations: 1141 (5, 4, 6, 44, 44, 19, 15, 20, 21, 23, 13, 14, 9, 15, 13, 18, 109, 37, 40, 13, 53, 79, 4, 3, 5, 43, 43, 18, 14, 19, 20, 19, 12, 11, 7, 10, 11, 12, 65, 36, 38, 10, 51, 76 )
[LOG] Total clause computation time: 39.5009/37 sec (0.796677/0.796677 sec, 0.004388/0.004388 sec, 0.005811/0.005811 sec, 0.585346/0.585346 sec, 1.34152/1.34152 sec, 0.198241/0.198241 sec, 0.02065/0.02065 sec, 0.026085/0.026085 sec, 0.026494/0.026494 sec, 0.125896/0.125896 sec, 0.218662/0.218662 sec, 0.099614/0.099614 sec, 0.103656/0.103656 sec, 0.173025/0.173025 sec, 0.203554/0.203554 sec, 0.13229/0.13229 sec, 2.84362/2.84362 sec, 0.180972/0.180972 sec, 0.217903/0.217903 sec, 0.148171/0.148171 sec, 1.00148/1.00148 sec, 6.37162/6.37162 sec, 4.93592/4.93592 sec, 2.24973/2.24973 sec, 0.394322/0.394322 sec, 1.3676/1.3676 sec, 2.36491/2.36491 sec, 0.440042/0.440042 sec, 0.377059/0.377059 sec, 0.288939/0.288939 sec, 0.217643/0.217643 sec, 0.241605/0.241605 sec, 0.26552/0.26552 sec, 0.267809/0.267809 sec, 0.199002/0.199002 sec, 0.153313/0.153313 sec, 0.201869/0.201869 sec, 0.17667/0.17667 sec, 0.666045/0.666045 sec, 0.274983/0.274983 sec, 0.301179/0.301179 sec, 0.152368/0.152368 sec, 0.230169/0.230169 sec, 8.90854/8.90854 sec )
[LOG] Total clause minimization time: 156.859/160 sec (0.202073/0.202073 sec, 0.044405/0.044405 sec, 0.013182/0.013182 sec, 3.53234/3.53234 sec, 1.42899/1.42899 sec, 0.573466/0.573466 sec, 0.375369/0.375369 sec, 0.216521/0.216521 sec, 0.167658/0.167658 sec, 0.238838/0.238838 sec, 0.136337/0.136337 sec, 0.156247/0.156247 sec, 0.13192/0.13192 sec, 0.458122/0.458122 sec, 0.204496/0.204496 sec, 0.36131/0.36131 sec, 2.85661/2.85661 sec, 4.34504/4.34504 sec, 1.3297/1.3297 sec, 0.698907/0.698907 sec, 10.3586/10.3586 sec, 12.576/12.576 sec, 21.2529/21.2529 sec, 2.96517/2.96517 sec, 5.20689/5.20689 sec, 3.45553/3.45553 sec, 4.97204/4.97204 sec, 4.33147/4.33147 sec, 3.25348/3.25348 sec, 9.49041/9.49041 sec, 3.69923/3.69923 sec, 4.00619/4.00619 sec, 3.67683/3.67683 sec, 3.84335/3.84335 sec, 5.49098/5.49098 sec, 8.59745/8.59745 sec, 3.27664/3.27664 sec, 2.97019/2.97019 sec, 2.40697/2.40697 sec, 2.54154/2.54154 sec, 2.55249/2.55249 sec, 2.47593/2.47593 sec, 2.51055/2.51055 sec, 13.4763/13.4763 sec )
[LOG] Total clause size reduction: 49599 --> 5801 (372 --> 14, 276 --> 11, 455 --> 9, 3870 --> 321, 3827 --> 470, 1584 --> 23, 1218 --> 21, 1634 --> 31, 1700 --> 34, 1848 --> 71, 996 --> 24, 1066 --> 41, 648 --> 24, 1120 --> 61, 948 --> 48, 1326 --> 70, 8316 --> 1252, 2736 --> 122, 2925 --> 141, 888 --> 59, 3796 --> 243, 5616 --> 427, 14 --> 14, 11 --> 11, 9 --> 9, 321 --> 264, 470 --> 470, 23 --> 23, 21 --> 21, 31 --> 31, 34 --> 34, 46 --> 43, 24 --> 24, 24 --> 23, 16 --> 16, 27 --> 26, 39 --> 39, 23 --> 22, 362 --> 314, 122 --> 121, 133 --> 126, 41 --> 40, 235 --> 205, 408 --> 408 )
[LOG] Average clause size reduction: 43.4698 --> 5.08414 (74.4 --> 2.8, 69 --> 2.75, 75.8333 --> 1.5, 87.9545 --> 7.29545, 86.9773 --> 10.6818, 83.3684 --> 1.21053, 81.2 --> 1.4, 81.7 --> 1.55, 80.9524 --> 1.61905, 80.3478 --> 3.08696, 76.6154 --> 1.84615, 76.1429 --> 2.92857, 72 --> 2.66667, 74.6667 --> 4.06667, 72.9231 --> 3.69231, 73.6667 --> 3.88889, 76.2936 --> 11.4862, 73.9459 --> 3.2973, 73.125 --> 3.525, 68.3077 --> 4.53846, 71.6226 --> 4.58491, 71.0886 --> 5.40506, 3.5 --> 3.5, 3.66667 --> 3.66667, 1.8 --> 1.8, 7.46512 --> 6.13953, 10.9302 --> 10.9302, 1.27778 --> 1.27778, 1.5 --> 1.5, 1.63158 --> 1.63158, 1.7 --> 1.7, 2.42105 --> 2.26316, 2 --> 2, 2.18182 --> 2.09091, 2.28571 --> 2.28571, 2.7 --> 2.6, 3.54545 --> 3.54545, 1.91667 --> 1.83333, 5.56923 --> 4.83077, 3.38889 --> 3.36111, 3.5 --> 3.31579, 4.1 --> 4, 4.60784 --> 4.01961, 5.36842 --> 5.36842 )
[LOG] Overall execution time: 200.972 sec CPU time.
[LOG] Overall execution time: 201 sec real time.
Synthesis time: 201.68 sec (Real time) / 194.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.06 sec (Real time) / 16.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1908 18 53 1 1815
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 204.294 sec CPU time.
[LOG] Relation determinization time: 205 sec real time.
[LOG] Final circuit size: 1670 new AND gates.
[LOG] Size before ABC: 3173 AND gates.
[LOG] Size after ABC: 1670 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 199.551/200 sec (1.16168/1 sec, 0.046211/0 sec, 0.046522/0 sec, 4.4556/4 sec, 1.87335/2 sec, 0.4641/1 sec, 0.29541/0 sec, 0.213661/0 sec, 0.319737/1 sec, 0.353476/0 sec, 0.271955/0 sec, 0.212691/0 sec, 0.24615/1 sec, 0.488486/0 sec, 0.320855/0 sec, 0.385833/1 sec, 2.35918/2 sec, 4.20814/4 sec, 1.90938/2 sec, 0.965871/1 sec, 0.705835/1 sec, 4.8321/5 sec, 26.6451/27 sec, 30.4729/30 sec, 5.76116/6 sec, 7.13686/7 sec, 4.54361/5 sec, 4.88079/4 sec, 6.09803/7 sec, 11.7813/11 sec, 6.02847/6 sec, 4.77134/5 sec, 4.64486/5 sec, 4.72456/5 sec, 4.39094/4 sec, 4.36366/4 sec, 8.47235/9 sec, 3.37332/3 sec, 4.2119/4 sec, 3.324/4 sec, 3.19479/3 sec, 3.58083/4 sec, 3.3756/3 sec, 2.98276/3 sec, 4.95209/5 sec, 9.70401/10 sec )
[LOG] Nr of iterations: 1392 (4, 3, 6, 55, 26, 21, 15, 12, 23, 17, 12, 13, 10, 23, 11, 12, 76, 37, 55, 15, 17, 142, 116, 3, 2, 5, 54, 23, 19, 13, 11, 22, 16, 9, 12, 8, 21, 10, 11, 71, 34, 51, 14, 13, 134, 115 )
[LOG] Total clause computation time: 33.8002/34 sec (0.910671/0.910671 sec, 0.006055/0.006055 sec, 0.006333/0.006333 sec, 0.671804/0.671804 sec, 1.28082/1.28082 sec, 0.105442/0.105442 sec, 0.039926/0.039926 sec, 0.014205/0.014205 sec, 0.029194/0.029194 sec, 0.129029/0.129029 sec, 0.093819/0.093819 sec, 0.070803/0.070803 sec, 0.099788/0.099788 sec, 0.159697/0.159697 sec, 0.129043/0.129043 sec, 0.138434/0.138434 sec, 0.562721/0.562721 sec, 0.166278/0.166278 sec, 0.241378/0.241378 sec, 0.161082/0.161082 sec, 0.176562/0.176562 sec, 1.61627/1.61627 sec, 5.58296/5.58296 sec, 4.89508/4.89508 sec, 2.05179/2.05179 sec, 0.346063/0.346063 sec, 1.71965/1.71965 sec, 2.66421/2.66421 sec, 0.450407/0.450407 sec, 0.549303/0.549303 sec, 0.288276/0.288276 sec, 0.310185/0.310185 sec, 0.438365/0.438365 sec, 0.277637/0.277637 sec, 0.273302/0.273302 sec, 0.223543/0.223543 sec, 0.35145/0.35145 sec, 0.254338/0.254338 sec, 0.289235/0.289235 sec, 0.598491/0.598491 sec, 0.357252/0.357252 sec, 0.41014/0.41014 sec, 0.189154/0.189154 sec, 0.20021/0.20021 sec, 1.58899/1.58899 sec, 2.68079/2.68079 sec )
[LOG] Total clause minimization time: 165.32/165 sec (0.249901/0.249901 sec, 0.039749/0.039749 sec, 0.039329/0.039329 sec, 3.7746/3.7746 sec, 0.586362/0.586362 sec, 0.355088/0.355088 sec, 0.252798/0.252798 sec, 0.197053/0.197053 sec, 0.286533/0.286533 sec, 0.22083/0.22083 sec, 0.175329/0.175329 sec, 0.138544/0.138544 sec, 0.14345/0.14345 sec, 0.323118/0.323118 sec, 0.189004/0.189004 sec, 0.243844/0.243844 sec, 1.78011/1.78011 sec, 4.03224/4.03224 sec, 1.6563/1.6563 sec, 0.801034/0.801034 sec, 0.522785/0.522785 sec, 3.16756/3.16756 sec, 21.004/21.004 sec, 25.5767/25.5767 sec, 3.70831/3.70831 sec, 6.78889/6.78889 sec, 2.80859/2.80859 sec, 2.20784/2.20784 sec, 5.64298/5.64298 sec, 11.2283/11.2283 sec, 5.73723/5.73723 sec, 4.45586/4.45586 sec, 4.20187/4.20187 sec, 4.44414/4.44414 sec, 4.11342/4.11342 sec, 4.13735/4.13735 sec, 8.11464/8.11464 sec, 3.11545/3.11545 sec, 3.91916/3.91916 sec, 2.70614/2.70614 sec, 2.82744/2.82744 sec, 3.15579/3.15579 sec, 3.18211/3.18211 sec, 2.77828/2.77828 sec, 3.31984/3.31984 sec, 6.96968/6.96968 sec )
[LOG] Total clause size reduction: 60445 --> 6848 (291 --> 12, 192 --> 10, 475 --> 9, 5076 --> 367, 2325 --> 154, 1840 --> 28, 1274 --> 26, 990 --> 17, 1958 --> 40, 1408 --> 46, 957 --> 38, 1032 --> 30, 765 --> 26, 1848 --> 109, 830 --> 25, 902 --> 27, 6075 --> 459, 2880 --> 132, 4266 --> 208, 1092 --> 53, 1232 --> 96, 10716 --> 1069, 8625 --> 694, 12 --> 12, 10 --> 10, 9 --> 9, 367 --> 315, 122 --> 118, 22 --> 22, 17 --> 17, 17 --> 17, 40 --> 40, 46 --> 45, 20 --> 20, 30 --> 30, 17 --> 17, 99 --> 93, 25 --> 25, 27 --> 27, 408 --> 349, 116 --> 113, 181 --> 177, 53 --> 53, 68 --> 58, 996 --> 912, 694 --> 694 )
[LOG] Average clause size reduction: 43.4231 --> 4.91954 (72.75 --> 3, 64 --> 3.33333, 79.1667 --> 1.5, 92.2909 --> 6.67273, 89.4231 --> 5.92308, 87.619 --> 1.33333, 84.9333 --> 1.73333, 82.5 --> 1.41667, 85.1304 --> 1.73913, 82.8235 --> 2.70588, 79.75 --> 3.16667, 79.3846 --> 2.30769, 76.5 --> 2.6, 80.3478 --> 4.73913, 75.4545 --> 2.27273, 75.1667 --> 2.25, 79.9342 --> 6.03947, 77.8378 --> 3.56757, 77.5636 --> 3.78182, 72.8 --> 3.53333, 72.4706 --> 5.64706, 75.4648 --> 7.52817, 74.3534 --> 5.98276, 4 --> 4, 5 --> 5, 1.8 --> 1.8, 6.7963 --> 5.83333, 5.30435 --> 5.13043, 1.15789 --> 1.15789, 1.30769 --> 1.30769, 1.54545 --> 1.54545, 1.81818 --> 1.81818, 2.875 --> 2.8125, 2.22222 --> 2.22222, 2.5 --> 2.5, 2.125 --> 2.125, 4.71429 --> 4.42857, 2.5 --> 2.5, 2.45455 --> 2.45455, 5.74648 --> 4.91549, 3.41176 --> 3.32353, 3.54902 --> 3.47059, 3.78571 --> 3.78571, 5.23077 --> 4.46154, 7.43284 --> 6.80597, 6.03478 --> 6.03478 )
[LOG] Overall execution time: 204.314 sec CPU time.
[LOG] Overall execution time: 205 sec real time.
Synthesis time: 205.08 sec (Real time) / 196.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.64 sec (Real time) / 24.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2452 19 55 1 2355
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 172.969 sec CPU time.
[LOG] Relation determinization time: 174 sec real time.
[LOG] Final circuit size: 1108 new AND gates.
[LOG] Size before ABC: 2035 AND gates.
[LOG] Size after ABC: 1108 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 167.654/168 sec (1.14956/1 sec, 0.04477/0 sec, 0.03117/0 sec, 3.96233/4 sec, 2.0632/2 sec, 0.359294/0 sec, 0.357174/1 sec, 0.247248/0 sec, 0.264036/0 sec, 0.340748/1 sec, 0.348279/0 sec, 0.255046/0 sec, 0.310051/0 sec, 0.249375/1 sec, 0.294214/0 sec, 0.478771/0 sec, 3.33985/4 sec, 0.555594/0 sec, 1.27706/2 sec, 2.74287/2 sec, 0.498369/1 sec, 2.4812/2 sec, 4.42634/5 sec, 3.54217/3 sec, 24.5215/25 sec, 6.98929/7 sec, 8.17791/8 sec, 6.26668/6 sec, 4.63434/5 sec, 6.54447/7 sec, 8.89446/9 sec, 4.1358/4 sec, 5.31131/5 sec, 4.07298/4 sec, 4.01242/4 sec, 4.50709/5 sec, 3.60152/3 sec, 3.94006/4 sec, 4.02888/4 sec, 13.0674/13 sec, 3.24305/4 sec, 2.78899/2 sec, 3.75813/4 sec, 2.79932/3 sec, 2.91923/3 sec, 2.70087/3 sec, 3.42346/3 sec, 3.69654/4 sec )
[LOG] Nr of iterations: 1252 (6, 4, 8, 53, 23, 22, 19, 16, 16, 25, 27, 15, 16, 15, 17, 22, 95, 16, 56, 23, 13, 23, 85, 87, 5, 3, 7, 52, 20, 19, 16, 13, 14, 22, 22, 11, 12, 12, 14, 13, 34, 12, 55, 18, 10, 19, 61, 86 )
[LOG] Total clause computation time: 22.1267/23 sec (0.949154/0.949154 sec, 0.004255/0.004255 sec, 0.008667/0.008667 sec, 0.730856/0.730856 sec, 1.41383/1.41383 sec, 0.044892/0.044892 sec, 0.08219/0.08219 sec, 0.035409/0.035409 sec, 0.036865/0.036865 sec, 0.091903/0.091903 sec, 0.099909/0.099909 sec, 0.078384/0.078384 sec, 0.113727/0.113727 sec, 0.101761/0.101761 sec, 0.112501/0.112501 sec, 0.196533/0.196533 sec, 0.577043/0.577043 sec, 0.103928/0.103928 sec, 0.202063/0.202063 sec, 2.3143/2.3143 sec, 0.113323/0.113323 sec, 0.13941/0.13941 sec, 2.06335/2.06335 sec, 0.923629/0.923629 sec, 1.00891/1.00891 sec, 0.757928/0.757928 sec, 0.394046/0.394046 sec, 1.72874/1.72874 sec, 2.68293/2.68293 sec, 0.339396/0.339396 sec, 0.263259/0.263259 sec, 0.243781/0.243781 sec, 0.233679/0.233679 sec, 0.171921/0.171921 sec, 0.260377/0.260377 sec, 0.131565/0.131565 sec, 0.189688/0.189688 sec, 0.152884/0.152884 sec, 0.203472/0.203472 sec, 0.218761/0.218761 sec, 0.704145/0.704145 sec, 0.184902/0.184902 sec, 0.214436/0.214436 sec, 0.146676/0.146676 sec, 0.138425/0.138425 sec, 0.152274/0.152274 sec, 0.496587/0.496587 sec, 0.57005/0.57005 sec )
[LOG] Total clause minimization time: 145.17/145 sec (0.199523/0.199523 sec, 0.039937/0.039937 sec, 0.020507/0.020507 sec, 3.22254/3.22254 sec, 0.643735/0.643735 sec, 0.30934/0.30934 sec, 0.270704/0.270704 sec, 0.208013/0.208013 sec, 0.223599/0.223599 sec, 0.243763/0.243763 sec, 0.24234/0.24234 sec, 0.172557/0.172557 sec, 0.192351/0.192351 sec, 0.144052/0.144052 sec, 0.177743/0.177743 sec, 0.275859/0.275859 sec, 2.73945/2.73945 sec, 0.447321/0.447321 sec, 1.06209/1.06209 sec, 0.421849/0.421849 sec, 0.381256/0.381256 sec, 2.33573/2.33573 sec, 2.33401/2.33401 sec, 2.59133/2.59133 sec, 23.5107/23.5107 sec, 6.22998/6.22998 sec, 7.78176/7.78176 sec, 4.5238/4.5238 sec, 1.94357/1.94357 sec, 6.19991/6.19991 sec, 8.62691/8.62691 sec, 3.88857/3.88857 sec, 5.07375/5.07375 sec, 3.89534/3.89534 sec, 3.74576/3.74576 sec, 4.37222/4.37222 sec, 3.40846/3.40846 sec, 3.78363/3.78363 sec, 3.82129/3.82129 sec, 12.8437/12.8437 sec, 2.52607/2.52607 sec, 2.60055/2.60055 sec, 3.52686/3.52686 sec, 2.64631/2.64631 sec, 2.77682/2.77682 sec, 2.54257/2.54257 sec, 2.90444/2.90444 sec, 3.09743/3.09743 sec )
[LOG] Total clause size reduction: 61464 --> 6078 (510 --> 13, 303 --> 10, 700 --> 13, 5148 --> 369, 2156 --> 144, 2037 --> 30, 1728 --> 33, 1425 --> 29, 1410 --> 28, 2232 --> 64, 2392 --> 81, 1274 --> 49, 1350 --> 38, 1246 --> 48, 1408 --> 60, 1827 --> 109, 8084 --> 1141, 1275 --> 46, 4620 --> 214, 1826 --> 109, 984 --> 52, 1782 --> 89, 6720 --> 741, 6794 --> 533, 13 --> 13, 10 --> 10, 13 --> 13, 369 --> 241, 110 --> 110, 21 --> 21, 21 --> 21, 17 --> 17, 22 --> 22, 45 --> 45, 45 --> 44, 22 --> 22, 19 --> 19, 30 --> 30, 42 --> 42, 39 --> 38, 151 --> 138, 22 --> 22, 214 --> 202, 73 --> 72, 34 --> 32, 63 --> 58, 305 --> 270, 533 --> 533 )
[LOG] Average clause size reduction: 49.0927 --> 4.85463 (85 --> 2.16667, 75.75 --> 2.5, 87.5 --> 1.625, 97.1321 --> 6.96226, 93.7391 --> 6.26087, 92.5909 --> 1.36364, 90.9474 --> 1.73684, 89.0625 --> 1.8125, 88.125 --> 1.75, 89.28 --> 2.56, 88.5926 --> 3, 84.9333 --> 3.26667, 84.375 --> 2.375, 83.0667 --> 3.2, 82.8235 --> 3.52941, 83.0455 --> 4.95455, 85.0947 --> 12.0105, 79.6875 --> 2.875, 82.5 --> 3.82143, 79.3913 --> 4.73913, 75.6923 --> 4, 77.4783 --> 3.86957, 79.0588 --> 8.71765, 78.092 --> 6.12644, 2.6 --> 2.6, 3.33333 --> 3.33333, 1.85714 --> 1.85714, 7.09615 --> 4.63462, 5.5 --> 5.5, 1.10526 --> 1.10526, 1.3125 --> 1.3125, 1.30769 --> 1.30769, 1.57143 --> 1.57143, 2.04545 --> 2.04545, 2.04545 --> 2, 2 --> 2, 1.58333 --> 1.58333, 2.5 --> 2.5, 3 --> 3, 3 --> 2.92308, 4.44118 --> 4.05882, 1.83333 --> 1.83333, 3.89091 --> 3.67273, 4.05556 --> 4, 3.4 --> 3.2, 3.31579 --> 3.05263, 5 --> 4.42623, 6.19767 --> 6.19767 )
[LOG] Overall execution time: 172.992 sec CPU time.
[LOG] Overall execution time: 174 sec real time.
Synthesis time: 173.62 sec (Real time) / 166.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.19 sec (Real time) / 16.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 1943 20 58 1 1841
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.140097 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11986/0 sec (0.024517/0 sec, 0.005541/0 sec, 0.009807/0 sec, 0.006718/0 sec, 0.009384/0 sec, 0.001793/0 sec, 0.023583/0 sec, 0.007221/0 sec, 0.01213/0 sec, 0.003227/0 sec, 0.010388/0 sec, 0.005551/0 sec )
[LOG] Nr of iterations: 92 (11, 9, 11, 2, 11, 5, 10, 8, 10, 1, 10, 4 )
[LOG] Total clause computation time: 0.041991/0 sec (0.019082/0.019082 sec, 0.002327/0.002327 sec, 0.002222/0.002222 sec, 0.000821/0.000821 sec, 0.003219/0.003219 sec, 0.000587/0.000587 sec, 0.003257/0.003257 sec, 0.002113/0.002113 sec, 0.004265/0.004265 sec, 1e-05/1e-05 sec, 0.002742/0.002742 sec, 0.001346/0.001346 sec )
[LOG] Total clause minimization time: 0.076234/0 sec (0.005294/0.005294 sec, 0.003092/0.003092 sec, 0.007372/0.007372 sec, 0.00588/0.00588 sec, 0.005946/0.005946 sec, 0.001117/0.001117 sec, 0.02013/0.02013 sec, 0.004963/0.004963 sec, 0.007657/0.007657 sec, 0.003206/0.003206 sec, 0.00745/0.00745 sec, 0.004127/0.004127 sec )
[LOG] Total clause size reduction: 1477 --> 212 (340 --> 20, 264 --> 14, 320 --> 38, 31 --> 0, 300 --> 27, 116 --> 7, 20 --> 20, 14 --> 14, 38 --> 38, 0 --> 0, 27 --> 27, 7 --> 7 )
[LOG] Average clause size reduction: 16.0543 --> 2.30435 (30.9091 --> 1.81818, 29.3333 --> 1.55556, 29.0909 --> 3.45455, 15.5 --> 0, 27.2727 --> 2.45455, 23.2 --> 1.4, 2 --> 2, 1.75 --> 1.75, 3.8 --> 3.8, 0 --> 0, 2.7 --> 2.7, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.141978 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 247 5 23 1 214
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.378615 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.341781/1 sec (0.043177/0 sec, 0.015679/0 sec, 0.006327/0 sec, 0.009609/0 sec, 0.005194/0 sec, 0.022261/0 sec, 0.005364/0 sec, 0.049425/0 sec, 0.130577/1 sec, 0.01246/0 sec, 0.009518/0 sec, 0.003594/0 sec, 0.017648/0 sec, 0.010948/0 sec )
[LOG] Nr of iterations: 119 (14, 12, 5, 6, 6, 15, 8, 11, 9, 4, 4, 5, 14, 6 )
[LOG] Total clause computation time: 0.07745/0 sec (0.028895/0.028895 sec, 0.00534/0.00534 sec, 0.000815/0.000815 sec, 0.001664/0.001664 sec, 0.002133/0.002133 sec, 0.007461/0.007461 sec, 0.001541/0.001541 sec, 0.009364/0.009364 sec, 0.004868/0.004868 sec, 0.002885/0.002885 sec, 0.002878/0.002878 sec, 0.001046/0.001046 sec, 0.005861/0.005861 sec, 0.002699/0.002699 sec )
[LOG] Total clause minimization time: 0.261914/1 sec (0.01409/0.01409 sec, 0.01013/0.01013 sec, 0.005396/0.005396 sec, 0.007787/0.007787 sec, 0.00298/0.00298 sec, 0.01444/0.01444 sec, 0.003653/0.003653 sec, 0.039801/0.039801 sec, 0.125528/0.125528 sec, 0.009488/0.009488 sec, 0.006554/0.006554 sec, 0.002447/0.002447 sec, 0.011497/0.011497 sec, 0.008123/0.008123 sec )
[LOG] Total clause size reduction: 2241 --> 236 (507 --> 34, 418 --> 26, 148 --> 5, 180 --> 10, 175 --> 7, 476 --> 35, 231 --> 14, 25 --> 24, 16 --> 16, 5 --> 5, 7 --> 7, 7 --> 7, 35 --> 35, 11 --> 11 )
[LOG] Average clause size reduction: 18.8319 --> 1.98319 (36.2143 --> 2.42857, 34.8333 --> 2.16667, 29.6 --> 1, 30 --> 1.66667, 29.1667 --> 1.16667, 31.7333 --> 2.33333, 28.875 --> 1.75, 2.27273 --> 2.18182, 1.77778 --> 1.77778, 1.25 --> 1.25, 1.75 --> 1.75, 1.4 --> 1.4, 2.5 --> 2.5, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.380709 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 280 6 26 1 241
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.58278 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 226 AND gates.
[LOG] Size after ABC: 134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.50909/2 sec (0.073701/0 sec, 0.042659/0 sec, 0.153864/0 sec, 0.016155/1 sec, 0.022827/0 sec, 0.022492/0 sec, 0.419348/0 sec, 0.039811/0 sec, 0.003241/0 sec, 0.222028/0 sec, 0.25325/1 sec, 0.038064/0 sec, 0.032085/0 sec, 0.037107/0 sec, 0.024009/0 sec, 0.019687/0 sec, 0.054071/0 sec, 0.034692/0 sec )
[LOG] Nr of iterations: 200 (16, 18, 8, 12, 11, 12, 10, 22, 5, 15, 17, 5, 8, 5, 7, 5, 20, 4 )
[LOG] Total clause computation time: 0.766274/0 sec (0.04143/0.04143 sec, 0.01367/0.01367 sec, 0.001436/0.001436 sec, 0.002091/0.002091 sec, 0.002889/0.002889 sec, 0.00797/0.00797 sec, 0.380078/0.380078 sec, 0.016654/0.016654 sec, 0.001103/0.001103 sec, 0.025692/0.025692 sec, 0.215131/0.215131 sec, 0.006584/0.006584 sec, 0.006136/0.006136 sec, 0.006446/0.006446 sec, 0.005768/0.005768 sec, 0.005946/0.005946 sec, 0.019869/0.019869 sec, 0.007381/0.007381 sec )
[LOG] Total clause minimization time: 0.737347/2 sec (0.031931/0.031931 sec, 0.028575/0.028575 sec, 0.152266/0.152266 sec, 0.013844/0.013844 sec, 0.019656/0.019656 sec, 0.014136/0.014136 sec, 0.039034/0.039034 sec, 0.022497/0.022497 sec, 0.002002/0.002002 sec, 0.195922/0.195922 sec, 0.037596/0.037596 sec, 0.031333/0.031333 sec, 0.02572/0.02572 sec, 0.03051/0.03051 sec, 0.018024/0.018024 sec, 0.013571/0.013571 sec, 0.033554/0.033554 sec, 0.027176/0.027176 sec )
[LOG] Total clause size reduction: 4679 --> 545 (690 --> 57, 765 --> 66, 308 --> 13, 473 --> 25, 420 --> 22, 451 --> 38, 360 --> 34, 819 --> 57, 152 --> 7, 57 --> 50, 66 --> 59, 6 --> 6, 14 --> 14, 8 --> 8, 18 --> 17, 13 --> 13, 52 --> 52, 7 --> 7 )
[LOG] Average clause size reduction: 23.395 --> 2.725 (43.125 --> 3.5625, 42.5 --> 3.66667, 38.5 --> 1.625, 39.4167 --> 2.08333, 38.1818 --> 2, 37.5833 --> 3.16667, 36 --> 3.4, 37.2273 --> 2.59091, 30.4 --> 1.4, 3.8 --> 3.33333, 3.88235 --> 3.47059, 1.2 --> 1.2, 1.75 --> 1.75, 1.6 --> 1.6, 2.57143 --> 2.42857, 2.6 --> 2.6, 2.6 --> 2.6, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.58541 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.74 sec (Real time) / 1.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 388 7 30 1 342
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 2.55819 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 257 new AND gates.
[LOG] Size before ABC: 377 AND gates.
[LOG] Size after ABC: 257 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.46984/2 sec (0.037512/0 sec, 0.012144/0 sec, 0.297623/0 sec, 0.024847/0 sec, 0.035946/0 sec, 0.018227/0 sec, 0.031155/0 sec, 0.029331/0 sec, 0.509564/1 sec, 0.09891/0 sec, 0.25358/0 sec, 0.68678/1 sec, 0.070024/0 sec, 0.036304/0 sec, 0.025318/0 sec, 0.032796/0 sec, 0.040164/0 sec, 0.030392/0 sec, 0.101661/0 sec, 0.097565/0 sec )
[LOG] Nr of iterations: 334 (5, 8, 45, 10, 15, 10, 9, 11, 42, 34, 4, 5, 33, 6, 5, 7, 8, 8, 36, 33 )
[LOG] Total clause computation time: 0.265815/0 sec (0.03295/0.03295 sec, 0.001631/0.001631 sec, 0.018144/0.018144 sec, 0.008466/0.008466 sec, 0.008118/0.008118 sec, 0.002631/0.002631 sec, 0.012132/0.012132 sec, 0.010643/0.010643 sec, 0.018873/0.018873 sec, 0.02645/0.02645 sec, 0.013359/0.013359 sec, 0.012941/0.012941 sec, 0.016671/0.016671 sec, 0.005069/0.005069 sec, 0.005505/0.005505 sec, 0.005696/0.005696 sec, 0.014576/0.014576 sec, 0.009519/0.009519 sec, 0.021769/0.021769 sec, 0.020672/0.020672 sec )
[LOG] Total clause minimization time: 2.19289/2 sec (0.004401/0.004401 sec, 0.010385/0.010385 sec, 0.278247/0.278247 sec, 0.016145/0.016145 sec, 0.027472/0.027472 sec, 0.015344/0.015344 sec, 0.018792/0.018792 sec, 0.018338/0.018338 sec, 0.489211/0.489211 sec, 0.071422/0.071422 sec, 0.240053/0.240053 sec, 0.673629/0.673629 sec, 0.052163/0.052163 sec, 0.031018/0.031018 sec, 0.019629/0.019629 sec, 0.026845/0.026845 sec, 0.025284/0.025284 sec, 0.020575/0.020575 sec, 0.078443/0.078443 sec, 0.075491/0.075491 sec )
[LOG] Total clause size reduction: 8549 --> 966 (204 --> 7, 350 --> 19, 2156 --> 177, 432 --> 26, 658 --> 50, 414 --> 21, 360 --> 18, 440 --> 34, 1763 --> 144, 1386 --> 93, 7 --> 7, 11 --> 11, 103 --> 99, 10 --> 10, 6 --> 6, 12 --> 12, 18 --> 18, 18 --> 18, 108 --> 103, 93 --> 93 )
[LOG] Average clause size reduction: 25.5958 --> 2.89222 (40.8 --> 1.4, 43.75 --> 2.375, 47.9111 --> 3.93333, 43.2 --> 2.6, 43.8667 --> 3.33333, 41.4 --> 2.1, 40 --> 2, 40 --> 3.09091, 41.9762 --> 3.42857, 40.7647 --> 2.73529, 1.75 --> 1.75, 2.2 --> 2.2, 3.12121 --> 3, 1.66667 --> 1.66667, 1.2 --> 1.2, 1.71429 --> 1.71429, 2.25 --> 2.25, 2.25 --> 2.25, 3 --> 2.86111, 2.81818 --> 2.81818 )
[LOG] Overall execution time: 2.5611 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.73 sec (Real time) / 2.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 553 8 33 1 502
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 12.6045 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 1124 AND gates.
[LOG] Size after ABC: 642 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.4581/13 sec (0.052644/0 sec, 0.032645/0 sec, 0.178631/1 sec, 0.296392/0 sec, 0.026487/0 sec, 0.04785/0 sec, 0.030815/0 sec, 5.11093/5 sec, 0.057062/0 sec, 1.26263/1 sec, 1.32261/2 sec, 0.190739/0 sec, 2.25558/2 sec, 0.108061/0 sec, 0.186508/1 sec, 0.069452/0 sec, 0.045765/0 sec, 0.045369/0 sec, 0.054659/0 sec, 0.09098/0 sec, 0.069824/0 sec, 0.511066/0 sec, 0.233593/1 sec, 0.177834/0 sec )
[LOG] Nr of iterations: 646 (6, 15, 49, 13, 16, 20, 16, 7, 12, 127, 63, 16, 5, 13, 45, 8, 8, 12, 14, 6, 8, 101, 51, 15 )
[LOG] Total clause computation time: 5.68251/7 sec (0.044778/0.044778 sec, 0.004169/0.004169 sec, 0.022983/0.022983 sec, 0.007272/0.007272 sec, 0.004766/0.004766 sec, 0.010018/0.010018 sec, 0.005149/0.005149 sec, 5.08171/5.08171 sec, 0.015423/0.015423 sec, 0.077655/0.077655 sec, 0.057969/0.057969 sec, 0.03026/0.03026 sec, 0.023677/0.023677 sec, 0.029875/0.029875 sec, 0.027382/0.027382 sec, 0.00809/0.00809 sec, 0.007971/0.007971 sec, 0.007831/0.007831 sec, 0.00906/0.00906 sec, 0.030175/0.030175 sec, 0.023693/0.023693 sec, 0.07423/0.07423 sec, 0.051467/0.051467 sec, 0.026908/0.026908 sec )
[LOG] Total clause minimization time: 6.74585/6 sec (0.007717/0.007717 sec, 0.028066/0.028066 sec, 0.154127/0.154127 sec, 0.288707/0.288707 sec, 0.021228/0.021228 sec, 0.037183/0.037183 sec, 0.025117/0.025117 sec, 0.028883/0.028883 sec, 0.041198/0.041198 sec, 1.17969/1.17969 sec, 1.26267/1.26267 sec, 0.159917/0.159917 sec, 2.23161/2.23161 sec, 0.077536/0.077536 sec, 0.156967/0.156967 sec, 0.060931/0.060931 sec, 0.037381/0.037381 sec, 0.036931/0.036931 sec, 0.044915/0.044915 sec, 0.060455/0.060455 sec, 0.045688/0.045688 sec, 0.430547/0.430547 sec, 0.178595/0.178595 sec, 0.149795/0.149795 sec )
[LOG] Total clause size reduction: 19130 --> 3006 (290 --> 9, 798 --> 36, 2688 --> 274, 660 --> 33, 810 --> 26, 1007 --> 52, 780 --> 28, 306 --> 17, 550 --> 47, 6174 --> 1104, 2976 --> 204, 705 --> 52, 9 --> 9, 31 --> 31, 244 --> 160, 15 --> 15, 12 --> 12, 22 --> 22, 26 --> 25, 17 --> 17, 20 --> 20, 804 --> 627, 134 --> 134, 52 --> 52 )
[LOG] Average clause size reduction: 29.613 --> 4.65325 (48.3333 --> 1.5, 53.2 --> 2.4, 54.8571 --> 5.59184, 50.7692 --> 2.53846, 50.625 --> 1.625, 50.35 --> 2.6, 48.75 --> 1.75, 43.7143 --> 2.42857, 45.8333 --> 3.91667, 48.6142 --> 8.69291, 47.2381 --> 3.2381, 44.0625 --> 3.25, 1.8 --> 1.8, 2.38462 --> 2.38462, 5.42222 --> 3.55556, 1.875 --> 1.875, 1.5 --> 1.5, 1.83333 --> 1.83333, 1.85714 --> 1.78571, 2.83333 --> 2.83333, 2.5 --> 2.5, 7.9604 --> 6.20792, 2.62745 --> 2.62745, 3.46667 --> 3.46667 )
[LOG] Overall execution time: 12.6084 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.85 sec (Real time) / 12.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.62 sec (Real time) / 2.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 982 9 37 1 924
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 51.0492 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 2618 AND gates.
[LOG] Size after ABC: 1338 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 50.7986/51 sec (0.073576/0 sec, 0.034051/0 sec, 0.352577/1 sec, 0.056027/0 sec, 0.060575/0 sec, 0.034762/0 sec, 0.398994/0 sec, 0.018626/0 sec, 0.067356/0 sec, 0.285712/1 sec, 0.811459/0 sec, 1.53606/2 sec, 13.1409/13 sec, 1.07201/1 sec, 0.231902/0 sec, 0.238426/1 sec, 0.188926/0 sec, 0.128628/0 sec, 0.231698/0 sec, 0.216241/0 sec, 21.7079/22 sec, 6.71133/7 sec, 0.198468/0 sec, 0.296524/0 sec, 2.28019/3 sec, 0.425679/0 sec )
[LOG] Nr of iterations: 875 (7, 12, 26, 14, 15, 11, 10, 6, 7, 14, 34, 277, 32, 6, 9, 21, 9, 9, 9, 8, 5, 6, 10, 28, 259, 31 )
[LOG] Total clause computation time: 10.2977/11 sec (0.063298/0.063298 sec, 0.003695/0.003695 sec, 0.266548/0.266548 sec, 0.012654/0.012654 sec, 0.013461/0.013461 sec, 0.004799/0.004799 sec, 0.003861/0.003861 sec, 0.001912/0.001912 sec, 0.034982/0.034982 sec, 0.232557/0.232557 sec, 0.625614/0.625614 sec, 0.151203/0.151203 sec, 8.01688/8.01688 sec, 0.070608/0.070608 sec, 0.074128/0.074128 sec, 0.037505/0.037505 sec, 0.024998/0.024998 sec, 0.014404/0.014404 sec, 0.02596/0.02596 sec, 0.030817/0.030817 sec, 0.01545/0.01545 sec, 0.070775/0.070775 sec, 0.08185/0.08185 sec, 0.043859/0.043859 sec, 0.259212/0.259212 sec, 0.116663/0.116663 sec )
[LOG] Total clause minimization time: 40.4463/40 sec (0.010046/0.010046 sec, 0.030013/0.030013 sec, 0.084924/0.084924 sec, 0.04287/0.04287 sec, 0.046701/0.046701 sec, 0.029648/0.029648 sec, 0.394783/0.394783 sec, 0.016522/0.016522 sec, 0.03206/0.03206 sec, 0.05245/0.05245 sec, 0.184396/0.184396 sec, 1.36774/1.36774 sec, 5.12234/5.12234 sec, 1.00094/1.00094 sec, 0.157127/0.157127 sec, 0.199428/0.199428 sec, 0.163292/0.163292 sec, 0.113621/0.113621 sec, 0.205131/0.205131 sec, 0.184875/0.184875 sec, 21.6921/21.6921 sec, 6.64012/6.64012 sec, 0.115959/0.115959 sec, 0.250763/0.250763 sec, 2.00233/2.00233 sec, 0.306134/0.306134 sec )
[LOG] Total clause size reduction: 27211 --> 5958 (378 --> 11, 682 --> 33, 1525 --> 80, 780 --> 33, 826 --> 33, 580 --> 19, 513 --> 16, 280 --> 8, 330 --> 20, 702 --> 60, 1749 --> 153, 14352 --> 2729, 1581 --> 145, 11 --> 11, 23 --> 23, 52 --> 52, 13 --> 13, 15 --> 15, 16 --> 16, 13 --> 13, 8 --> 8, 20 --> 20, 31 --> 31, 97 --> 91, 2489 --> 2180, 145 --> 145 )
[LOG] Average clause size reduction: 31.0983 --> 6.80914 (54 --> 1.57143, 56.8333 --> 2.75, 58.6538 --> 3.07692, 55.7143 --> 2.35714, 55.0667 --> 2.2, 52.7273 --> 1.72727, 51.3 --> 1.6, 46.6667 --> 1.33333, 47.1429 --> 2.85714, 50.1429 --> 4.28571, 51.4412 --> 4.5, 51.8123 --> 9.85199, 49.4062 --> 4.53125, 1.83333 --> 1.83333, 2.55556 --> 2.55556, 2.47619 --> 2.47619, 1.44444 --> 1.44444, 1.66667 --> 1.66667, 1.77778 --> 1.77778, 1.625 --> 1.625, 1.6 --> 1.6, 3.33333 --> 3.33333, 3.1 --> 3.1, 3.46429 --> 3.25, 9.61004 --> 8.41699, 4.67742 --> 4.67742 )
[LOG] Overall execution time: 51.0539 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 51.47 sec (Real time) / 50.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.64 sec (Real time) / 3.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1723 10 40 1 1660
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 37.4268 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 2084 new AND gates.
[LOG] Size before ABC: 3817 AND gates.
[LOG] Size after ABC: 2084 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.1872/37 sec (0.073044/0 sec, 0.054466/0 sec, 0.505044/0 sec, 0.017546/0 sec, 0.013684/0 sec, 0.031868/1 sec, 0.038273/0 sec, 0.03445/0 sec, 0.299706/0 sec, 0.040453/0 sec, 0.297994/0 sec, 0.706981/1 sec, 7.46276/7 sec, 1.11779/2 sec, 9.53866/9 sec, 0.978571/1 sec, 0.604304/1 sec, 0.42322/0 sec, 1.73845/2 sec, 0.394816/0 sec, 0.329708/1 sec, 0.3446/0 sec, 5.11081/5 sec, 0.392803/0 sec, 0.271881/1 sec, 0.845815/1 sec, 4.879/4 sec, 0.640482/1 sec )
[LOG] Nr of iterations: 1213 (7, 16, 53, 8, 6, 11, 14, 13, 7, 9, 12, 143, 327, 38, 6, 9, 45, 7, 5, 8, 9, 11, 6, 8, 8, 75, 318, 34 )
[LOG] Total clause computation time: 12.0081/12 sec (0.059008/0.059008 sec, 0.00546/0.00546 sec, 0.023794/0.023794 sec, 0.002575/0.002575 sec, 0.001792/0.001792 sec, 0.006107/0.006107 sec, 0.006044/0.006044 sec, 0.004807/0.004807 sec, 0.034748/0.034748 sec, 0.00338/0.00338 sec, 0.248602/0.248602 sec, 0.075067/0.075067 sec, 4.17136/4.17136 sec, 0.396293/0.396293 sec, 0.09181/0.09181 sec, 0.747592/0.747592 sec, 0.077314/0.077314 sec, 0.03676/0.03676 sec, 0.019526/0.019526 sec, 0.018711/0.018711 sec, 0.042873/0.042873 sec, 0.039651/0.039651 sec, 4.90585/4.90585 sec, 0.028324/0.028324 sec, 0.113684/0.113684 sec, 0.154617/0.154617 sec, 0.488657/0.488657 sec, 0.203674/0.203674 sec )
[LOG] Total clause minimization time: 25.0877/25 sec (0.013833/0.013833 sec, 0.048321/0.048321 sec, 0.479382/0.479382 sec, 0.014639/0.014639 sec, 0.011675/0.011675 sec, 0.025366/0.025366 sec, 0.031566/0.031566 sec, 0.029181/0.029181 sec, 0.264585/0.264585 sec, 0.036691/0.036691 sec, 0.048831/0.048831 sec, 0.623945/0.623945 sec, 3.2677/3.2677 sec, 0.719186/0.719186 sec, 9.44632/9.44632 sec, 0.230193/0.230193 sec, 0.523565/0.523565 sec, 0.385907/0.385907 sec, 1.71848/1.71848 sec, 0.375475/0.375475 sec, 0.286121/0.286121 sec, 0.304074/0.304074 sec, 0.204359/0.204359 sec, 0.363866/0.363866 sec, 0.157545/0.157545 sec, 0.684918/0.684918 sec, 4.35942/4.35942 sec, 0.432564/0.432564 sec )
[LOG] Total clause size reduction: 41816 --> 9116 (408 --> 10, 1005 --> 64, 3432 --> 201, 455 --> 10, 320 --> 7, 630 --> 22, 806 --> 37, 732 --> 24, 360 --> 22, 472 --> 14, 638 --> 61, 8094 --> 1225, 18256 --> 3445, 2035 --> 157, 10 --> 10, 26 --> 26, 151 --> 144, 10 --> 10, 7 --> 7, 13 --> 13, 15 --> 15, 20 --> 20, 22 --> 22, 14 --> 14, 24 --> 24, 401 --> 375, 3326 --> 3003, 134 --> 134 )
[LOG] Average clause size reduction: 34.4732 --> 7.51525 (58.2857 --> 1.42857, 62.8125 --> 4, 64.7547 --> 3.79245, 56.875 --> 1.25, 53.3333 --> 1.16667, 57.2727 --> 2, 57.5714 --> 2.64286, 56.3077 --> 1.84615, 51.4286 --> 3.14286, 52.4444 --> 1.55556, 53.1667 --> 5.08333, 56.6014 --> 8.56643, 55.8287 --> 10.5352, 53.5526 --> 4.13158, 1.66667 --> 1.66667, 2.88889 --> 2.88889, 3.35556 --> 3.2, 1.42857 --> 1.42857, 1.4 --> 1.4, 1.625 --> 1.625, 1.66667 --> 1.66667, 1.81818 --> 1.81818, 3.66667 --> 3.66667, 1.75 --> 1.75, 3 --> 3, 5.34667 --> 5, 10.4591 --> 9.4434, 3.94118 --> 3.94118 )
[LOG] Overall execution time: 37.4318 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.91 sec (Real time) / 35.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.13 sec (Real time) / 7.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2510 11 43 1 2442
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 45.3775 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 495 new AND gates.
[LOG] Size before ABC: 793 AND gates.
[LOG] Size after ABC: 495 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.0453/45 sec (0.0897/0 sec, 0.036666/0 sec, 0.464216/1 sec, 0.032326/0 sec, 0.040954/0 sec, 0.104999/0 sec, 0.027597/0 sec, 0.261814/0 sec, 0.104875/0 sec, 0.031084/0 sec, 0.329157/1 sec, 0.02971/0 sec, 0.240598/0 sec, 3.82548/4 sec, 0.499165/0 sec, 19.3744/20 sec, 0.21689/0 sec, 0.390683/0 sec, 0.653399/1 sec, 0.156947/0 sec, 0.134776/0 sec, 0.214107/0 sec, 0.277863/1 sec, 9.65562/9 sec, 0.273338/1 sec, 0.266849/0 sec, 0.272362/0 sec, 0.38123/0 sec, 0.530759/1 sec, 6.12768/6 sec )
[LOG] Nr of iterations: 600 (6, 12, 37, 11, 13, 25, 11, 9, 9, 6, 15, 9, 46, 74, 58, 5, 7, 32, 10, 11, 10, 9, 8, 7, 5, 9, 7, 32, 50, 57 )
[LOG] Total clause computation time: 10.7879/12 sec (0.081797/0.081797 sec, 0.004661/0.004661 sec, 0.021808/0.021808 sec, 0.004179/0.004179 sec, 0.009613/0.009613 sec, 0.024294/0.024294 sec, 0.006404/0.006404 sec, 0.004088/0.004088 sec, 0.055485/0.055485 sec, 0.002662/0.002662 sec, 0.028054/0.028054 sec, 0.003832/0.003832 sec, 0.054442/0.054442 sec, 0.091834/0.091834 sec, 0.131398/0.131398 sec, 0.072064/0.072064 sec, 0.082057/0.082057 sec, 0.071552/0.071552 sec, 0.019809/0.019809 sec, 0.025168/0.025168 sec, 0.021908/0.021908 sec, 0.014777/0.014777 sec, 0.022076/0.022076 sec, 9.47843/9.47843 sec, 0.011463/0.011463 sec, 0.072138/0.072138 sec, 0.015596/0.015596 sec, 0.081125/0.081125 sec, 0.146148/0.146148 sec, 0.129004/0.129004 sec )
[LOG] Total clause minimization time: 34.2198/33 sec (0.007627/0.007627 sec, 0.031509/0.031509 sec, 0.440889/0.440889 sec, 0.027633/0.027633 sec, 0.030748/0.030748 sec, 0.079444/0.079444 sec, 0.020805/0.020805 sec, 0.257311/0.257311 sec, 0.048949/0.048949 sec, 0.028165/0.028165 sec, 0.300368/0.300368 sec, 0.025506/0.025506 sec, 0.183481/0.183481 sec, 3.72791/3.72791 sec, 0.363798/0.363798 sec, 19.302/19.302 sec, 0.134333/0.134333 sec, 0.317088/0.317088 sec, 0.632863/0.632863 sec, 0.131064/0.131064 sec, 0.112185/0.112185 sec, 0.198736/0.198736 sec, 0.255217/0.255217 sec, 0.176655/0.176655 sec, 0.26153/0.26153 sec, 0.194106/0.194106 sec, 0.256274/0.256274 sec, 0.297961/0.297961 sec, 0.381096/0.381096 sec, 5.99456/5.99456 sec )
[LOG] Total clause size reduction: 21582 --> 2143 (365 --> 9, 792 --> 46, 2556 --> 118, 700 --> 14, 828 --> 16, 1632 --> 107, 670 --> 19, 528 --> 13, 520 --> 37, 320 --> 7, 882 --> 100, 496 --> 16, 2745 --> 243, 4380 --> 343, 3363 --> 262, 9 --> 9, 17 --> 17, 88 --> 86, 14 --> 14, 14 --> 14, 16 --> 16, 15 --> 15, 13 --> 13, 25 --> 25, 7 --> 7, 35 --> 35, 12 --> 12, 109 --> 106, 169 --> 162, 262 --> 262 )
[LOG] Average clause size reduction: 35.97 --> 3.57167 (60.8333 --> 1.5, 66 --> 3.83333, 69.0811 --> 3.18919, 63.6364 --> 1.27273, 63.6923 --> 1.23077, 65.28 --> 4.28, 60.9091 --> 1.72727, 58.6667 --> 1.44444, 57.7778 --> 4.11111, 53.3333 --> 1.16667, 58.8 --> 6.66667, 55.1111 --> 1.77778, 59.6739 --> 5.28261, 59.1892 --> 4.63514, 57.9828 --> 4.51724, 1.8 --> 1.8, 2.42857 --> 2.42857, 2.75 --> 2.6875, 1.4 --> 1.4, 1.27273 --> 1.27273, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.625 --> 1.625, 3.57143 --> 3.57143, 1.4 --> 1.4, 3.88889 --> 3.88889, 1.71429 --> 1.71429, 3.40625 --> 3.3125, 3.38 --> 3.24, 4.59649 --> 4.59649 )
[LOG] Overall execution time: 45.3833 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 45.67 sec (Real time) / 44.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.44 sec (Real time) / 2.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 963 12 46 1 890
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 64.5221 sec CPU time.
[LOG] Relation determinization time: 65 sec real time.
[LOG] Final circuit size: 719 new AND gates.
[LOG] Size before ABC: 1250 AND gates.
[LOG] Size after ABC: 719 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 64.0061/64 sec (0.117187/0 sec, 0.059918/0 sec, 1.28489/1 sec, 0.035062/0 sec, 1.75035/2 sec, 0.397014/0 sec, 0.059303/0 sec, 0.043787/0 sec, 0.258628/1 sec, 0.067082/0 sec, 2.96406/3 sec, 0.095798/0 sec, 0.081122/0 sec, 6.02272/6 sec, 0.994814/1 sec, 1.32193/1 sec, 26.9107/27 sec, 1.81847/2 sec, 0.403388/0 sec, 0.437889/1 sec, 2.75878/3 sec, 1.1163/1 sec, 0.312442/0 sec, 0.27193/0 sec, 0.283122/0 sec, 0.338334/1 sec, 0.451392/0 sec, 9.94829/10 sec, 0.428751/1 sec, 0.415777/0 sec, 0.721899/1 sec, 0.68414/1 sec, 0.6909/0 sec, 0.459922/1 sec )
[LOG] Nr of iterations: 1095 (7, 12, 36, 11, 229, 10, 13, 14, 13, 12, 9, 17, 20, 109, 77, 89, 32, 6, 9, 29, 10, 21, 9, 11, 9, 7, 10, 8, 10, 8, 77, 64, 70, 27 )
[LOG] Total clause computation time: 14.9025/17 sec (0.101918/0.101918 sec, 0.006168/0.006168 sec, 0.024031/0.024031 sec, 0.008829/0.008829 sec, 0.116751/0.116751 sec, 0.007059/0.007059 sec, 0.012357/0.012357 sec, 0.008841/0.008841 sec, 0.105998/0.105998 sec, 0.008205/0.008205 sec, 2.89062/2.89062 sec, 0.011742/0.011742 sec, 0.01301/0.01301 sec, 0.21923/0.21923 sec, 0.194545/0.194545 sec, 0.28604/0.28604 sec, 0.11935/0.11935 sec, 0.088484/0.088484 sec, 0.167332/0.167332 sec, 0.048173/0.048173 sec, 0.024329/0.024329 sec, 0.042366/0.042366 sec, 0.017838/0.017838 sec, 0.025423/0.025423 sec, 0.015705/0.015705 sec, 0.116927/0.116927 sec, 0.024041/0.024041 sec, 9.71104/9.71104 sec, 0.017937/0.017937 sec, 0.014299/0.014299 sec, 0.123788/0.123788 sec, 0.125548/0.125548 sec, 0.158077/0.158077 sec, 0.046553/0.046553 sec )
[LOG] Total clause minimization time: 49.0039/47 sec (0.015036/0.015036 sec, 0.053086/0.053086 sec, 1.25924/1.25924 sec, 0.025532/0.025532 sec, 1.6157/1.6157 sec, 0.389249/0.389249 sec, 0.046129/0.046129 sec, 0.033955/0.033955 sec, 0.151419/0.151419 sec, 0.058273/0.058273 sec, 0.072635/0.072635 sec, 0.082843/0.082843 sec, 0.066615/0.066615 sec, 5.79364/5.79364 sec, 0.7935/0.7935 sec, 1.0296/1.0296 sec, 26.7884/26.7884 sec, 1.72928/1.72928 sec, 0.235079/0.235079 sec, 0.386821/0.386821 sec, 2.73342/2.73342 sec, 1.07159/1.07159 sec, 0.293649/0.293649 sec, 0.245354/0.245354 sec, 0.266495/0.266495 sec, 0.220531/0.220531 sec, 0.426355/0.426355 sec, 0.236248/0.236248 sec, 0.409735/0.409735 sec, 0.400684/0.400684 sec, 0.589554/0.589554 sec, 0.550665/0.550665 sec, 0.523803/0.523803 sec, 0.409737/0.409737 sec )
[LOG] Total clause size reduction: 50576 --> 6552 (480 --> 11, 869 --> 52, 2730 --> 118, 770 --> 14, 17328 --> 3027, 675 --> 15, 888 --> 25, 949 --> 24, 864 --> 94, 781 --> 24, 560 --> 28, 1104 --> 59, 1292 --> 42, 7236 --> 812, 5016 --> 376, 5720 --> 484, 1984 --> 97, 11 --> 11, 36 --> 36, 71 --> 65, 14 --> 13, 57 --> 57, 15 --> 15, 19 --> 18, 16 --> 15, 27 --> 27, 20 --> 18, 28 --> 28, 19 --> 18, 14 --> 12, 391 --> 333, 250 --> 242, 271 --> 271, 71 --> 71 )
[LOG] Average clause size reduction: 46.1881 --> 5.98356 (68.5714 --> 1.57143, 72.4167 --> 4.33333, 75.8333 --> 3.27778, 70 --> 1.27273, 75.6681 --> 13.2183, 67.5 --> 1.5, 68.3077 --> 1.92308, 67.7857 --> 1.71429, 66.4615 --> 7.23077, 65.0833 --> 2, 62.2222 --> 3.11111, 64.9412 --> 3.47059, 64.6 --> 2.1, 66.3853 --> 7.44954, 65.1429 --> 4.88312, 64.2697 --> 5.4382, 62 --> 3.03125, 1.83333 --> 1.83333, 4 --> 4, 2.44828 --> 2.24138, 1.4 --> 1.3, 2.71429 --> 2.71429, 1.66667 --> 1.66667, 1.72727 --> 1.63636, 1.77778 --> 1.66667, 3.85714 --> 3.85714, 2 --> 1.8, 3.5 --> 3.5, 1.9 --> 1.8, 1.75 --> 1.5, 5.07792 --> 4.32468, 3.90625 --> 3.78125, 3.87143 --> 3.87143, 2.62963 --> 2.62963 )
[LOG] Overall execution time: 64.5288 sec CPU time.
[LOG] Overall execution time: 65 sec real time.
Synthesis time: 64.88 sec (Real time) / 63.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.04 sec (Real time) / 2.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1242 13 50 1 1162
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 33.5918 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 537 new AND gates.
[LOG] Size before ABC: 898 AND gates.
[LOG] Size after ABC: 535 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.991/33 sec (0.664065/1 sec, 0.503326/0 sec, 0.007604/0 sec, 0.132482/0 sec, 0.154698/0 sec, 0.041751/0 sec, 0.051283/0 sec, 0.031828/0 sec, 0.065705/1 sec, 0.067334/0 sec, 0.101256/0 sec, 0.092768/0 sec, 0.097864/0 sec, 0.142689/0 sec, 0.087811/0 sec, 0.982432/1 sec, 1.62877/2 sec, 12.3274/12 sec, 1.34693/1 sec, 0.246905/1 sec, 0.18825/0 sec, 0.205789/0 sec, 0.197363/0 sec, 0.302943/1 sec, 1.1547/1 sec, 0.186775/0 sec, 0.20171/0 sec, 0.200145/0 sec, 0.179043/0 sec, 0.1417/1 sec, 0.15382/0 sec, 0.13452/0 sec, 0.173044/0 sec, 0.623626/1 sec, 0.293536/0 sec, 9.87912/10 sec )
[LOG] Nr of iterations: 699 (5, 2, 6, 11, 15, 15, 15, 9, 19, 12, 23, 17, 15, 21, 15, 116, 49, 39, 4, 1, 5, 8, 9, 14, 14, 8, 16, 10, 16, 10, 9, 13, 10, 105, 18, 25 )
[LOG] Total clause computation time: 13.1189/12 sec (0.634106/0.634106 sec, 0.49942/0.49942 sec, 0.002398/0.002398 sec, 0.061281/0.061281 sec, 0.050504/0.050504 sec, 0.007101/0.007101 sec, 0.008048/0.008048 sec, 0.00405/0.00405 sec, 0.010978/0.010978 sec, 0.010116/0.010116 sec, 0.019548/0.019548 sec, 0.01738/0.01738 sec, 0.016407/0.016407 sec, 0.015975/0.015975 sec, 0.022322/0.022322 sec, 0.116362/0.116362 sec, 0.152411/0.152411 sec, 0.140149/0.140149 sec, 0.839392/0.839392 sec, 0.187514/0.187514 sec, 0.027614/0.027614 sec, 0.083967/0.083967 sec, 0.057612/0.057612 sec, 0.034186/0.034186 sec, 0.017612/0.017612 sec, 0.012754/0.012754 sec, 0.017281/0.017281 sec, 0.013621/0.013621 sec, 0.015081/0.015081 sec, 0.011217/0.011217 sec, 0.010664/0.010664 sec, 0.010757/0.010757 sec, 0.009636/0.009636 sec, 0.222678/0.222678 sec, 0.074788/0.074788 sec, 9.68398/9.68398 sec )
[LOG] Total clause minimization time: 19.8235/21 sec (0.029704/0.029704 sec, 0.003775/0.003775 sec, 0.004869/0.004869 sec, 0.070589/0.070589 sec, 0.103204/0.103204 sec, 0.033815/0.033815 sec, 0.042562/0.042562 sec, 0.027239/0.027239 sec, 0.053795/0.053795 sec, 0.056549/0.056549 sec, 0.080346/0.080346 sec, 0.074194/0.074194 sec, 0.080643/0.080643 sec, 0.125586/0.125586 sec, 0.064478/0.064478 sec, 0.858824/0.858824 sec, 1.47251/1.47251 sec, 12.1852/12.1852 sec, 0.50712/0.50712 sec, 0.059222/0.059222 sec, 0.160229/0.160229 sec, 0.121143/0.121143 sec, 0.139015/0.139015 sec, 0.267691/0.267691 sec, 1.13612/1.13612 sec, 0.173478/0.173478 sec, 0.183362/0.183362 sec, 0.185792/0.185792 sec, 0.16281/0.16281 sec, 0.129733/0.129733 sec, 0.142447/0.142447 sec, 0.122792/0.122792 sec, 0.162646/0.162646 sec, 0.392386/0.392386 sec, 0.216932/0.216932 sec, 0.192651/0.192651 sec )
[LOG] Total clause size reduction: 29010 --> 2619 (340 --> 12, 84 --> 3, 415 --> 9, 820 --> 73, 1134 --> 113, 1120 --> 17, 1106 --> 20, 624 --> 11, 1386 --> 35, 836 --> 32, 1650 --> 103, 1184 --> 93, 1022 --> 60, 1440 --> 103, 994 --> 62, 8050 --> 576, 3312 --> 244, 2584 --> 155, 12 --> 12, 3 --> 3, 9 --> 9, 39 --> 33, 41 --> 41, 17 --> 17, 20 --> 20, 11 --> 11, 25 --> 25, 17 --> 17, 35 --> 35, 18 --> 18, 17 --> 17, 28 --> 28, 22 --> 22, 458 --> 458, 65 --> 60, 72 --> 72 )
[LOG] Average clause size reduction: 41.5021 --> 3.74678 (68 --> 2.4, 42 --> 1.5, 69.1667 --> 1.5, 74.5455 --> 6.63636, 75.6 --> 7.53333, 74.6667 --> 1.13333, 73.7333 --> 1.33333, 69.3333 --> 1.22222, 72.9474 --> 1.84211, 69.6667 --> 2.66667, 71.7391 --> 4.47826, 69.6471 --> 5.47059, 68.1333 --> 4, 68.5714 --> 4.90476, 66.2667 --> 4.13333, 69.3966 --> 4.96552, 67.5918 --> 4.97959, 66.2564 --> 3.97436, 3 --> 3, 3 --> 3, 1.8 --> 1.8, 4.875 --> 4.125, 4.55556 --> 4.55556, 1.21429 --> 1.21429, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.5625 --> 1.5625, 1.7 --> 1.7, 2.1875 --> 2.1875, 1.8 --> 1.8, 1.88889 --> 1.88889, 2.15385 --> 2.15385, 2.2 --> 2.2, 4.3619 --> 4.3619, 3.61111 --> 3.33333, 2.88 --> 2.88 )
[LOG] Overall execution time: 33.5993 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 33.87 sec (Real time) / 33.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.50 sec (Real time) / 3.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1095 14 53 1 1012
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 67.5767 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 1025 new AND gates.
[LOG] Size before ABC: 1795 AND gates.
[LOG] Size after ABC: 1024 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.6777/67 sec (13.4556/13 sec, 0.564867/1 sec, 0.024027/0 sec, 0.1427/0 sec, 0.167623/0 sec, 0.141407/0 sec, 0.188259/1 sec, 0.10673/0 sec, 0.154575/0 sec, 0.159964/0 sec, 0.105234/0 sec, 0.149948/0 sec, 0.168984/0 sec, 0.796981/1 sec, 8.6959/9 sec, 0.165711/0 sec, 20.3889/20 sec, 2.58444/3 sec, 1.84732/2 sec, 1.77893/2 sec, 0.466395/0 sec, 0.637651/1 sec, 3.65876/3 sec, 0.323619/1 sec, 0.663651/0 sec, 0.601944/1 sec, 0.3789/0 sec, 0.662621/1 sec, 0.371139/1 sec, 0.627666/0 sec, 0.608304/1 sec, 0.424088/0 sec, 0.484821/1 sec, 1.42027/1 sec, 0.343296/0 sec, 1.97716/2 sec, 0.588986/1 sec, 0.650388/1 sec )
[LOG] Nr of iterations: 1311 (6, 3, 6, 7, 10, 22, 22, 15, 18, 17, 14, 19, 13, 30, 335, 15, 183, 80, 63, 5, 2, 5, 6, 8, 20, 18, 13, 17, 12, 13, 16, 8, 21, 12, 13, 162, 33, 49 )
[LOG] Total clause computation time: 35.3989/32 sec (13.418/13.418 sec, 0.552193/0.552193 sec, 0.008592/0.008592 sec, 0.061966/0.061966 sec, 0.047339/0.047339 sec, 0.032193/0.032193 sec, 0.042239/0.042239 sec, 0.024611/0.024611 sec, 0.036859/0.036859 sec, 0.033205/0.033205 sec, 0.027596/0.027596 sec, 0.032204/0.032204 sec, 0.024712/0.024712 sec, 0.055899/0.055899 sec, 0.560675/0.560675 sec, 0.03404/0.03404 sec, 17.0841/17.0841 sec, 0.370223/0.370223 sec, 0.306655/0.306655 sec, 0.975435/0.975435 sec, 0.351387/0.351387 sec, 0.045987/0.045987 sec, 0.101423/0.101423 sec, 0.104194/0.104194 sec, 0.042745/0.042745 sec, 0.056767/0.056767 sec, 0.025998/0.025998 sec, 0.037608/0.037608 sec, 0.020554/0.020554 sec, 0.020311/0.020311 sec, 0.022271/0.022271 sec, 0.015473/0.015473 sec, 0.028246/0.028246 sec, 0.017828/0.017828 sec, 0.02288/0.02288 sec, 0.396906/0.396906 sec, 0.168291/0.168291 sec, 0.191252/0.191252 sec )
[LOG] Total clause minimization time: 31.1359/35 sec (0.037239/0.037239 sec, 0.012442/0.012442 sec, 0.015077/0.015077 sec, 0.080202/0.080202 sec, 0.119571/0.119571 sec, 0.108167/0.108167 sec, 0.145043/0.145043 sec, 0.08115/0.08115 sec, 0.116383/0.116383 sec, 0.125672/0.125672 sec, 0.076813/0.076813 sec, 0.116402/0.116402 sec, 0.143393/0.143393 sec, 0.739324/0.739324 sec, 8.10672/8.10672 sec, 0.130229/0.130229 sec, 3.28552/3.28552 sec, 2.2002/2.2002 sec, 1.5325/1.5325 sec, 0.802789/0.802789 sec, 0.114662/0.114662 sec, 0.590998/0.590998 sec, 3.55651/3.55651 sec, 0.218417/0.218417 sec, 0.618821/0.618821 sec, 0.543241/0.543241 sec, 0.351372/0.351372 sec, 0.623031/0.623031 sec, 0.349235/0.349235 sec, 0.605772/0.605772 sec, 0.584178/0.584178 sec, 0.407658/0.407658 sec, 0.454161/0.454161 sec, 1.40062/1.40062 sec, 0.318622/0.318622 sec, 1.55693/1.55693 sec, 0.415461/0.415461 sec, 0.451372/0.451372 sec )
[LOG] Total clause size reduction: 67345 --> 9738 (450 --> 14, 178 --> 6, 440 --> 9, 522 --> 29, 774 --> 50, 1785 --> 31, 1764 --> 45, 1162 --> 32, 1394 --> 44, 1296 --> 61, 1040 --> 28, 1422 --> 41, 936 --> 69, 2233 --> 112, 25384 --> 5282, 1050 --> 37, 13468 --> 1375, 5767 --> 410, 4464 --> 268, 14 --> 14, 6 --> 6, 9 --> 9, 29 --> 29, 32 --> 32, 28 --> 28, 29 --> 29, 17 --> 17, 44 --> 44, 18 --> 18, 28 --> 28, 30 --> 30, 16 --> 16, 44 --> 44, 28 --> 28, 30 --> 30, 1115 --> 1115, 123 --> 102, 176 --> 176 )
[LOG] Average clause size reduction: 51.3692 --> 7.42792 (75 --> 2.33333, 59.3333 --> 2, 73.3333 --> 1.5, 74.5714 --> 4.14286, 77.4 --> 5, 81.1364 --> 1.40909, 80.1818 --> 2.04545, 77.4667 --> 2.13333, 77.4444 --> 2.44444, 76.2353 --> 3.58824, 74.2857 --> 2, 74.8421 --> 2.15789, 72 --> 5.30769, 74.4333 --> 3.73333, 75.7731 --> 15.7672, 70 --> 2.46667, 73.5956 --> 7.51366, 72.0875 --> 5.125, 70.8571 --> 4.25397, 2.8 --> 2.8, 3 --> 3, 1.8 --> 1.8, 4.83333 --> 4.83333, 4 --> 4, 1.4 --> 1.4, 1.61111 --> 1.61111, 1.30769 --> 1.30769, 2.58824 --> 2.58824, 1.5 --> 1.5, 2.15385 --> 2.15385, 1.875 --> 1.875, 2 --> 2, 2.09524 --> 2.09524, 2.33333 --> 2.33333, 2.30769 --> 2.30769, 6.88272 --> 6.88272, 3.72727 --> 3.09091, 3.59184 --> 3.59184 )
[LOG] Overall execution time: 67.5856 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 67.99 sec (Real time) / 65.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.91 sec (Real time) / 5.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1624 15 56 1 1535
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 83.3502 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 827 new AND gates.
[LOG] Size before ABC: 1436 AND gates.
[LOG] Size after ABC: 825 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 82.5958/83 sec (0.249676/0 sec, 15.9078/16 sec, 0.013381/0 sec, 0.689116/1 sec, 0.21469/0 sec, 0.092531/0 sec, 0.102973/0 sec, 0.109/0 sec, 0.122149/1 sec, 0.140609/0 sec, 0.077435/0 sec, 0.070189/0 sec, 0.106737/0 sec, 0.200006/0 sec, 0.595524/1 sec, 0.144625/0 sec, 11.7138/12 sec, 7.18915/7 sec, 2.08964/2 sec, 17.9986/18 sec, 1.43222/1 sec, 0.379513/1 sec, 0.285386/0 sec, 0.481443/1 sec, 1.66032/1 sec, 0.420045/1 sec, 0.603683/0 sec, 0.433099/1 sec, 0.488572/0 sec, 2.88149/3 sec, 0.416681/0 sec, 0.411519/1 sec, 0.306346/0 sec, 0.312385/1 sec, 0.49638/0 sec, 0.428192/0 sec, 11.8751/12 sec, 0.59115/1 sec, 0.398799/0 sec, 0.465889/1 sec )
[LOG] Nr of iterations: 867 (6, 2, 5, 8, 9, 15, 15, 12, 18, 12, 12, 11, 20, 16, 27, 17, 150, 45, 51, 27, 5, 1, 4, 7, 8, 14, 14, 11, 17, 10, 9, 9, 18, 9, 16, 13, 149, 37, 16, 22 )
[LOG] Total clause computation time: 41.1598/41 sec (0.18899/0.18899 sec, 15.9005/15.9005 sec, 0.004835/0.004835 sec, 0.089848/0.089848 sec, 0.082995/0.082995 sec, 0.016951/0.016951 sec, 0.015025/0.015025 sec, 0.012862/0.012862 sec, 0.02499/0.02499 sec, 0.022323/0.022323 sec, 0.018123/0.018123 sec, 0.019188/0.019188 sec, 0.029836/0.029836 sec, 0.038307/0.038307 sec, 0.040844/0.040844 sec, 0.034676/0.034676 sec, 0.228099/0.228099 sec, 6.82941/6.82941 sec, 0.302832/0.302832 sec, 5.44495/5.44495 sec, 0.903103/0.903103 sec, 0.316734/0.316734 sec, 0.058087/0.058087 sec, 0.127089/0.127089 sec, 0.626673/0.626673 sec, 0.022518/0.022518 sec, 0.024156/0.024156 sec, 0.012739/0.012739 sec, 0.029877/0.029877 sec, 0.016888/0.016888 sec, 0.022866/0.022866 sec, 0.018629/0.018629 sec, 0.028062/0.028062 sec, 0.017669/0.017669 sec, 0.022284/0.022284 sec, 0.024044/0.024044 sec, 9.2098/9.2098 sec, 0.040275/0.040275 sec, 0.140031/0.140031 sec, 0.152717/0.152717 sec )
[LOG] Total clause minimization time: 41.3656/42 sec (0.060411/0.060411 sec, 0.007128/0.007128 sec, 0.008208/0.008208 sec, 0.598674/0.598674 sec, 0.131022/0.131022 sec, 0.074728/0.074728 sec, 0.087142/0.087142 sec, 0.095415/0.095415 sec, 0.096308/0.096308 sec, 0.117571/0.117571 sec, 0.058744/0.058744 sec, 0.050415/0.050415 sec, 0.075752/0.075752 sec, 0.16068/0.16068 sec, 0.552618/0.552618 sec, 0.108866/0.108866 sec, 11.4752/11.4752 sec, 0.356634/0.356634 sec, 1.78083/1.78083 sec, 12.5513/12.5513 sec, 0.528527/0.528527 sec, 0.062625/0.062625 sec, 0.226895/0.226895 sec, 0.353676/0.353676 sec, 1.03283/1.03283 sec, 0.396428/0.396428 sec, 0.578292/0.578292 sec, 0.41947/0.41947 sec, 0.457248/0.457248 sec, 2.8637/2.8637 sec, 0.393019/0.393019 sec, 0.391981/0.391981 sec, 0.276812/0.276812 sec, 0.293893/0.293893 sec, 0.472735/0.472735 sec, 0.402998/0.402998 sec, 2.65218/2.65218 sec, 0.547356/0.547356 sec, 0.25678/0.25678 sec, 0.310545/0.310545 sec )
[LOG] Total clause size reduction: 38659 --> 3399 (475 --> 14, 94 --> 5, 372 --> 7, 644 --> 33, 728 --> 34, 1260 --> 15, 1246 --> 17, 968 --> 16, 1479 --> 27, 946 --> 35, 935 --> 26, 840 --> 20, 1577 --> 39, 1230 --> 98, 2106 --> 92, 1280 --> 45, 11771 --> 869, 3432 --> 143, 3850 --> 304, 1976 --> 124, 14 --> 14, 5 --> 5, 7 --> 7, 33 --> 33, 34 --> 34, 15 --> 15, 17 --> 17, 16 --> 16, 27 --> 27, 18 --> 18, 16 --> 16, 16 --> 16, 35 --> 35, 18 --> 18, 32 --> 32, 30 --> 30, 869 --> 856, 101 --> 101, 56 --> 55, 91 --> 91 )
[LOG] Average clause size reduction: 44.5894 --> 3.92042 (79.1667 --> 2.33333, 47 --> 2.5, 74.4 --> 1.4, 80.5 --> 4.125, 80.8889 --> 3.77778, 84 --> 1, 83.0667 --> 1.13333, 80.6667 --> 1.33333, 82.1667 --> 1.5, 78.8333 --> 2.91667, 77.9167 --> 2.16667, 76.3636 --> 1.81818, 78.85 --> 1.95, 76.875 --> 6.125, 78 --> 3.40741, 75.2941 --> 2.64706, 78.4733 --> 5.79333, 76.2667 --> 3.17778, 75.4902 --> 5.96078, 73.1852 --> 4.59259, 2.8 --> 2.8, 5 --> 5, 1.75 --> 1.75, 4.71429 --> 4.71429, 4.25 --> 4.25, 1.07143 --> 1.07143, 1.21429 --> 1.21429, 1.45455 --> 1.45455, 1.58824 --> 1.58824, 1.8 --> 1.8, 1.77778 --> 1.77778, 1.77778 --> 1.77778, 1.94444 --> 1.94444, 2 --> 2, 2 --> 2, 2.30769 --> 2.30769, 5.83221 --> 5.74497, 2.72973 --> 2.72973, 3.5 --> 3.4375, 4.13636 --> 4.13636 )
[LOG] Overall execution time: 83.3594 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 83.78 sec (Real time) / 82.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.80 sec (Real time) / 4.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1467 16 59 1 1374
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 77.426 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 1463 new AND gates.
[LOG] Size before ABC: 2743 AND gates.
[LOG] Size after ABC: 1463 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 76.4395/77 sec (0.246963/0 sec, 0.032572/0 sec, 0.014916/1 sec, 1.25542/1 sec, 0.274525/0 sec, 0.211511/0 sec, 0.142378/0 sec, 0.123616/1 sec, 0.10485/0 sec, 0.179365/0 sec, 0.128765/0 sec, 0.116016/0 sec, 0.100981/0 sec, 0.151084/0 sec, 0.099317/0 sec, 0.138577/1 sec, 2.01184/2 sec, 0.629127/0 sec, 1.33414/2 sec, 5.97084/6 sec, 2.65399/2 sec, 22.2505/22 sec, 0.696136/1 sec, 3.92115/4 sec, 0.843604/1 sec, 0.58479/1 sec, 0.785263/0 sec, 9.26423/10 sec, 0.606508/0 sec, 0.631797/1 sec, 0.619046/0 sec, 0.643944/1 sec, 1.33451/1 sec, 0.566948/1 sec, 0.700606/1 sec, 0.569213/0 sec, 0.703145/1 sec, 4.3337/4 sec, 1.13776/1 sec, 7.53172/8 sec, 1.31636/1 sec, 1.47779/2 sec )
[LOG] Nr of iterations: 1238 (4, 4, 5, 22, 14, 18, 10, 13, 12, 16, 17, 10, 11, 14, 12, 19, 176, 59, 61, 98, 79, 3, 3, 4, 19, 11, 15, 9, 12, 11, 13, 14, 9, 10, 10, 9, 15, 172, 55, 45, 54, 71 )
[LOG] Total clause computation time: 5.12431/6 sec (0.203839/0.203839 sec, 0.00209/0.00209 sec, 0.002188/0.002188 sec, 0.507399/0.507399 sec, 0.112292/0.112292 sec, 0.015076/0.015076 sec, 0.006665/0.006665 sec, 0.007846/0.007846 sec, 0.007085/0.007085 sec, 0.032552/0.032552 sec, 0.027648/0.027648 sec, 0.012991/0.012991 sec, 0.012196/0.012196 sec, 0.017886/0.017886 sec, 0.018294/0.018294 sec, 0.032726/0.032726 sec, 0.206938/0.206938 sec, 0.070922/0.070922 sec, 0.072291/0.072291 sec, 0.389478/0.389478 sec, 0.419066/0.419066 sec, 0.309205/0.309205 sec, 0.312163/0.312163 sec, 0.062786/0.062786 sec, 0.187444/0.187444 sec, 0.119094/0.119094 sec, 0.056636/0.056636 sec, 0.026221/0.026221 sec, 0.034341/0.034341 sec, 0.038653/0.038653 sec, 0.040712/0.040712 sec, 0.034991/0.034991 sec, 0.027578/0.027578 sec, 0.029169/0.029169 sec, 0.034104/0.034104 sec, 0.028676/0.028676 sec, 0.044352/0.044352 sec, 0.639224/0.639224 sec, 0.150118/0.150118 sec, 0.112344/0.112344 sec, 0.270209/0.270209 sec, 0.388817/0.388817 sec )
[LOG] Total clause minimization time: 71.1848/71 sec (0.042845/0.042845 sec, 0.030285/0.030285 sec, 0.012502/0.012502 sec, 0.746895/0.746895 sec, 0.161456/0.161456 sec, 0.195219/0.195219 sec, 0.13498/0.13498 sec, 0.11479/0.11479 sec, 0.096892/0.096892 sec, 0.145725/0.145725 sec, 0.099699/0.099699 sec, 0.102259/0.102259 sec, 0.087982/0.087982 sec, 0.132274/0.132274 sec, 0.080213/0.080213 sec, 0.104296/0.104296 sec, 1.78661/1.78661 sec, 0.553371/0.553371 sec, 1.25685/1.25685 sec, 5.5698/5.5698 sec, 2.22712/2.22712 sec, 21.9408/21.9408 sec, 0.383381/0.383381 sec, 3.8578/3.8578 sec, 0.654/0.654 sec, 0.464347/0.464347 sec, 0.726934/0.726934 sec, 9.23692/9.23692 sec, 0.570841/0.570841 sec, 0.5919/0.5919 sec, 0.576815/0.576815 sec, 0.607375/0.607375 sec, 1.30582/1.30582 sec, 0.536634/0.536634 sec, 0.665371/0.665371 sec, 0.539492/0.539492 sec, 0.657183/0.657183 sec, 3.67304/3.67304 sec, 0.980492/0.980492 sec, 7.41441/7.41441 sec, 1.0392/1.0392 sec, 1.07999/1.07999 sec )
[LOG] Total clause size reduction: 58267 --> 6284 (300 --> 11, 297 --> 12, 392 --> 7, 2037 --> 225, 1248 --> 99, 1615 --> 25, 846 --> 11, 1116 --> 14, 1012 --> 14, 1365 --> 43, 1440 --> 51, 801 --> 16, 880 --> 17, 1131 --> 51, 946 --> 33, 1530 --> 53, 14700 --> 1522, 4814 --> 197, 4920 --> 214, 7857 --> 575, 6240 --> 351, 11 --> 11, 12 --> 12, 7 --> 7, 195 --> 191, 69 --> 69, 16 --> 16, 11 --> 11, 14 --> 14, 14 --> 14, 20 --> 20, 26 --> 25, 16 --> 16, 17 --> 17, 22 --> 22, 21 --> 21, 30 --> 30, 1477 --> 1470, 174 --> 174, 116 --> 116, 240 --> 215, 272 --> 272 )
[LOG] Average clause size reduction: 47.0654 --> 5.07593 (75 --> 2.75, 74.25 --> 3, 78.4 --> 1.4, 92.5909 --> 10.2273, 89.1429 --> 7.07143, 89.7222 --> 1.38889, 84.6 --> 1.1, 85.8462 --> 1.07692, 84.3333 --> 1.16667, 85.3125 --> 2.6875, 84.7059 --> 3, 80.1 --> 1.6, 80 --> 1.54545, 80.7857 --> 3.64286, 78.8333 --> 2.75, 80.5263 --> 2.78947, 83.5227 --> 8.64773, 81.5932 --> 3.33898, 80.6557 --> 3.5082, 80.1735 --> 5.86735, 78.9873 --> 4.44304, 3.66667 --> 3.66667, 4 --> 4, 1.75 --> 1.75, 10.2632 --> 10.0526, 6.27273 --> 6.27273, 1.06667 --> 1.06667, 1.22222 --> 1.22222, 1.16667 --> 1.16667, 1.27273 --> 1.27273, 1.53846 --> 1.53846, 1.85714 --> 1.78571, 1.77778 --> 1.77778, 1.7 --> 1.7, 2.2 --> 2.2, 2.33333 --> 2.33333, 2 --> 2, 8.58721 --> 8.54651, 3.16364 --> 3.16364, 2.57778 --> 2.57778, 4.44444 --> 3.98148, 3.83099 --> 3.83099 )
[LOG] Overall execution time: 77.4358 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 77.93 sec (Real time) / 75.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.87 sec (Real time) / 6.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2145 17 62 1 2045
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 152.517 sec CPU time.
[LOG] Relation determinization time: 153 sec real time.
[LOG] Final circuit size: 1337 new AND gates.
[LOG] Size before ABC: 2434 AND gates.
[LOG] Size after ABC: 1337 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 151.148/151 sec (0.392781/0 sec, 0.022057/0 sec, 0.018663/0 sec, 0.918167/1 sec, 0.62449/1 sec, 0.182964/0 sec, 0.134816/0 sec, 0.221507/1 sec, 0.101748/0 sec, 0.655878/0 sec, 0.59235/1 sec, 0.098666/0 sec, 0.153434/0 sec, 0.13538/0 sec, 0.273885/1 sec, 0.728632/0 sec, 3.52721/4 sec, 0.683556/0 sec, 0.763299/1 sec, 0.571132/1 sec, 3.94964/4 sec, 14.6037/14 sec, 18.3307/19 sec, 1.1225/1 sec, 1.22569/1 sec, 4.3456/4 sec, 0.983921/1 sec, 1.20485/2 sec, 1.06538/1 sec, 3.5475/3 sec, 1.27884/2 sec, 1.01923/1 sec, 1.00635/1 sec, 0.926929/1 sec, 71.9896/72 sec, 0.789897/0 sec, 0.702387/1 sec, 0.648292/1 sec, 4.7785/5 sec, 1.13794/1 sec, 1.31318/1 sec, 0.992212/1 sec, 1.40039/1 sec, 1.98406/2 sec )
[LOG] Nr of iterations: 1561 (6, 3, 7, 17, 10, 22, 11, 24, 10, 53, 50, 14, 17, 14, 30, 20, 228, 59, 59, 30, 142, 79, 5, 2, 6, 14, 9, 21, 10, 23, 9, 14, 16, 13, 11, 10, 21, 14, 212, 38, 48, 19, 74, 67 )
[LOG] Total clause computation time: 11.3517/9 sec (0.332794/0.332794 sec, 0.001834/0.001834 sec, 0.003818/0.003818 sec, 0.677261/0.677261 sec, 0.111828/0.111828 sec, 0.026693/0.026693 sec, 0.00675/0.00675 sec, 0.015594/0.015594 sec, 0.006492/0.006492 sec, 0.054224/0.054224 sec, 0.051158/0.051158 sec, 0.025464/0.025464 sec, 0.022511/0.022511 sec, 0.029888/0.029888 sec, 0.037586/0.037586 sec, 0.567682/0.567682 sec, 0.292959/0.292959 sec, 0.119875/0.119875 sec, 0.099872/0.099872 sec, 0.061723/0.061723 sec, 0.653741/0.653741 sec, 2.67206/2.67206 sec, 1.76007/1.76007 sec, 0.235283/0.235283 sec, 0.125819/0.125819 sec, 0.283886/0.283886 sec, 0.238426/0.238426 sec, 0.071335/0.071335 sec, 0.038223/0.038223 sec, 0.057045/0.057045 sec, 0.048883/0.048883 sec, 0.04901/0.04901 sec, 0.060974/0.060974 sec, 0.046164/0.046164 sec, 0.037016/0.037016 sec, 0.037018/0.037018 sec, 0.059777/0.059777 sec, 0.044372/0.044372 sec, 1.06508/1.06508 sec, 0.105009/0.105009 sec, 0.179684/0.179684 sec, 0.063052/0.063052 sec, 0.329534/0.329534 sec, 0.544275/0.544275 sec )
[LOG] Total clause minimization time: 139.598/142 sec (0.059648/0.059648 sec, 0.020046/0.020046 sec, 0.014492/0.014492 sec, 0.239517/0.239517 sec, 0.511994/0.511994 sec, 0.154849/0.154849 sec, 0.127188/0.127188 sec, 0.204581/0.204581 sec, 0.094408/0.094408 sec, 0.598395/0.598395 sec, 0.53732/0.53732 sec, 0.071736/0.071736 sec, 0.129255/0.129255 sec, 0.104365/0.104365 sec, 0.23329/0.23329 sec, 0.158818/0.158818 sec, 3.21078/3.21078 sec, 0.557986/0.557986 sec, 0.657464/0.657464 sec, 0.505055/0.505055 sec, 3.27409/3.27409 sec, 11.9163/11.9163 sec, 16.5694/16.5694 sec, 0.886574/0.886574 sec, 1.09886/1.09886 sec, 4.05961/4.05961 sec, 0.743874/0.743874 sec, 1.13074/1.13074 sec, 1.02566/1.02566 sec, 3.48731/3.48731 sec, 1.22845/1.22845 sec, 0.968369/0.968369 sec, 0.942975/0.942975 sec, 0.878822/0.878822 sec, 71.9511/71.9511 sec, 0.75156/0.75156 sec, 0.640022/0.640022 sec, 0.602148/0.602148 sec, 3.68511/3.68511 sec, 1.0277/1.0277 sec, 1.12598/1.12598 sec, 0.926341/0.926341 sec, 1.05887/1.05887 sec, 1.4272/1.4272 sec )
[LOG] Total clause size reduction: 81899 --> 7362 (525 --> 16, 208 --> 9, 618 --> 11, 1632 --> 141, 909 --> 67, 2100 --> 27, 990 --> 12, 2254 --> 36, 873 --> 12, 4992 --> 499, 4655 --> 560, 1222 --> 25, 1488 --> 104, 1196 --> 52, 2639 --> 131, 1710 --> 100, 20203 --> 1459, 5104 --> 213, 5046 --> 189, 2494 --> 151, 11985 --> 747, 6552 --> 367, 16 --> 16, 9 --> 9, 11 --> 11, 109 --> 105, 67 --> 67, 27 --> 27, 12 --> 12, 36 --> 35, 12 --> 12, 19 --> 18, 28 --> 28, 25 --> 24, 20 --> 20, 19 --> 18, 48 --> 48, 31 --> 30, 1239 --> 1201, 84 --> 84, 131 --> 130, 59 --> 52, 234 --> 219, 268 --> 268 )
[LOG] Average clause size reduction: 52.4657 --> 4.71621 (87.5 --> 2.66667, 69.3333 --> 3, 88.2857 --> 1.57143, 96 --> 8.29412, 90.9 --> 6.7, 95.4545 --> 1.22727, 90 --> 1.09091, 93.9167 --> 1.5, 87.3 --> 1.2, 94.1887 --> 9.41509, 93.1 --> 11.2, 87.2857 --> 1.78571, 87.5294 --> 6.11765, 85.4286 --> 3.71429, 87.9667 --> 4.36667, 85.5 --> 5, 88.6096 --> 6.39912, 86.5085 --> 3.61017, 85.5254 --> 3.20339, 83.1333 --> 5.03333, 84.4014 --> 5.26056, 82.9367 --> 4.64557, 3.2 --> 3.2, 4.5 --> 4.5, 1.83333 --> 1.83333, 7.78571 --> 7.5, 7.44444 --> 7.44444, 1.28571 --> 1.28571, 1.2 --> 1.2, 1.56522 --> 1.52174, 1.33333 --> 1.33333, 1.35714 --> 1.28571, 1.75 --> 1.75, 1.92308 --> 1.84615, 1.81818 --> 1.81818, 1.9 --> 1.8, 2.28571 --> 2.28571, 2.21429 --> 2.14286, 5.84434 --> 5.66509, 2.21053 --> 2.21053, 2.72917 --> 2.70833, 3.10526 --> 2.73684, 3.16216 --> 2.95946, 4 --> 4 )
[LOG] Overall execution time: 152.529 sec CPU time.
[LOG] Overall execution time: 153 sec real time.
Synthesis time: 153.08 sec (Real time) / 150.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.79 sec (Real time) / 8.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2059 18 65 1 1954
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1077.74 sec CPU time.
[LOG] Relation determinization time: 1085 sec real time.
[LOG] Final circuit size: 25143 new AND gates.
[LOG] Size before ABC: 67535 AND gates.
[LOG] Size after ABC: 25143 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1076.18/1078 sec (0.364916/1 sec, 0.031872/0 sec, 0.018569/0 sec, 1.31997/1 sec, 0.407476/1 sec, 0.169833/0 sec, 0.156136/0 sec, 0.11674/0 sec, 0.139382/0 sec, 0.654781/1 sec, 0.332424/0 sec, 0.123218/0 sec, 0.104139/0 sec, 0.220531/1 sec, 0.139775/0 sec, 0.134574/0 sec, 2.71819/3 sec, 2.04408/2 sec, 1.97023/2 sec, 0.380926/0 sec, 1.31848/1 sec, 131.906/132 sec, 98.0557/99 sec, 55.4007/55 sec, 16.0887/16 sec, 8.53384/9 sec, 6.93614/7 sec, 31.4469/31 sec, 15.2795/16 sec, 8.94971/9 sec, 13.5052/13 sec, 11.297/11 sec, 39.957/41 sec, 9.69119/9 sec, 8.00934/8 sec, 9.09566/9 sec, 8.48295/9 sec, 6.79503/7 sec, 6.17227/6 sec, 23.917/24 sec, 14.9613/15 sec, 12.7909/13 sec, 6.70021/6 sec, 32.8824/33 sec, 475.305/476 sec, 11.1547/11 sec )
[LOG] Nr of iterations: 10247 (4, 4, 7, 9, 20, 22, 14, 19, 12, 49, 30, 15, 14, 18, 13, 14, 219, 87, 50, 21, 63, 4568, 78, 3, 3, 6, 7, 9, 19, 13, 18, 11, 14, 17, 14, 12, 13, 9, 12, 133, 84, 49, 15, 14, 4355, 67 )
[LOG] Total clause computation time: 139.651/131 sec (0.317794/0.317794 sec, 0.002877/0.002877 sec, 0.003811/0.003811 sec, 0.737798/0.737798 sec, 0.146231/0.146231 sec, 0.015012/0.015012 sec, 0.020383/0.020383 sec, 0.012758/0.012758 sec, 0.007918/0.007918 sec, 0.051849/0.051849 sec, 0.040506/0.040506 sec, 0.033841/0.033841 sec, 0.020447/0.020447 sec, 0.045267/0.045267 sec, 0.027982/0.027982 sec, 0.022486/0.022486 sec, 0.309485/0.309485 sec, 1.24846/1.24846 sec, 0.083868/0.083868 sec, 0.071559/0.071559 sec, 0.097689/0.097689 sec, 6.88086/6.88086 sec, 61.4821/61.4821 sec, 2.14573/2.14573 sec, 11.4806/11.4806 sec, 1.44958/1.44958 sec, 1.39844/1.39844 sec, 3.21693/3.21693 sec, 0.649526/0.649526 sec, 0.40416/0.40416 sec, 0.546255/0.546255 sec, 0.477837/0.477837 sec, 0.357102/0.357102 sec, 0.478274/0.478274 sec, 0.492609/0.492609 sec, 0.268339/0.268339 sec, 0.337777/0.337777 sec, 0.201805/0.201805 sec, 0.320946/0.320946 sec, 5.26462/5.26462 sec, 1.6952/1.6952 sec, 1.09731/1.09731 sec, 0.325808/0.325808 sec, 0.454195/0.454195 sec, 28.3624/28.3624 sec, 6.54495/6.54495 sec )
[LOG] Total clause minimization time: 930.912/939 sec (0.04671/0.04671 sec, 0.028796/0.028796 sec, 0.014387/0.014387 sec, 0.581328/0.581328 sec, 0.259131/0.259131 sec, 0.152837/0.152837 sec, 0.134364/0.134364 sec, 0.102389/0.102389 sec, 0.130795/0.130795 sec, 0.597764/0.597764 sec, 0.289094/0.289094 sec, 0.087948/0.087948 sec, 0.082164/0.082164 sec, 0.173322/0.173322 sec, 0.110393/0.110393 sec, 0.110512/0.110512 sec, 2.37391/2.37391 sec, 0.782733/0.782733 sec, 1.87819/1.87819 sec, 0.306336/0.306336 sec, 1.21064/1.21064 sec, 123.581/123.581 sec, 36.4853/36.4853 sec, 53.2528/53.2528 sec, 4.60619/4.60619 sec, 7.08093/7.08093 sec, 5.53341/5.53341 sec, 28.2246/28.2246 sec, 14.6213/14.6213 sec, 8.53964/8.53964 sec, 12.9505/12.9505 sec, 10.814/10.814 sec, 39.5924/39.5924 sec, 9.20461/9.20461 sec, 7.51016/7.51016 sec, 8.82086/8.82086 sec, 8.13759/8.13759 sec, 6.58823/6.58823 sec, 5.84422/5.84422 sec, 18.5489/18.5489 sec, 13.2048/13.2048 sec, 11.6595/11.6595 sec, 6.36534/6.36534 sec, 32.417/32.417 sec, 443.368/443.368 sec, 4.50613/4.50613 sec )
[LOG] Total clause size reduction: 571209 --> 168060 (330 --> 12, 327 --> 12, 648 --> 11, 856 --> 61, 2014 --> 258, 2205 --> 48, 1352 --> 17, 1854 --> 22, 1122 --> 16, 4848 --> 571, 2900 --> 234, 1386 --> 27, 1274 --> 33, 1649 --> 85, 1152 --> 55, 1235 --> 38, 20492 --> 1921, 7998 --> 376, 4508 --> 227, 1820 --> 119, 5580 --> 887, 406463 --> 95058, 6776 --> 437, 12 --> 12, 12 --> 12, 11 --> 11, 44 --> 44, 56 --> 56, 22 --> 22, 17 --> 17, 22 --> 22, 16 --> 16, 22 --> 22, 29 --> 29, 27 --> 27, 24 --> 24, 28 --> 28, 17 --> 17, 27 --> 27, 912 --> 821, 347 --> 347, 227 --> 227, 44 --> 44, 38 --> 38, 90180 --> 65386, 286 --> 286 )
[LOG] Average clause size reduction: 55.744 --> 16.4009 (82.5 --> 3, 81.75 --> 3, 92.5714 --> 1.57143, 95.1111 --> 6.77778, 100.7 --> 12.9, 100.227 --> 2.18182, 96.5714 --> 1.21429, 97.5789 --> 1.15789, 93.5 --> 1.33333, 98.9388 --> 11.6531, 96.6667 --> 7.8, 92.4 --> 1.8, 91 --> 2.35714, 91.6111 --> 4.72222, 88.6154 --> 4.23077, 88.2143 --> 2.71429, 93.5708 --> 8.77169, 91.931 --> 4.32184, 90.16 --> 4.54, 86.6667 --> 5.66667, 88.5714 --> 14.0794, 88.9805 --> 20.8095, 86.8718 --> 5.60256, 4 --> 4, 4 --> 4, 1.83333 --> 1.83333, 6.28571 --> 6.28571, 6.22222 --> 6.22222, 1.15789 --> 1.15789, 1.30769 --> 1.30769, 1.22222 --> 1.22222, 1.45455 --> 1.45455, 1.57143 --> 1.57143, 1.70588 --> 1.70588, 1.92857 --> 1.92857, 2 --> 2, 2.15385 --> 2.15385, 1.88889 --> 1.88889, 2.25 --> 2.25, 6.85714 --> 6.17293, 4.13095 --> 4.13095, 4.63265 --> 4.63265, 2.93333 --> 2.93333, 2.71429 --> 2.71429, 20.7072 --> 15.014, 4.26866 --> 4.26866 )
[LOG] Overall execution time: 1077.76 sec CPU time.
[LOG] Overall execution time: 1085 sec real time.
Synthesis time: 1084.88 sec (Real time) / 854.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.41 sec (Real time) / 11.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 146.21 sec (Real time) / 145.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 25905 19 68 1 25795
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 854.16 sec CPU time.
[LOG] Relation determinization time: 855 sec real time.
[LOG] Final circuit size: 1026 new AND gates.
[LOG] Size before ABC: 1689 AND gates.
[LOG] Size after ABC: 1026 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 851.864/853 sec (0.493343/0 sec, 0.02379/0 sec, 0.014829/0 sec, 1.29695/1 sec, 0.346805/1 sec, 0.244945/0 sec, 0.169119/0 sec, 0.412927/1 sec, 0.306717/0 sec, 0.198195/0 sec, 0.174822/0 sec, 270.566/271 sec, 29.3951/30 sec, 3.11445/3 sec, 4.79298/5 sec, 73.9441/74 sec, 9.41607/9 sec, 4.27373/4 sec, 5.01647/5 sec, 6.81024/7 sec, 7.39672/8 sec, 3.74281/3 sec, 97.2696/98 sec, 34.0327/34 sec, 66.3023/66 sec, 13.0656/14 sec, 18.2085/18 sec, 20.2551/20 sec, 21.9183/22 sec, 11.1711/11 sec, 12.0496/12 sec, 13.0942/13 sec, 10.4969/11 sec, 13.5323/13 sec, 12.7443/13 sec, 13.4347/14 sec, 3.81746/4 sec, 4.70362/4 sec, 4.69904/5 sec, 3.67571/4 sec, 8.28335/8 sec, 4.05663/4 sec, 5.80738/6 sec, 5.57223/5 sec, 2.94504/3 sec, 4.74105/5 sec, 9.92723/10 sec, 13.9089/14 sec )
[LOG] Nr of iterations: 14665 (8, 3, 5, 7, 12, 22, 19, 21, 15, 17, 18, 13364, 16, 26, 45, 24, 63, 29, 53, 51, 25, 27, 101, 127, 7, 2, 4, 6, 10, 18, 18, 14, 14, 14, 13, 13, 15, 16, 28, 13, 48, 11, 40, 31, 14, 18, 82, 118 )
[LOG] Total clause computation time: 110.757/102 sec (0.417083/0.417083 sec, 0.001881/0.001881 sec, 0.002804/0.002804 sec, 0.68242/0.68242 sec, 0.196094/0.196094 sec, 0.017513/0.017513 sec, 0.012523/0.012523 sec, 0.064522/0.064522 sec, 0.029285/0.029285 sec, 0.029014/0.029014 sec, 0.03981/0.03981 sec, 17.0513/17.0513 sec, 28.6657/28.6657 sec, 0.527057/0.527057 sec, 0.527452/0.527452 sec, 0.347484/0.347484 sec, 1.00659/1.00659 sec, 0.371909/0.371909 sec, 0.810474/0.810474 sec, 0.798992/0.798992 sec, 3.41963/3.41963 sec, 0.699301/0.699301 sec, 3.3249/3.3249 sec, 18.9614/18.9614 sec, 0.952157/0.952157 sec, 0.547629/0.547629 sec, 4.07032/4.07032 sec, 6.01311/6.01311 sec, 3.2778/3.2778 sec, 0.638617/0.638617 sec, 0.406698/0.406698 sec, 5.04044/5.04044 sec, 0.356276/0.356276 sec, 0.377689/0.377689 sec, 0.331913/0.331913 sec, 0.290716/0.290716 sec, 0.34383/0.34383 sec, 0.465679/0.465679 sec, 0.568181/0.568181 sec, 0.265789/0.265789 sec, 2.1646/2.1646 sec, 0.226253/0.226253 sec, 0.765051/0.765051 sec, 0.609289/0.609289 sec, 0.284012/0.284012 sec, 0.330577/0.330577 sec, 2.04277/2.04277 sec, 2.38295/2.38295 sec )
[LOG] Total clause minimization time: 736.249/751 sec (0.075877/0.075877 sec, 0.021713/0.021713 sec, 0.01173/0.01173 sec, 0.613735/0.613735 sec, 0.148996/0.148996 sec, 0.225522/0.225522 sec, 0.154936/0.154936 sec, 0.346799/0.346799 sec, 0.276031/0.276031 sec, 0.167762/0.167762 sec, 0.133302/0.133302 sec, 251.063/251.063 sec, 0.711173/0.711173 sec, 2.54089/2.54089 sec, 4.18425/4.18425 sec, 73.5436/73.5436 sec, 8.26951/8.26951 sec, 3.84178/3.84178 sec, 4.09806/4.09806 sec, 5.90349/5.90349 sec, 3.92243/3.92243 sec, 2.98/2.98 sec, 93.6447/93.6447 sec, 14.7734/14.7734 sec, 65.3407/65.3407 sec, 12.5126/12.5126 sec, 14.1312/14.1312 sec, 14.2328/14.2328 sec, 18.6254/18.6254 sec, 10.5124/10.5124 sec, 11.6238/11.6238 sec, 8.03897/8.03897 sec, 10.1243/10.1243 sec, 13.1387/13.1387 sec, 12.3959/12.3959 sec, 13.0996/13.0996 sec, 3.44661/3.44661 sec, 4.20496/4.20496 sec, 4.0809/4.0809 sec, 3.38423/3.38423 sec, 6.02223/6.02223 sec, 3.80722/3.80722 sec, 4.96251/4.96251 sec, 4.89921/4.89921 sec, 2.63328/2.63328 sec, 4.37582/4.37582 sec, 7.71642/7.71642 sec, 11.286/11.286 sec )
[LOG] Total clause size reduction: 1461460 --> 279861 (805 --> 15, 228 --> 9, 452 --> 7, 672 --> 40, 1221 --> 103, 2310 --> 63, 1962 --> 21, 2160 --> 53, 1498 --> 18, 1696 --> 50, 1785 --> 73, 1389752 --> 274516, 1545 --> 27, 2550 --> 142, 4444 --> 298, 2300 --> 119, 6138 --> 506, 2744 --> 234, 5044 --> 190, 4800 --> 300, 2280 --> 154, 2444 --> 145, 9300 --> 516, 11592 --> 573, 15 --> 15, 9 --> 9, 7 --> 7, 40 --> 40, 76 --> 76, 19 --> 19, 21 --> 21, 19 --> 19, 18 --> 18, 21 --> 21, 20 --> 20, 26 --> 26, 27 --> 27, 35 --> 35, 53 --> 53, 26 --> 26, 227 --> 215, 23 --> 23, 101 --> 101, 87 --> 84, 29 --> 29, 42 --> 42, 303 --> 269, 494 --> 494 )
[LOG] Average clause size reduction: 99.6563 --> 19.0836 (100.625 --> 1.875, 76 --> 3, 90.4 --> 1.4, 96 --> 5.71429, 101.75 --> 8.58333, 105 --> 2.86364, 103.263 --> 1.10526, 102.857 --> 2.52381, 99.8667 --> 1.2, 99.7647 --> 2.94118, 99.1667 --> 4.05556, 103.992 --> 20.5415, 96.5625 --> 1.6875, 98.0769 --> 5.46154, 98.7556 --> 6.62222, 95.8333 --> 4.95833, 97.4286 --> 8.03175, 94.6207 --> 8.06897, 95.1698 --> 3.58491, 94.1176 --> 5.88235, 91.2 --> 6.16, 90.5185 --> 5.37037, 92.0792 --> 5.10891, 91.2756 --> 4.51181, 2.14286 --> 2.14286, 4.5 --> 4.5, 1.75 --> 1.75, 6.66667 --> 6.66667, 7.6 --> 7.6, 1.05556 --> 1.05556, 1.16667 --> 1.16667, 1.35714 --> 1.35714, 1.28571 --> 1.28571, 1.5 --> 1.5, 1.53846 --> 1.53846, 2 --> 2, 1.8 --> 1.8, 2.1875 --> 2.1875, 1.89286 --> 1.89286, 2 --> 2, 4.72917 --> 4.47917, 2.09091 --> 2.09091, 2.525 --> 2.525, 2.80645 --> 2.70968, 2.07143 --> 2.07143, 2.33333 --> 2.33333, 3.69512 --> 3.28049, 4.18644 --> 4.18644 )
[LOG] Overall execution time: 854.174 sec CPU time.
[LOG] Overall execution time: 855 sec real time.
Synthesis time: 855.66 sec (Real time) / 821.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.30 sec (Real time) / 5.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1828 20 71 1 1713
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.130439 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.110052/0 sec (0.024414/0 sec, 0.005044/0 sec, 0.004627/0 sec, 0.007074/0 sec, 0.008333/0 sec, 0.002545/0 sec, 0.026175/0 sec, 0.008171/0 sec, 0.006926/0 sec, 0.002096/0 sec, 0.008905/0 sec, 0.005742/0 sec )
[LOG] Nr of iterations: 80 (10, 8, 5, 2, 11, 7, 9, 7, 4, 1, 10, 6 )
[LOG] Total clause computation time: 0.045235/0 sec (0.019116/0.019116 sec, 0.002154/0.002154 sec, 0.00212/0.00212 sec, 0.005881/0.005881 sec, 0.003096/0.003096 sec, 0.000728/0.000728 sec, 0.003173/0.003173 sec, 0.002761/0.002761 sec, 0.002559/0.002559 sec, 9e-06/9e-06 sec, 0.00219/0.00219 sec, 0.001448/0.001448 sec )
[LOG] Total clause minimization time: 0.063448/0 sec (0.005163/0.005163 sec, 0.002749/0.002749 sec, 0.00242/0.00242 sec, 0.001177/0.001177 sec, 0.00503/0.00503 sec, 0.001696/0.001696 sec, 0.022833/0.022833 sec, 0.005285/0.005285 sec, 0.004285/0.004285 sec, 0.002076/0.002076 sec, 0.006543/0.006543 sec, 0.004191/0.004191 sec )
[LOG] Total clause size reduction: 1244 --> 148 (306 --> 17, 231 --> 13, 128 --> 8, 31 --> 0, 300 --> 25, 174 --> 11, 17 --> 17, 13 --> 13, 8 --> 8, 0 --> 0, 25 --> 25, 11 --> 11 )
[LOG] Average clause size reduction: 15.55 --> 1.85 (30.6 --> 1.7, 28.875 --> 1.625, 25.6 --> 1.6, 15.5 --> 0, 27.2727 --> 2.27273, 24.8571 --> 1.57143, 1.88889 --> 1.88889, 1.85714 --> 1.85714, 2 --> 2, 0 --> 0, 2.5 --> 2.5, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.132226 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 222 5 23 1 189
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.03382 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 109 new AND gates.
[LOG] Size before ABC: 157 AND gates.
[LOG] Size after ABC: 109 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.992235/1 sec (0.05072/0 sec, 0.018872/0 sec, 0.009032/0 sec, 0.006634/0 sec, 0.009174/0 sec, 0.322979/0 sec, 0.00272/0 sec, 0.283695/0 sec, 0.028081/0 sec, 0.020894/0 sec, 0.016548/0 sec, 0.008121/0 sec, 0.197614/1 sec, 0.017151/0 sec )
[LOG] Nr of iterations: 152 (17, 16, 6, 4, 8, 25, 6, 14, 14, 5, 3, 5, 24, 5 )
[LOG] Total clause computation time: 0.322958/0 sec (0.032478/0.032478 sec, 0.007403/0.007403 sec, 0.001025/0.001025 sec, 0.000488/0.000488 sec, 0.00274/0.00274 sec, 0.014507/0.014507 sec, 0.000882/0.000882 sec, 0.227163/0.227163 sec, 0.008541/0.008541 sec, 0.00522/0.00522 sec, 0.003782/0.003782 sec, 0.003691/0.003691 sec, 0.011807/0.011807 sec, 0.003231/0.003231 sec )
[LOG] Total clause minimization time: 0.665993/1 sec (0.017938/0.017938 sec, 0.01116/0.01116 sec, 0.007885/0.007885 sec, 0.006032/0.006032 sec, 0.006273/0.006273 sec, 0.307951/0.307951 sec, 0.001719/0.001719 sec, 0.056221/0.056221 sec, 0.019209/0.019209 sec, 0.015551/0.015551 sec, 0.012687/0.012687 sec, 0.004314/0.004314 sec, 0.185254/0.185254 sec, 0.013799/0.013799 sec )
[LOG] Total clause size reduction: 2873 --> 337 (624 --> 43, 570 --> 32, 185 --> 7, 108 --> 4, 245 --> 12, 816 --> 74, 165 --> 8, 33 --> 30, 28 --> 28, 7 --> 7, 4 --> 4, 6 --> 6, 74 --> 74, 8 --> 8 )
[LOG] Average clause size reduction: 18.9013 --> 2.21711 (36.7059 --> 2.52941, 35.625 --> 2, 30.8333 --> 1.16667, 27 --> 1, 30.625 --> 1.5, 32.64 --> 2.96, 27.5 --> 1.33333, 2.35714 --> 2.14286, 2 --> 2, 1.4 --> 1.4, 1.33333 --> 1.33333, 1.2 --> 1.2, 3.08333 --> 3.08333, 1.6 --> 1.6 )
[LOG] Overall execution time: 1.03594 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 316 6 26 1 277
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 2.30886 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 187 new AND gates.
[LOG] Size before ABC: 327 AND gates.
[LOG] Size after ABC: 187 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.21606/3 sec (0.114935/1 sec, 0.227606/0 sec, 0.025115/0 sec, 0.01796/0 sec, 0.013827/0 sec, 0.032257/0 sec, 0.405759/0 sec, 0.093955/0 sec, 0.005872/0 sec, 0.706033/1 sec, 0.081842/0 sec, 0.073425/0 sec, 0.08376/0 sec, 0.056589/0 sec, 0.047275/0 sec, 0.04277/0 sec, 0.109028/1 sec, 0.078048/0 sec )
[LOG] Nr of iterations: 225 (22, 15, 9, 8, 6, 15, 8, 28, 8, 21, 14, 7, 7, 4, 13, 6, 27, 7 )
[LOG] Total clause computation time: 0.927752/1 sec (0.058943/0.058943 sec, 0.194839/0.194839 sec, 0.012121/0.012121 sec, 0.008749/0.008749 sec, 0.001506/0.001506 sec, 0.008945/0.008945 sec, 0.027251/0.027251 sec, 0.03945/0.03945 sec, 0.001734/0.001734 sec, 0.419463/0.419463 sec, 0.022415/0.022415 sec, 0.020245/0.020245 sec, 0.013684/0.013684 sec, 0.007482/0.007482 sec, 0.014652/0.014652 sec, 0.013598/0.013598 sec, 0.040916/0.040916 sec, 0.021759/0.021759 sec )
[LOG] Total clause minimization time: 1.28092/2 sec (0.055448/0.055448 sec, 0.032353/0.032353 sec, 0.012773/0.012773 sec, 0.008997/0.008997 sec, 0.01212/0.01212 sec, 0.022767/0.022767 sec, 0.378325/0.378325 sec, 0.053483/0.053483 sec, 0.00387/0.00387 sec, 0.285898/0.285898 sec, 0.058943/0.058943 sec, 0.052946/0.052946 sec, 0.069831/0.069831 sec, 0.048965/0.048965 sec, 0.032143/0.032143 sec, 0.02894/0.02894 sec, 0.067088/0.067088 sec, 0.056032/0.056032 sec )
[LOG] Total clause size reduction: 4981 --> 698 (966 --> 79, 630 --> 37, 352 --> 16, 301 --> 14, 210 --> 9, 574 --> 66, 280 --> 32, 1053 --> 105, 266 --> 13, 79 --> 73, 37 --> 37, 12 --> 12, 14 --> 14, 6 --> 6, 58 --> 47, 25 --> 20, 105 --> 105, 13 --> 13 )
[LOG] Average clause size reduction: 22.1378 --> 3.10222 (43.9091 --> 3.59091, 42 --> 2.46667, 39.1111 --> 1.77778, 37.625 --> 1.75, 35 --> 1.5, 38.2667 --> 4.4, 35 --> 4, 37.6071 --> 3.75, 33.25 --> 1.625, 3.7619 --> 3.47619, 2.64286 --> 2.64286, 1.71429 --> 1.71429, 2 --> 2, 1.5 --> 1.5, 4.46154 --> 3.61538, 4.16667 --> 3.33333, 3.88889 --> 3.88889, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 2.31159 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.47 sec (Real time) / 2.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 433 7 30 1 387
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 17.4616 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 375 new AND gates.
[LOG] Size before ABC: 663 AND gates.
[LOG] Size after ABC: 375 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.1799/18 sec (0.075158/0 sec, 0.017633/0 sec, 9.57567/10 sec, 0.461282/1 sec, 0.080293/0 sec, 0.094101/0 sec, 0.162902/0 sec, 0.150144/0 sec, 0.219956/0 sec, 0.680935/1 sec, 1.61836/2 sec, 0.30795/0 sec, 0.376712/0 sec, 0.353787/1 sec, 0.295323/0 sec, 0.661069/1 sec, 0.694742/0 sec, 0.360822/1 sec, 0.475808/0 sec, 0.51729/1 sec )
[LOG] Nr of iterations: 412 (7, 7, 48, 20, 19, 20, 18, 19, 36, 22, 6, 6, 45, 15, 16, 17, 17, 18, 35, 21 )
[LOG] Total clause computation time: 1.23902/4 sec (0.064949/0.064949 sec, 0.002529/0.002529 sec, 0.087607/0.087607 sec, 0.030845/0.030845 sec, 0.01615/0.01615 sec, 0.018397/0.018397 sec, 0.08371/0.08371 sec, 0.052078/0.052078 sec, 0.057489/0.057489 sec, 0.05159/0.05159 sec, 0.086318/0.086318 sec, 0.084914/0.084914 sec, 0.100841/0.100841 sec, 0.038063/0.038063 sec, 0.041252/0.041252 sec, 0.041435/0.041435 sec, 0.114102/0.114102 sec, 0.134326/0.134326 sec, 0.078903/0.078903 sec, 0.053521/0.053521 sec )
[LOG] Total clause minimization time: 15.916/14 sec (0.009945/0.009945 sec, 0.014883/0.014883 sec, 9.48585/9.48585 sec, 0.429549/0.429549 sec, 0.063351/0.063351 sec, 0.074669/0.074669 sec, 0.078242/0.078242 sec, 0.096899/0.096899 sec, 0.160043/0.160043 sec, 0.627977/0.627977 sec, 1.53163/1.53163 sec, 0.222616/0.222616 sec, 0.272838/0.272838 sec, 0.314655/0.314655 sec, 0.25294/0.25294 sec, 0.618518/0.618518 sec, 0.579476/0.579476 sec, 0.225277/0.225277 sec, 0.394546/0.394546 sec, 0.462113/0.462113 sec )
[LOG] Total clause size reduction: 10167 --> 1409 (306 --> 11, 300 --> 22, 2303 --> 217, 912 --> 66, 846 --> 59, 874 --> 57, 765 --> 70, 792 --> 65, 1505 --> 117, 882 --> 62, 11 --> 11, 22 --> 21, 199 --> 192, 43 --> 42, 46 --> 43, 47 --> 46, 70 --> 70, 65 --> 65, 117 --> 111, 62 --> 62 )
[LOG] Average clause size reduction: 24.6772 --> 3.4199 (43.7143 --> 1.57143, 42.8571 --> 3.14286, 47.9792 --> 4.52083, 45.6 --> 3.3, 44.5263 --> 3.10526, 43.7 --> 2.85, 42.5 --> 3.88889, 41.6842 --> 3.42105, 41.8056 --> 3.25, 40.0909 --> 2.81818, 1.83333 --> 1.83333, 3.66667 --> 3.5, 4.42222 --> 4.26667, 2.86667 --> 2.8, 2.875 --> 2.6875, 2.76471 --> 2.70588, 4.11765 --> 4.11765, 3.61111 --> 3.61111, 3.34286 --> 3.17143, 2.95238 --> 2.95238 )
[LOG] Overall execution time: 17.4658 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.68 sec (Real time) / 17.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.46 sec (Real time) / 3.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 661 8 33 1 610
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 73.7659 sec CPU time.
[LOG] Relation determinization time: 74 sec real time.
[LOG] Final circuit size: 713 new AND gates.
[LOG] Size before ABC: 1362 AND gates.
[LOG] Size after ABC: 713 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 73.0092/73 sec (0.194431/0 sec, 0.064109/0 sec, 1.86553/2 sec, 0.356564/1 sec, 0.349564/0 sec, 0.338772/0 sec, 0.279988/1 sec, 2.16388/2 sec, 2.95159/3 sec, 4.40674/4 sec, 1.68009/2 sec, 4.69481/5 sec, 4.2972/4 sec, 2.77392/3 sec, 1.50603/1 sec, 1.53672/2 sec, 3.48057/3 sec, 1.45837/2 sec, 1.72725/1 sec, 1.37539/2 sec, 28.072/28 sec, 4.37616/4 sec, 1.53043/2 sec, 1.5291/1 sec )
[LOG] Nr of iterations: 770 (6, 14, 60, 32, 38, 30, 35, 22, 20, 105, 40, 13, 5, 13, 58, 28, 25, 28, 29, 21, 19, 78, 39, 12 )
[LOG] Total clause computation time: 36.7496/42 sec (0.147866/0.147866 sec, 0.008255/0.008255 sec, 0.808786/0.808786 sec, 0.096914/0.096914 sec, 0.076713/0.076713 sec, 0.080048/0.080048 sec, 0.058385/0.058385 sec, 1.89319/1.89319 sec, 0.187449/0.187449 sec, 2.62129/2.62129 sec, 0.214618/0.214618 sec, 0.273001/0.273001 sec, 0.428107/0.428107 sec, 0.412522/0.412522 sec, 0.351169/0.351169 sec, 0.219164/0.219164 sec, 0.143188/0.143188 sec, 0.111057/0.111057 sec, 0.153727/0.153727 sec, 0.54805/0.54805 sec, 27.0089/27.0089 sec, 0.466767/0.466767 sec, 0.175522/0.175522 sec, 0.264878/0.264878 sec )
[LOG] Total clause minimization time: 36.1697/31 sec (0.04612/0.04612 sec, 0.054967/0.054967 sec, 1.05244/1.05244 sec, 0.2571/0.2571 sec, 0.269973/0.269973 sec, 0.256756/0.256756 sec, 0.218328/0.218328 sec, 0.268185/0.268185 sec, 2.76175/2.76175 sec, 1.77243/1.77243 sec, 1.46193/1.46193 sec, 4.41955/4.41955 sec, 3.86837/3.86837 sec, 2.35979/2.35979 sec, 1.14751/1.14751 sec, 1.3139/1.3139 sec, 3.33404/3.33404 sec, 1.3438/1.3438 sec, 1.56973/1.56973 sec, 0.823451/0.823451 sec, 1.0603/1.0603 sec, 3.89885/3.89885 sec, 1.34863/1.34863 sec, 1.26178/1.26178 sec )
[LOG] Total clause size reduction: 22376 --> 3232 (290 --> 9, 741 --> 32, 3304 --> 273, 1705 --> 130, 1998 --> 143, 1537 --> 123, 1768 --> 121, 1071 --> 99, 950 --> 91, 5096 --> 694, 1872 --> 123, 564 --> 32, 9 --> 9, 32 --> 32, 263 --> 247, 104 --> 99, 79 --> 78, 112 --> 104, 96 --> 89, 99 --> 97, 91 --> 89, 440 --> 363, 123 --> 123, 32 --> 32 )
[LOG] Average clause size reduction: 29.0597 --> 4.1974 (48.3333 --> 1.5, 52.9286 --> 2.28571, 55.0667 --> 4.55, 53.2812 --> 4.0625, 52.5789 --> 3.76316, 51.2333 --> 4.1, 50.5143 --> 3.45714, 48.6818 --> 4.5, 47.5 --> 4.55, 48.5333 --> 6.60952, 46.8 --> 3.075, 43.3846 --> 2.46154, 1.8 --> 1.8, 2.46154 --> 2.46154, 4.53448 --> 4.25862, 3.71429 --> 3.53571, 3.16 --> 3.12, 4 --> 3.71429, 3.31034 --> 3.06897, 4.71429 --> 4.61905, 4.78947 --> 4.68421, 5.64103 --> 4.65385, 3.15385 --> 3.15385, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 73.7723 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 74.10 sec (Real time) / 71.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.80 sec (Real time) / 11.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1043 9 37 1 985
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 184.143 sec CPU time.
[LOG] Relation determinization time: 184 sec real time.
[LOG] Final circuit size: 1040 new AND gates.
[LOG] Size before ABC: 2058 AND gates.
[LOG] Size after ABC: 1040 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 181.759/182 sec (0.61551/1 sec, 0.127149/0 sec, 2.90644/3 sec, 1.16502/1 sec, 1.34161/1 sec, 1.08003/1 sec, 0.784592/1 sec, 0.549686/1 sec, 4.47099/4 sec, 2.56607/3 sec, 9.31588/9 sec, 11.5147/11 sec, 16.9504/17 sec, 33.1962/34 sec, 10.7154/10 sec, 5.8577/6 sec, 13.0721/13 sec, 4.60308/5 sec, 5.06065/5 sec, 5.73195/6 sec, 5.74792/6 sec, 16.6898/16 sec, 5.93798/6 sec, 7.3557/8 sec, 8.71664/8 sec, 5.6859/6 sec )
[LOG] Nr of iterations: 1049 (7, 15, 57, 30, 40, 27, 23, 24, 22, 19, 41, 244, 13, 6, 14, 56, 26, 27, 25, 21, 22, 20, 18, 39, 201, 12 )
[LOG] Total clause computation time: 37.3077/43 sec (0.558649/0.558649 sec, 0.019294/0.019294 sec, 1.99852/1.99852 sec, 0.282191/0.282191 sec, 0.359573/0.359573 sec, 0.328139/0.328139 sec, 0.201833/0.201833 sec, 0.094382/0.094382 sec, 3.51599/3.51599 sec, 0.984101/0.984101 sec, 1.43971/1.43971 sec, 1.9427/1.9427 sec, 10.0801/10.0801 sec, 1.64219/1.64219 sec, 1.45958/1.45958 sec, 1.57817/1.57817 sec, 0.663288/0.663288 sec, 0.462698/0.462698 sec, 0.382341/0.382341 sec, 0.53919/0.53919 sec, 0.264579/0.264579 sec, 2.69958/2.69958 sec, 1.80068/1.80068 sec, 0.627699/0.627699 sec, 1.79443/1.79443 sec, 1.58812/1.58812 sec )
[LOG] Total clause minimization time: 144.185/139 sec (0.056065/0.056065 sec, 0.10629/0.10629 sec, 0.897973/0.897973 sec, 0.878096/0.878096 sec, 0.97669/0.97669 sec, 0.748501/0.748501 sec, 0.579501/0.579501 sec, 0.451068/0.451068 sec, 0.949706/0.949706 sec, 1.57769/1.57769 sec, 7.86398/7.86398 sec, 9.51276/9.51276 sec, 6.86585/6.86585 sec, 31.5526/31.5526 sec, 9.25207/9.25207 sec, 4.26527/4.26527 sec, 12.4024/12.4024 sec, 4.13409/4.13409 sec, 4.67201/4.67201 sec, 5.1865/5.1865 sec, 5.47692/5.47692 sec, 13.9827/13.9827 sec, 4.13138/4.13138 sec, 6.71406/6.71406 sec, 6.85847/6.85847 sec, 4.09213/4.09213 sec )
[LOG] Total clause size reduction: 32677 --> 5111 (378 --> 10, 868 --> 36, 3416 --> 288, 1740 --> 96, 2301 --> 196, 1508 --> 91, 1254 --> 76, 1288 --> 69, 1155 --> 117, 972 --> 94, 2120 --> 159, 12636 --> 1788, 612 --> 33, 10 --> 10, 36 --> 36, 288 --> 266, 75 --> 74, 100 --> 94, 85 --> 83, 69 --> 65, 63 --> 61, 103 --> 99, 94 --> 93, 150 --> 142, 1323 --> 1002, 33 --> 33 )
[LOG] Average clause size reduction: 31.1506 --> 4.87226 (54 --> 1.42857, 57.8667 --> 2.4, 59.9298 --> 5.05263, 58 --> 3.2, 57.525 --> 4.9, 55.8519 --> 3.37037, 54.5217 --> 3.30435, 53.6667 --> 2.875, 52.5 --> 5.31818, 51.1579 --> 4.94737, 51.7073 --> 3.87805, 51.7869 --> 7.32787, 47.0769 --> 2.53846, 1.66667 --> 1.66667, 2.57143 --> 2.57143, 5.14286 --> 4.75, 2.88462 --> 2.84615, 3.7037 --> 3.48148, 3.4 --> 3.32, 3.28571 --> 3.09524, 2.86364 --> 2.77273, 5.15 --> 4.95, 5.22222 --> 5.16667, 3.84615 --> 3.64103, 6.58209 --> 4.98507, 2.75 --> 2.75 )
[LOG] Overall execution time: 184.155 sec CPU time.
[LOG] Overall execution time: 184 sec real time.
Synthesis time: 184.67 sec (Real time) / 176.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.33 sec (Real time) / 24.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1412 10 40 1 1349
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 457.244 sec CPU time.
[LOG] Relation determinization time: 458 sec real time.
[LOG] Final circuit size: 1746 new AND gates.
[LOG] Size before ABC: 3587 AND gates.
[LOG] Size after ABC: 1746 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 451.127/452 sec (1.09904/1 sec, 0.158855/0 sec, 6.61748/7 sec, 3.63113/4 sec, 2.89908/2 sec, 5.3819/6 sec, 2.16024/2 sec, 1.53753/2 sec, 16.1064/16 sec, 3.00913/3 sec, 8.00699/8 sec, 21.205/21 sec, 19.5931/20 sec, 54.7682/54 sec, 53.1091/54 sec, 22.0942/22 sec, 16.909/17 sec, 34.265/34 sec, 17.6483/18 sec, 15.8973/16 sec, 15.4715/15 sec, 16.2434/16 sec, 23.5758/24 sec, 19.2613/19 sec, 14.9194/15 sec, 20.3504/21 sec, 20.6613/20 sec, 14.5466/15 sec )
[LOG] Nr of iterations: 1441 (7, 10, 50, 40, 29, 34, 32, 25, 42, 37, 23, 139, 258, 14, 5, 9, 47, 38, 25, 33, 30, 24, 40, 32, 22, 126, 257, 13 )
[LOG] Total clause computation time: 98.6734/107 sec (0.99987/0.99987 sec, 0.021514/0.021514 sec, 1.9343/1.9343 sec, 0.911066/0.911066 sec, 0.588438/0.588438 sec, 0.771866/0.771866 sec, 0.456126/0.456126 sec, 0.226416/0.226416 sec, 11.6264/11.6264 sec, 0.351797/0.351797 sec, 2.63829/2.63829 sec, 6.71519/6.71519 sec, 5.33221/5.33221 sec, 8.29164/8.29164 sec, 4.62893/4.62893 sec, 4.3705/4.3705 sec, 4.00847/4.00847 sec, 2.17605/2.17605 sec, 1.96566/1.96566 sec, 1.41361/1.41361 sec, 1.769/1.769 sec, 0.806621/0.806621 sec, 10.3595/10.3595 sec, 0.980212/0.980212 sec, 6.66151/6.66151 sec, 8.53535/8.53535 sec, 5.66974/5.66974 sec, 4.46311/4.46311 sec )
[LOG] Total clause minimization time: 351.753/345 sec (0.09745/0.09745 sec, 0.133751/0.133751 sec, 4.66655/4.66655 sec, 2.70538/2.70538 sec, 2.30024/2.30024 sec, 4.5987/4.5987 sec, 1.69432/1.69432 sec, 1.30372/1.30372 sec, 4.46221/4.46221 sec, 2.64586/2.64586 sec, 5.35836/5.35836 sec, 14.4205/14.4205 sec, 14.1388/14.1388 sec, 46.4661/46.4661 sec, 48.4777/48.4777 sec, 17.7194/17.7194 sec, 12.8796/12.8796 sec, 32.0692/32.0692 sec, 15.6699/15.6699 sec, 14.4666/14.4666 sec, 13.6866/13.6866 sec, 15.4247/15.4247 sec, 13.1937/13.1937 sec, 18.2659/18.2659 sec, 8.24593/8.24593 sec, 11.7468/11.7468 sec, 14.8434/14.8434 sec, 10.0719/10.0719 sec )
[LOG] Total clause size reduction: 47103 --> 8088 (408 --> 13, 603 --> 30, 3234 --> 257, 2535 --> 142, 1792 --> 105, 2079 --> 108, 1922 --> 104, 1464 --> 69, 2460 --> 292, 2124 --> 126, 1276 --> 123, 7866 --> 1060, 14392 --> 2033, 715 --> 39, 9 --> 9, 30 --> 30, 226 --> 219, 131 --> 128, 84 --> 83, 108 --> 104, 99 --> 98, 69 --> 69, 277 --> 267, 98 --> 98, 123 --> 114, 907 --> 719, 2033 --> 1610, 39 --> 39 )
[LOG] Average clause size reduction: 32.6877 --> 5.61277 (58.2857 --> 1.85714, 60.3 --> 3, 64.68 --> 5.14, 63.375 --> 3.55, 61.7931 --> 3.62069, 61.1471 --> 3.17647, 60.0625 --> 3.25, 58.56 --> 2.76, 58.5714 --> 6.95238, 57.4054 --> 3.40541, 55.4783 --> 5.34783, 56.5899 --> 7.6259, 55.7829 --> 7.87984, 51.0714 --> 2.78571, 1.8 --> 1.8, 3.33333 --> 3.33333, 4.80851 --> 4.65957, 3.44737 --> 3.36842, 3.36 --> 3.32, 3.27273 --> 3.15152, 3.3 --> 3.26667, 2.875 --> 2.875, 6.925 --> 6.675, 3.0625 --> 3.0625, 5.59091 --> 5.18182, 7.19841 --> 5.70635, 7.91051 --> 6.26459, 3 --> 3 )
[LOG] Overall execution time: 457.264 sec CPU time.
[LOG] Overall execution time: 458 sec real time.
Synthesis time: 458.32 sec (Real time) / 438.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 100.60 sec (Real time) / 100.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2158 11 43 1 2090
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1791.82 sec CPU time.
[LOG] Relation determinization time: 1795 sec real time.
[LOG] Final circuit size: 1365 new AND gates.
[LOG] Size before ABC: 2680 AND gates.
[LOG] Size after ABC: 1365 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1777.4/1781 sec (2.48804/2 sec, 1.49276/2 sec, 25.3431/25 sec, 16.1965/17 sec, 9.41659/9 sec, 4.33185/4 sec, 8.20106/9 sec, 3.89425/3 sec, 141.423/142 sec, 5.23106/5 sec, 26.108/27 sec, 5.08356/5 sec, 35.5637/35 sec, 35.4518/36 sec, 16.3232/16 sec, 180.05/181 sec, 77.1398/77 sec, 84.8206/85 sec, 100.134/100 sec, 57.9663/58 sec, 64.2624/65 sec, 47.9843/48 sec, 73.9242/74 sec, 339.738/340 sec, 63.4892/64 sec, 57.4592/57 sec, 85.9577/86 sec, 51.6269/52 sec, 41.8665/42 sec, 114.437/115 sec )
[LOG] Nr of iterations: 1238 (8, 7, 119, 55, 34, 26, 40, 40, 41, 25, 37, 36, 51, 86, 41, 7, 5, 115, 39, 28, 25, 35, 39, 33, 24, 36, 32, 50, 84, 40 )
[LOG] Total clause computation time: 360.234/355 sec (2.23836/2.23836 sec, 0.067399/0.067399 sec, 9.55357/9.55357 sec, 1.61799/1.61799 sec, 1.81578/1.81578 sec, 1.16266/1.16266 sec, 1.01797/1.01797 sec, 0.597795/0.597795 sec, 120.262/120.262 sec, 0.604985/0.604985 sec, 11.7557/11.7557 sec, 0.634407/0.634407 sec, 24.5694/24.5694 sec, 5.62678/5.62678 sec, 2.72705/2.72705 sec, 16.5487/16.5487 sec, 21.3181/21.3181 sec, 30.5681/30.5681 sec, 12.8627/12.8627 sec, 4.5736/4.5736 sec, 4.1996/4.1996 sec, 3.46444/3.46444 sec, 2.15031/2.15031 sec, 38.6075/38.6075 sec, 2.336/2.336 sec, 24.9894/24.9894 sec, 2.19167/2.19167 sec, 5.94466/5.94466 sec, 3.84891/3.84891 sec, 2.37875/2.37875 sec )
[LOG] Total clause minimization time: 1416.12/1426 sec (0.245666/0.245666 sec, 1.41964/1.41964 sec, 15.7166/15.7166 sec, 14.544/14.544 sec, 7.57688/7.57688 sec, 3.14861/3.14861 sec, 7.15408/7.15408 sec, 3.2717/3.2717 sec, 21.1196/21.1196 sec, 4.61154/4.61154 sec, 14.3208/14.3208 sec, 4.42486/4.42486 sec, 10.9425/10.9425 sec, 29.7496/29.7496 sec, 13.5579/13.5579 sec, 163.496/163.496 sec, 55.8181/55.8181 sec, 54.1752/54.1752 sec, 87.2415/87.2415 sec, 53.3731/53.3731 sec, 60.0443/60.0443 sec, 44.4956/44.4956 sec, 71.7465/71.7465 sec, 301.092/301.092 sec, 61.127/61.127 sec, 32.4267/32.4267 sec, 83.7333/83.7333 sec, 45.627/45.627 sec, 37.9201/37.9201 sec, 112.004/112.004 sec )
[LOG] Total clause size reduction: 44889 --> 6001 (518 --> 12, 438 --> 26, 8496 --> 862, 3834 --> 300, 2310 --> 117, 1725 --> 83, 2652 --> 150, 2613 --> 140, 2640 --> 328, 1560 --> 87, 2304 --> 288, 2205 --> 125, 3100 --> 212, 5185 --> 435, 2400 --> 156, 12 --> 12, 18 --> 18, 815 --> 650, 156 --> 154, 83 --> 83, 83 --> 81, 118 --> 113, 140 --> 134, 218 --> 210, 87 --> 78, 288 --> 283, 99 --> 99, 212 --> 204, 424 --> 405, 156 --> 156 )
[LOG] Average clause size reduction: 36.2593 --> 4.84733 (64.75 --> 1.5, 62.5714 --> 3.71429, 71.395 --> 7.2437, 69.7091 --> 5.45455, 67.9412 --> 3.44118, 66.3462 --> 3.19231, 66.3 --> 3.75, 65.325 --> 3.5, 64.3902 --> 8, 62.4 --> 3.48, 62.2703 --> 7.78378, 61.25 --> 3.47222, 60.7843 --> 4.15686, 60.2907 --> 5.05814, 58.5366 --> 3.80488, 1.71429 --> 1.71429, 3.6 --> 3.6, 7.08696 --> 5.65217, 4 --> 3.94872, 2.96429 --> 2.96429, 3.32 --> 3.24, 3.37143 --> 3.22857, 3.58974 --> 3.4359, 6.60606 --> 6.36364, 3.625 --> 3.25, 8 --> 7.86111, 3.09375 --> 3.09375, 4.24 --> 4.08, 5.04762 --> 4.82143, 3.9 --> 3.9 )
[LOG] Overall execution time: 1791.86 sec CPU time.
[LOG] Overall execution time: 1795 sec real time.
Synthesis time: 1795.60 sec (Real time) / 1744.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 103.72 sec (Real time) / 103.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 1823 12 47 1 1749
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9741.08 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9708.30 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 9.64378 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 951 new AND gates.
[LOG] Size before ABC: 1795 AND gates.
[LOG] Size after ABC: 950 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.58512/9 sec (0.026697/0 sec, 0.013993/0 sec, 0.169834/0 sec, 0.001877/0 sec, 0.037792/0 sec, 0.009727/0 sec, 0.873714/1 sec, 2.82683/3 sec, 1.82755/1 sec, 0.087789/0 sec, 0.086143/1 sec, 0.064274/0 sec, 0.091765/0 sec, 0.074593/0 sec, 0.905866/1 sec, 2.48669/2 sec )
[LOG] Nr of iterations: 633 (5, 5, 9, 4, 18, 11, 206, 72, 4, 4, 5, 3, 15, 9, 192, 71 )
[LOG] Total clause computation time: 7.15041/5 sec (0.024042/0.024042 sec, 0.01061/0.01061 sec, 0.140829/0.140829 sec, 0.000651/0.000651 sec, 0.008434/0.008434 sec, 0.001975/0.001975 sec, 0.369859/0.369859 sec, 2.56881/2.56881 sec, 1.5539/1.5539 sec, 0.069706/0.069706 sec, 0.042272/0.042272 sec, 0.032606/0.032606 sec, 0.03059/0.03059 sec, 0.035921/0.035921 sec, 0.126394/0.126394 sec, 2.13381/2.13381 sec )
[LOG] Total clause minimization time: 2.40565/4 sec (0.00254/0.00254 sec, 0.003216/0.003216 sec, 0.028755/0.028755 sec, 0.001138/0.001138 sec, 0.028946/0.028946 sec, 0.007417/0.007417 sec, 0.496644/0.496644 sec, 0.253637/0.253637 sec, 0.273432/0.273432 sec, 0.017864/0.017864 sec, 0.04363/0.04363 sec, 0.031522/0.031522 sec, 0.060599/0.060599 sec, 0.038244/0.038244 sec, 0.769383/0.769383 sec, 0.348682/0.348682 sec )
[LOG] Total clause size reduction: 13899 --> 3896 (172 --> 7, 168 --> 16, 328 --> 26, 120 --> 5, 663 --> 62, 380 --> 35, 7585 --> 1554, 2556 --> 396, 7 --> 7, 16 --> 16, 12 --> 12, 5 --> 5, 49 --> 34, 30 --> 30, 1412 --> 1295, 396 --> 396 )
[LOG] Average clause size reduction: 21.9573 --> 6.15482 (34.4 --> 1.4, 33.6 --> 3.2, 36.4444 --> 2.88889, 30 --> 1.25, 36.8333 --> 3.44444, 34.5455 --> 3.18182, 36.8204 --> 7.54369, 35.5 --> 5.5, 1.75 --> 1.75, 4 --> 4, 2.4 --> 2.4, 1.66667 --> 1.66667, 3.26667 --> 2.26667, 3.33333 --> 3.33333, 7.35417 --> 6.74479, 5.57746 --> 5.57746 )
[LOG] Overall execution time: 9.64601 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.91 sec (Real time) / 9.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.04 sec (Real time) / 3.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1170 7 28 1 1128
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 16.305 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 1098 new AND gates.
[LOG] Size before ABC: 2253 AND gates.
[LOG] Size after ABC: 1098 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.125/16 sec (0.047713/0 sec, 0.684856/1 sec, 0.005819/0 sec, 0.703003/1 sec, 0.005455/0 sec, 0.734214/0 sec, 1.63954/2 sec, 0.760159/1 sec, 2.28288/2 sec, 0.339428/0 sec, 2.15237/2 sec, 0.588169/1 sec, 0.670938/1 sec, 0.375046/0 sec, 0.155538/0 sec, 0.783731/1 sec, 2.09504/2 sec, 0.743783/1 sec, 0.8224/1 sec, 0.534944/0 sec )
[LOG] Nr of iterations: 985 (4, 67, 6, 40, 5, 130, 38, 110, 82, 33, 3, 51, 5, 33, 4, 129, 29, 109, 75, 32 )
[LOG] Total clause computation time: 6.09042/5 sec (0.040864/0.040864 sec, 0.051315/0.051315 sec, 0.001753/0.001753 sec, 0.406275/0.406275 sec, 0.001701/0.001701 sec, 0.096081/0.096081 sec, 1.41852/1.41852 sec, 0.09918/0.09918 sec, 1.5579/1.5579 sec, 0.119267/0.119267 sec, 0.245327/0.245327 sec, 0.286892/0.286892 sec, 0.562685/0.562685 sec, 0.153574/0.153574 sec, 0.07164/0.07164 sec, 0.135527/0.135527 sec, 0.164777/0.164777 sec, 0.1257/0.1257 sec, 0.282135/0.282135 sec, 0.269303/0.269303 sec )
[LOG] Total clause minimization time: 9.95285/11 sec (0.006658/0.006658 sec, 0.630055/0.630055 sec, 0.003758/0.003758 sec, 0.294838/0.294838 sec, 0.003507/0.003507 sec, 0.632642/0.632642 sec, 0.218179/0.218179 sec, 0.651956/0.651956 sec, 0.715651/0.715651 sec, 0.215949/0.215949 sec, 1.90678/1.90678 sec, 0.297238/0.297238 sec, 0.107839/0.107839 sec, 0.218722/0.218722 sec, 0.083542/0.083542 sec, 0.637318/0.637318 sec, 1.92732/1.92732 sec, 0.607691/0.607691 sec, 0.531611/0.531611 sec, 0.261597/0.261597 sec )
[LOG] Total clause size reduction: 26503 --> 5141 (159 --> 5, 3432 --> 679, 255 --> 9, 1950 --> 200, 196 --> 7, 6192 --> 614, 1739 --> 231, 5014 --> 480, 3645 --> 482, 1408 --> 181, 5 --> 5, 478 --> 391, 9 --> 9, 153 --> 145, 7 --> 7, 614 --> 512, 156 --> 150, 480 --> 433, 430 --> 420, 181 --> 181 )
[LOG] Average clause size reduction: 26.9066 --> 5.21929 (39.75 --> 1.25, 51.2239 --> 10.1343, 42.5 --> 1.5, 48.75 --> 5, 39.2 --> 1.4, 47.6308 --> 4.72308, 45.7632 --> 6.07895, 45.5818 --> 4.36364, 44.4512 --> 5.87805, 42.6667 --> 5.48485, 1.66667 --> 1.66667, 9.37255 --> 7.66667, 1.8 --> 1.8, 4.63636 --> 4.39394, 1.75 --> 1.75, 4.75969 --> 3.96899, 5.37931 --> 5.17241, 4.40367 --> 3.97248, 5.73333 --> 5.6, 5.65625 --> 5.65625 )
[LOG] Overall execution time: 16.3082 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.63 sec (Real time) / 15.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.11 sec (Real time) / 6.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1388 9 34 1 1335
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 760.985 sec CPU time.
[LOG] Relation determinization time: 764 sec real time.
[LOG] Final circuit size: 9741 new AND gates.
[LOG] Size before ABC: 20516 AND gates.
[LOG] Size after ABC: 9740 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 760.57/762 sec (0.088877/1 sec, 0.623355/0 sec, 0.005221/0 sec, 0.727123/1 sec, 0.010594/0 sec, 1.2976/1 sec, 0.045643/0 sec, 8.88226/9 sec, 72.2971/73 sec, 366.148/366 sec, 13.3851/14 sec, 60.9911/61 sec, 12.2034/12 sec, 11.2866/11 sec, 12.9497/13 sec, 9.5/10 sec, 16.1611/16 sec, 25.9632/26 sec, 28.9121/29 sec, 37.2628/37 sec, 53.8778/54 sec, 27.9509/28 sec )
[LOG] Nr of iterations: 5631 (6, 11, 4, 10, 7, 113, 16, 736, 817, 939, 211, 5, 9, 3, 8, 5, 108, 14, 719, 790, 901, 199 )
[LOG] Total clause computation time: 377.584/378 sec (0.080768/0.080768 sec, 0.60034/0.60034 sec, 0.001635/0.001635 sec, 0.060288/0.060288 sec, 0.002658/0.002658 sec, 0.099365/0.099365 sec, 0.00743/0.00743 sec, 0.960084/0.960084 sec, 39.9135/39.9135 sec, 196.232/196.232 sec, 4.942/4.942 sec, 56.3182/56.3182 sec, 10.4273/10.4273 sec, 6.9823/6.9823 sec, 4.86848/4.86848 sec, 5.97204/5.97204 sec, 8.20822/8.20822 sec, 6.63213/6.63213 sec, 3.53329/3.53329 sec, 3.95563/3.95563 sec, 10.0387/10.0387 sec, 17.7478/17.7478 sec )
[LOG] Total clause minimization time: 380.87/382 sec (0.007866/0.007866 sec, 0.022262/0.022262 sec, 0.003354/0.003354 sec, 0.666375/0.666375 sec, 0.007548/0.007548 sec, 1.19188/1.19188 sec, 0.03695/0.03695 sec, 7.86585/7.86585 sec, 32.1928/32.1928 sec, 169.522/169.522 sec, 8.32448/8.32448 sec, 4.6716/4.6716 sec, 1.77248/1.77248 sec, 4.30293/4.30293 sec, 8.07789/8.07789 sec, 3.52636/3.52636 sec, 7.91809/7.91809 sec, 19.3243/19.3243 sec, 25.1191/25.1191 sec, 32.9365/32.9365 sec, 43.3162/43.3162 sec, 10.0636/10.0636 sec )
[LOG] Total clause size reduction: 171674 --> 44786 (300 --> 9, 590 --> 45, 174 --> 6, 513 --> 35, 336 --> 14, 6160 --> 616, 810 --> 66, 38955 --> 6281, 42432 --> 6924, 47838 --> 8633, 10500 --> 1641, 9 --> 9, 38 --> 38, 6 --> 6, 28 --> 28, 9 --> 9, 576 --> 485, 59 --> 59, 6069 --> 5242, 6603 --> 5491, 8147 --> 7627, 1522 --> 1522 )
[LOG] Average clause size reduction: 30.4873 --> 7.95347 (50 --> 1.5, 53.6364 --> 4.09091, 43.5 --> 1.5, 51.3 --> 3.5, 48 --> 2, 54.5133 --> 5.45133, 50.625 --> 4.125, 52.928 --> 8.53397, 51.9364 --> 8.47491, 50.9457 --> 9.19382, 49.763 --> 7.77725, 1.8 --> 1.8, 4.22222 --> 4.22222, 2 --> 2, 3.5 --> 3.5, 1.8 --> 1.8, 5.33333 --> 4.49074, 4.21429 --> 4.21429, 8.44089 --> 7.29068, 8.35823 --> 6.95063, 9.04218 --> 8.46504, 7.64824 --> 7.64824 )
[LOG] Overall execution time: 760.989 sec CPU time.
[LOG] Overall execution time: 764 sec real time.
Synthesis time: 763.99 sec (Real time) / 738.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.01 sec (Real time) / 6.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 389.58 sec (Real time) / 388.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 10079 11 38 1 10020
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 79.1006 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 2430 new AND gates.
[LOG] Size before ABC: 5060 AND gates.
[LOG] Size after ABC: 2430 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 78.5441/79 sec (3.6988/4 sec, 2.25912/2 sec, 2.88796/3 sec, 5.90745/6 sec, 2.2734/2 sec, 2.65377/3 sec, 1.69524/2 sec, 0.91863/1 sec, 10.1068/10 sec, 0.078019/0 sec, 2.29275/2 sec, 0.852248/1 sec, 0.043257/0 sec, 8.25518/8 sec, 3.94607/4 sec, 2.84951/3 sec, 1.60227/2 sec, 2.39062/2 sec, 4.31149/4 sec, 2.20369/3 sec, 1.99019/2 sec, 2.66065/2 sec, 1.1338/1 sec, 1.06704/2 sec, 9.45805/9 sec, 1.00811/1 sec )
[LOG] Nr of iterations: 2034 (187, 162, 164, 20, 137, 167, 95, 36, 67, 13, 9, 9, 8, 185, 132, 125, 19, 126, 156, 94, 34, 61, 9, 8, 6, 5 )
[LOG] Total clause computation time: 28.3341/28 sec (0.860753/0.860753 sec, 0.285502/0.285502 sec, 0.41664/0.41664 sec, 5.81181/5.81181 sec, 0.24894/0.24894 sec, 0.308748/0.308748 sec, 0.169817/0.169817 sec, 0.399139/0.399139 sec, 3.83112/3.83112 sec, 0.016234/0.016234 sec, 2.24779/2.24779 sec, 0.420609/0.420609 sec, 0.012908/0.012908 sec, 5.12519/5.12519 sec, 0.332239/0.332239 sec, 1.08787/1.08787 sec, 1.11373/1.11373 sec, 0.319619/0.319619 sec, 0.33449/0.33449 sec, 0.311975/0.311975 sec, 0.926189/0.926189 sec, 1.40753/1.40753 sec, 0.525718/0.525718 sec, 0.600839/0.600839 sec, 0.622013/0.622013 sec, 0.596731/0.596731 sec )
[LOG] Total clause minimization time: 49.8887/50 sec (2.824/2.824 sec, 1.96008/1.96008 sec, 2.45218/2.45218 sec, 0.092345/0.092345 sec, 2.00576/2.00576 sec, 2.31928/2.31928 sec, 1.5093/1.5093 sec, 0.510501/0.510501 sec, 6.2587/6.2587 sec, 0.059296/0.059296 sec, 0.042535/0.042535 sec, 0.429506/0.429506 sec, 0.028661/0.028661 sec, 3.10568/3.10568 sec, 3.59471/3.59471 sec, 1.74003/1.74003 sec, 0.484343/0.484343 sec, 2.04882/2.04882 sec, 3.94672/3.94672 sec, 1.87144/1.87144 sec, 1.05436/1.05436 sec, 1.23695/1.23695 sec, 0.605865/0.605865 sec, 0.463313/0.463313 sec, 8.83435/8.83435 sec, 0.409958/0.409958 sec )
[LOG] Total clause size reduction: 75903 --> 12379 (12834 --> 2186, 10948 --> 836, 10921 --> 1470, 1254 --> 81, 8840 --> 664, 10624 --> 847, 5922 --> 454, 2170 --> 209, 4026 --> 479, 720 --> 34, 472 --> 19, 464 --> 24, 399 --> 16, 2168 --> 1542, 598 --> 456, 1011 --> 837, 81 --> 81, 564 --> 460, 753 --> 607, 454 --> 397, 200 --> 200, 424 --> 424, 17 --> 17, 19 --> 19, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 37.3171 --> 6.08604 (68.631 --> 11.6898, 67.5802 --> 5.16049, 66.5915 --> 8.96341, 62.7 --> 4.05, 64.5255 --> 4.84672, 63.6168 --> 5.07186, 62.3368 --> 4.77895, 60.2778 --> 5.80556, 60.0896 --> 7.14925, 55.3846 --> 2.61538, 52.4444 --> 2.11111, 51.5556 --> 2.66667, 49.875 --> 2, 11.7189 --> 8.33514, 4.5303 --> 3.45455, 8.088 --> 6.696, 4.26316 --> 4.26316, 4.47619 --> 3.65079, 4.82692 --> 3.89103, 4.82979 --> 4.2234, 5.88235 --> 5.88235, 6.95082 --> 6.95082, 1.88889 --> 1.88889, 2.375 --> 2.375, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 79.106 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.77 sec (Real time) / 75.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.14 sec (Real time) / 24.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 2844 13 43 1 2775
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 117.273 sec CPU time.
[LOG] Relation determinization time: 118 sec real time.
[LOG] Final circuit size: 3014 new AND gates.
[LOG] Size before ABC: 6021 AND gates.
[LOG] Size after ABC: 3014 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 116.616/117 sec (4.52927/5 sec, 2.92187/3 sec, 3.67131/4 sec, 4.13674/4 sec, 2.79108/3 sec, 2.38792/2 sec, 7.58544/8 sec, 2.57121/2 sec, 1.15257/1 sec, 11.7456/12 sec, 0.04929/0 sec, 0.063176/0 sec, 0.940904/1 sec, 0.027862/0 sec, 8.78984/9 sec, 5.3944/5 sec, 6.44688/7 sec, 1.76527/2 sec, 3.06152/3 sec, 9.89047/10 sec, 2.71835/2 sec, 2.345/3 sec, 2.38552/2 sec, 24.8154/25 sec, 1.11646/1 sec, 1.33944/1 sec, 1.21087/2 sec, 0.761986/0 sec )
[LOG] Nr of iterations: 2453 (223, 204, 180, 20, 137, 127, 134, 114, 43, 78, 9, 12, 7, 5, 165, 196, 137, 19, 136, 123, 128, 113, 42, 74, 8, 10, 6, 3 )
[LOG] Total clause computation time: 55.2909/52 sec (0.486254/0.486254 sec, 0.36755/0.36755 sec, 0.573488/0.573488 sec, 4.02267/4.02267 sec, 0.305933/0.305933 sec, 0.246351/0.246351 sec, 0.276803/0.276803 sec, 0.262756/0.262756 sec, 0.573814/0.573814 sec, 9.50584/9.50584 sec, 0.013431/0.013431 sec, 0.016027/0.016027 sec, 0.456102/0.456102 sec, 0.00757/0.00757 sec, 4.32216/4.32216 sec, 0.339687/0.339687 sec, 4.4669/4.4669 sec, 1.2673/1.2673 sec, 0.338071/0.338071 sec, 0.302844/0.302844 sec, 0.328226/0.328226 sec, 0.311445/0.311445 sec, 1.11204/1.11204 sec, 23.2135/23.2135 sec, 0.536814/0.536814 sec, 0.507584/0.507584 sec, 0.6212/0.6212 sec, 0.508593/0.508593 sec )
[LOG] Total clause minimization time: 60.8923/65 sec (4.02467/4.02467 sec, 2.53636/2.53636 sec, 3.0743/3.0743 sec, 0.110669/0.110669 sec, 2.46637/2.46637 sec, 2.12225/2.12225 sec, 7.28378/7.28378 sec, 2.2831/2.2831 sec, 0.566039/0.566039 sec, 2.21534/2.21534 sec, 0.033955/0.033955 sec, 0.044597/0.044597 sec, 0.483163/0.483163 sec, 0.019153/0.019153 sec, 4.44336/4.44336 sec, 5.02286/5.02286 sec, 1.95303/1.95303 sec, 0.493648/0.493648 sec, 2.69651/2.69651 sec, 9.56158/9.56158 sec, 2.36203/2.36203 sec, 2.00658/2.00658 sec, 1.26102/1.26102 sec, 1.58119/1.58119 sec, 0.577404/0.577404 sec, 0.82919/0.82919 sec, 0.587881/0.587881 sec, 0.252263/0.252263 sec )
[LOG] Total clause size reduction: 99737 --> 14899 (16872 --> 2770, 15225 --> 1116, 13246 --> 1757, 1387 --> 83, 9792 --> 573, 8946 --> 559, 9310 --> 608, 7797 --> 530, 2856 --> 254, 5159 --> 569, 528 --> 15, 715 --> 24, 384 --> 11, 252 --> 9, 1895 --> 1426, 1040 --> 800, 1203 --> 963, 83 --> 83, 573 --> 460, 535 --> 471, 566 --> 509, 530 --> 466, 254 --> 254, 539 --> 539, 15 --> 15, 19 --> 19, 11 --> 11, 5 --> 5 )
[LOG] Average clause size reduction: 40.6592 --> 6.07379 (75.6592 --> 12.4215, 74.6324 --> 5.47059, 73.5889 --> 9.76111, 69.35 --> 4.15, 71.4745 --> 4.18248, 70.4409 --> 4.40157, 69.4776 --> 4.53731, 68.3947 --> 4.64912, 66.4186 --> 5.90698, 66.141 --> 7.29487, 58.6667 --> 1.66667, 59.5833 --> 2, 54.8571 --> 1.57143, 50.4 --> 1.8, 11.4848 --> 8.64242, 5.30612 --> 4.08163, 8.78102 --> 7.0292, 4.36842 --> 4.36842, 4.21324 --> 3.38235, 4.34959 --> 3.82927, 4.42188 --> 3.97656, 4.69027 --> 4.12389, 6.04762 --> 6.04762, 7.28378 --> 7.28378, 1.875 --> 1.875, 1.9 --> 1.9, 1.83333 --> 1.83333, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 117.279 sec CPU time.
[LOG] Overall execution time: 118 sec real time.
Synthesis time: 118.10 sec (Real time) / 112.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.66 sec (Real time) / 1.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 70.04 sec (Real time) / 69.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 3485 15 47 1 3409
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 179.209 sec CPU time.
[LOG] Relation determinization time: 180 sec real time.
[LOG] Final circuit size: 3260 new AND gates.
[LOG] Size before ABC: 6751 AND gates.
[LOG] Size after ABC: 3260 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 178.182/178 sec (6.61746/6 sec, 3.9515/4 sec, 9.91866/10 sec, 1.34884/2 sec, 3.35586/3 sec, 11.1357/11 sec, 3.10334/3 sec, 3.18854/3 sec, 2.81409/3 sec, 2.014/2 sec, 13.596/14 sec, 0.07051/0 sec, 0.049091/0 sec, 0.06844/0 sec, 0.024862/0 sec, 14.1517/14 sec, 7.56974/8 sec, 6.39893/6 sec, 5.99824/6 sec, 4.54349/5 sec, 4.12228/4 sec, 4.06021/4 sec, 6.62496/7 sec, 2.97082/3 sec, 4.16997/4 sec, 4.20765/4 sec, 2.17552/2 sec, 2.15823/2 sec, 27.616/28 sec, 20.1574/20 sec )
[LOG] Nr of iterations: 2703 (207, 162, 248, 26, 129, 132, 130, 115, 100, 49, 82, 9, 7, 7, 5, 147, 160, 236, 22, 128, 122, 126, 109, 93, 48, 81, 7, 6, 6, 4 )
[LOG] Total clause computation time: 71.4773/73 sec (1.62946/1.62946 sec, 0.520346/0.520346 sec, 0.868153/0.868153 sec, 1.13434/1.13434 sec, 0.342552/0.342552 sec, 0.351774/0.351774 sec, 0.346978/0.346978 sec, 0.295088/0.295088 sec, 0.25619/0.25619 sec, 0.672164/0.672164 sec, 10.2338/10.2338 sec, 0.021108/0.021108 sec, 0.011189/0.011189 sec, 0.011597/0.011597 sec, 0.007057/0.007057 sec, 10.3548/10.3548 sec, 0.545873/0.545873 sec, 2.17334/2.17334 sec, 5.00805/5.00805 sec, 0.382168/0.382168 sec, 0.437598/0.437598 sec, 0.472898/0.472898 sec, 0.389812/0.389812 sec, 0.335212/0.335212 sec, 1.99799/1.99799 sec, 1.95564/1.95564 sec, 1.37117/1.37117 sec, 1.40743/1.40743 sec, 26.6641/26.6641 sec, 1.27947/1.27947 sec )
[LOG] Total clause minimization time: 106.134/105 sec (4.9623/4.9623 sec, 3.41385/3.41385 sec, 9.01306/9.01306 sec, 0.208977/0.208977 sec, 2.99908/2.99908 sec, 10.7622/10.7622 sec, 2.73509/2.73509 sec, 2.87388/2.87388 sec, 2.53632/2.53632 sec, 1.32573/1.32573 sec, 3.33446/3.33446 sec, 0.047057/0.047057 sec, 0.036175/0.036175 sec, 0.055067/0.055067 sec, 0.016577/0.016577 sec, 3.76876/3.76876 sec, 6.99185/6.99185 sec, 4.16908/4.16908 sec, 0.982288/0.982288 sec, 4.12912/4.12912 sec, 3.65361/3.65361 sec, 3.55246/3.55246 sec, 6.20499/6.20499 sec, 2.6087/2.6087 sec, 2.15333/2.15333 sec, 2.22284/2.22284 sec, 0.8018/0.8018 sec, 0.748587/0.748587 sec, 0.949818/0.949818 sec, 18.8766/18.8766 sec )
[LOG] Total clause size reduction: 119424 --> 16273 (17304 --> 2626, 13363 --> 749, 20254 --> 2476, 2025 --> 123, 10240 --> 536, 10349 --> 589, 10062 --> 550, 8778 --> 504, 7524 --> 440, 3600 --> 289, 5994 --> 593, 584 --> 18, 432 --> 11, 426 --> 11, 280 --> 7, 1710 --> 1319, 740 --> 557, 2319 --> 1797, 98 --> 98, 536 --> 445, 514 --> 436, 526 --> 439, 456 --> 397, 386 --> 339, 289 --> 289, 593 --> 593, 13 --> 13, 11 --> 11, 11 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 44.182 --> 6.02035 (83.5942 --> 12.686, 82.4877 --> 4.62346, 81.6694 --> 9.98387, 77.8846 --> 4.73077, 79.3798 --> 4.15504, 78.4015 --> 4.46212, 77.4 --> 4.23077, 76.3304 --> 4.38261, 75.24 --> 4.4, 73.4694 --> 5.89796, 73.0976 --> 7.23171, 64.8889 --> 2, 61.7143 --> 1.57143, 60.8571 --> 1.57143, 56 --> 1.4, 11.6327 --> 8.97279, 4.625 --> 3.48125, 9.82627 --> 7.61441, 4.45455 --> 4.45455, 4.1875 --> 3.47656, 4.21311 --> 3.57377, 4.1746 --> 3.48413, 4.18349 --> 3.6422, 4.15054 --> 3.64516, 6.02083 --> 6.02083, 7.32099 --> 7.32099, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 179.217 sec CPU time.
[LOG] Overall execution time: 180 sec real time.
Synthesis time: 180.21 sec (Real time) / 171.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.82 sec (Real time) / 1.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.70 sec (Real time) / 33.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 3793 17 52 1 3709
=====================  amba8c7y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9843.92 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 386.751 sec CPU time.
[LOG] Relation determinization time: 388 sec real time.
[LOG] Final circuit size: 5674 new AND gates.
[LOG] Size before ABC: 12499 AND gates.
[LOG] Size after ABC: 5674 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 384.679/385 sec (16.9019/17 sec, 14.8944/14 sec, 14.0789/15 sec, 16.4063/16 sec, 8.61503/9 sec, 6.88069/6 sec, 22.8343/23 sec, 7.69601/8 sec, 7.40891/7 sec, 8.83577/9 sec, 8.11829/8 sec, 23.7652/24 sec, 29.9304/30 sec, 0.164315/0 sec, 1.84806/2 sec, 4.0636/4 sec, 2.65434/3 sec, 0.049273/0 sec, 42.6766/43 sec, 11.5192/11 sec, 21.3011/22 sec, 5.24451/5 sec, 7.18714/7 sec, 8.49079/9 sec, 7.83455/7 sec, 6.65915/7 sec, 7.60701/8 sec, 7.65891/7 sec, 27.1216/28 sec, 8.7606/8 sec, 9.20932/10 sec, 3.32681/3 sec, 3.2379/3 sec, 3.82849/4 sec, 4.2109/4 sec, 3.6588/4 sec )
[LOG] Nr of iterations: 4860 (338, 284, 297, 39, 201, 185, 168, 186, 168, 189, 189, 87, 115, 14, 11, 13, 13, 5, 256, 277, 285, 37, 198, 184, 166, 184, 163, 188, 179, 86, 107, 13, 10, 12, 9, 4 )
[LOG] Total clause computation time: 131.573/129 sec (3.11144/3.11144 sec, 5.71555/5.71555 sec, 1.7547/1.7547 sec, 15.9109/15.9109 sec, 0.787927/0.787927 sec, 0.646147/0.646147 sec, 16.8474/16.8474 sec, 0.605277/0.605277 sec, 0.558799/0.558799 sec, 0.715848/0.715848 sec, 0.664421/0.664421 sec, 1.48837/1.48837 sec, 22.2142/22.2142 sec, 0.042004/0.042004 sec, 1.69861/1.69861 sec, 0.283662/0.283662 sec, 0.929872/0.929872 sec, 0.014207/0.014207 sec, 28.3146/28.3146 sec, 1.03945/1.03945 sec, 4.22469/4.22469 sec, 3.45023/3.45023 sec, 0.776033/0.776033 sec, 0.779669/0.779669 sec, 0.69946/0.69946 sec, 0.846357/0.846357 sec, 0.752022/0.752022 sec, 0.847417/0.847417 sec, 0.919622/0.919622 sec, 2.99035/2.99035 sec, 4.48502/4.48502 sec, 1.18585/1.18585 sec, 1.8208/1.8208 sec, 1.20356/1.20356 sec, 1.49991/1.49991 sec, 1.74851/1.74851 sec )
[LOG] Total clause minimization time: 251.303/256 sec (13.7256/13.7256 sec, 9.1246/9.1246 sec, 12.2457/12.2457 sec, 0.48213/0.48213 sec, 7.77919/7.77919 sec, 6.18479/6.18479 sec, 5.93962/5.93962 sec, 7.02957/7.02957 sec, 6.79927/6.79927 sec, 8.05117/8.05117 sec, 7.37897/7.37897 sec, 22.2219/22.2219 sec, 7.63645/7.63645 sec, 0.116513/0.116513 sec, 0.142715/0.142715 sec, 3.77474/3.77474 sec, 1.71714/1.71714 sec, 0.032688/0.032688 sec, 14.277/14.277 sec, 10.391/10.391 sec, 16.9684/16.9684 sec, 1.77591/1.77591 sec, 6.33656/6.33656 sec, 7.63523/7.63523 sec, 7.06283/7.06283 sec, 5.73007/5.73007 sec, 6.78075/6.78075 sec, 6.72097/6.72097 sec, 26.1112/26.1112 sec, 5.70877/5.70877 sec, 4.64751/4.64751 sec, 2.13328/2.13328 sec, 1.40991/1.40991 sec, 2.61787/2.61787 sec, 2.7055/2.7055 sec, 1.90712/1.90712 sec )
[LOG] Total clause size reduction: 251174 --> 30346 (33700 --> 5127, 28017 --> 1441, 29008 --> 3433, 3686 --> 183, 19200 --> 838, 17480 --> 833, 15698 --> 815, 17205 --> 871, 15364 --> 789, 17108 --> 958, 16920 --> 1025, 7654 --> 576, 10032 --> 845, 1131 --> 25, 860 --> 24, 1020 --> 23, 1008 --> 34, 332 --> 7, 3556 --> 2735, 1379 --> 970, 3255 --> 2191, 175 --> 175, 818 --> 628, 833 --> 693, 802 --> 699, 860 --> 756, 743 --> 592, 958 --> 825, 930 --> 798, 576 --> 576, 770 --> 765, 25 --> 25, 24 --> 24, 23 --> 23, 17 --> 17, 7 --> 7 )
[LOG] Average clause size reduction: 51.6819 --> 6.24403 (99.7041 --> 15.1686, 98.6514 --> 5.07394, 97.67 --> 11.5589, 94.5128 --> 4.69231, 95.5224 --> 4.16915, 94.4865 --> 4.5027, 93.4405 --> 4.85119, 92.5 --> 4.6828, 91.4524 --> 4.69643, 90.5185 --> 5.06878, 89.5238 --> 5.42328, 87.977 --> 6.62069, 87.2348 --> 7.34783, 80.7857 --> 1.78571, 78.1818 --> 2.18182, 78.4615 --> 1.76923, 77.5385 --> 2.61538, 66.4 --> 1.4, 13.8906 --> 10.6836, 4.97834 --> 3.50181, 11.4211 --> 7.68772, 4.72973 --> 4.72973, 4.13131 --> 3.17172, 4.52717 --> 3.7663, 4.83133 --> 4.21084, 4.67391 --> 4.1087, 4.55828 --> 3.6319, 5.09574 --> 4.3883, 5.19553 --> 4.4581, 6.69767 --> 6.69767, 7.19626 --> 7.14953, 1.92308 --> 1.92308, 2.4 --> 2.4, 1.91667 --> 1.91667, 1.88889 --> 1.88889, 1.75 --> 1.75 )
[LOG] Overall execution time: 386.762 sec CPU time.
[LOG] Overall execution time: 388 sec real time.
Synthesis time: 388.51 sec (Real time) / 367.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.12 sec (Real time) / 4.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 392.62 sec (Real time) / 391.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 6357 21 61 1 6257
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 526.826 sec CPU time.
[LOG] Relation determinization time: 529 sec real time.
[LOG] Final circuit size: 5993 new AND gates.
[LOG] Size before ABC: 13020 AND gates.
[LOG] Size after ABC: 5993 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 524.141/525 sec (13.7459/13 sec, 17.4492/18 sec, 10.8083/11 sec, 24.6521/24 sec, 6.4952/7 sec, 6.52711/6 sec, 6.38447/7 sec, 7.94528/8 sec, 32.3337/32 sec, 7.84672/8 sec, 8.8663/9 sec, 9.35672/9 sec, 34.7492/35 sec, 44.073/44 sec, 0.247791/1 sec, 2.10708/2 sec, 2.09212/2 sec, 3.1365/3 sec, 0.060408/0 sec, 43.9452/44 sec, 13.6603/14 sec, 41.8759/42 sec, 11.2828/11 sec, 12.4583/12 sec, 20.4184/21 sec, 11.9317/12 sec, 9.37944/9 sec, 12.0316/12 sec, 11.3932/12 sec, 9.46545/9 sec, 11.0762/11 sec, 34.6989/35 sec, 14.0456/14 sec, 6.19219/6 sec, 5.27305/6 sec, 5.36201/5 sec, 6.64279/7 sec, 4.13059/4 sec )
[LOG] Nr of iterations: 5080 (218, 297, 218, 37, 216, 181, 186, 178, 199, 201, 168, 182, 92, 169, 19, 11, 10, 9, 5, 190, 283, 209, 36, 211, 172, 185, 173, 197, 193, 157, 170, 91, 168, 18, 10, 9, 8, 4 )
[LOG] Total clause computation time: 189.463/188 sec (3.27973/3.27973 sec, 1.16594/1.16594 sec, 1.28824/1.28824 sec, 24.278/24.278 sec, 0.780793/0.780793 sec, 0.729383/0.729383 sec, 0.654315/0.654315 sec, 0.630183/0.630183 sec, 0.733782/0.733782 sec, 0.817823/0.817823 sec, 0.660577/0.660577 sec, 0.800706/0.800706 sec, 2.5079/2.5079 sec, 34.1626/34.1626 sec, 0.075014/0.075014 sec, 2.00253/2.00253 sec, 1.17343/1.17343 sec, 1.62012/1.62012 sec, 0.02421/0.02421 sec, 34.8783/34.8783 sec, 1.28129/1.28129 sec, 13.9857/13.9857 sec, 7.52764/7.52764 sec, 1.00864/1.00864 sec, 0.892608/0.892608 sec, 0.89345/0.89345 sec, 0.943975/0.943975 sec, 1.0829/1.0829 sec, 1.02239/1.02239 sec, 0.949616/0.949616 sec, 1.2352/1.2352 sec, 27.0516/27.0516 sec, 6.17313/6.17313 sec, 2.40117/2.40117 sec, 3.15076/3.15076 sec, 2.56255/2.56255 sec, 2.7727/2.7727 sec, 2.26383/2.26383 sec )
[LOG] Total clause minimization time: 332.382/336 sec (10.4186/10.4186 sec, 16.2248/16.2248 sec, 9.46512/9.46512 sec, 0.362571/0.362571 sec, 5.64263/5.64263 sec, 5.73507/5.73507 sec, 5.66157/5.66157 sec, 7.25041/7.25041 sec, 31.5204/31.5204 sec, 6.93895/6.93895 sec, 8.12452/8.12452 sec, 8.46786/8.46786 sec, 32.1788/32.1788 sec, 9.78873/9.78873 sec, 0.164142/0.164142 sec, 0.09801/0.09801 sec, 0.914372/0.914372 sec, 1.51243/1.51243 sec, 0.033659/0.033659 sec, 8.99957/8.99957 sec, 12.2814/12.2814 sec, 27.7863/27.7863 sec, 3.73238/3.73238 sec, 11.3552/11.3552 sec, 19.4428/19.4428 sec, 10.9465/10.9465 sec, 8.34284/8.34284 sec, 10.8402/10.8402 sec, 10.2626/10.2626 sec, 8.42224/8.42224 sec, 9.7325/9.7325 sec, 7.57378/7.57378 sec, 7.74433/7.74433 sec, 3.78004/3.78004 sec, 2.11504/2.11504 sec, 2.79369/2.79369 sec, 3.86425/3.86425 sec, 1.86331/1.86331 sec )
[LOG] Total clause size reduction: 275567 --> 30233 (23219 --> 3434, 31376 --> 1671, 22785 --> 2684, 3744 --> 177, 22145 --> 1116, 18360 --> 830, 18685 --> 901, 17700 --> 842, 19602 --> 991, 19600 --> 949, 16199 --> 817, 17376 --> 846, 8645 --> 627, 15792 --> 1232, 1674 --> 35, 920 --> 22, 819 --> 17, 720 --> 15, 356 --> 7, 2855 --> 2138, 1537 --> 1088, 2528 --> 1952, 177 --> 177, 1065 --> 868, 744 --> 619, 901 --> 757, 790 --> 667, 978 --> 818, 878 --> 735, 708 --> 615, 734 --> 636, 627 --> 624, 1232 --> 1230, 35 --> 35, 22 --> 22, 17 --> 17, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 54.2455 --> 5.95138 (106.509 --> 15.7523, 105.643 --> 5.62626, 104.518 --> 12.3119, 101.189 --> 4.78378, 102.523 --> 5.16667, 101.436 --> 4.58564, 100.457 --> 4.84409, 99.4382 --> 4.73034, 98.5025 --> 4.9799, 97.5124 --> 4.72139, 96.4226 --> 4.8631, 95.4725 --> 4.64835, 93.9674 --> 6.81522, 93.4438 --> 7.28994, 88.1053 --> 1.84211, 83.6364 --> 2, 81.9 --> 1.7, 80 --> 1.66667, 71.2 --> 1.4, 15.0263 --> 11.2526, 5.4311 --> 3.84452, 12.0957 --> 9.33971, 4.91667 --> 4.91667, 5.04739 --> 4.11374, 4.32558 --> 3.59884, 4.87027 --> 4.09189, 4.56647 --> 3.85549, 4.96447 --> 4.15228, 4.54922 --> 3.80829, 4.50955 --> 3.9172, 4.31765 --> 3.74118, 6.89011 --> 6.85714, 7.33333 --> 7.32143, 1.94444 --> 1.94444, 2.2 --> 2.2, 1.88889 --> 1.88889, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 526.839 sec CPU time.
[LOG] Overall execution time: 529 sec real time.
Synthesis time: 529.08 sec (Real time) / 502.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.13 sec (Real time) / 4.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 611.24 sec (Real time) / 609.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 6730 23 65 1 6623
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 12.5826 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 902 new AND gates.
[LOG] Size before ABC: 1592 AND gates.
[LOG] Size after ABC: 901 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.5032/12 sec (0.033464/0 sec, 0.037531/0 sec, 0.462389/0 sec, 0.002767/0 sec, 0.066877/0 sec, 0.010625/0 sec, 1.29572/1 sec, 3.83014/4 sec, 0.972691/1 sec, 0.180079/0 sec, 0.173928/1 sec, 2.76716/2 sec, 0.195792/1 sec, 0.14019/0 sec, 0.891909/1 sec, 1.44199/1 sec )
[LOG] Nr of iterations: 617 (6, 10, 9, 5, 24, 10, 207, 69, 5, 4, 5, 4, 18, 8, 165, 68 )
[LOG] Total clause computation time: 6.53682/7 sec (0.029306/0.029306 sec, 0.02339/0.02339 sec, 0.013817/0.013817 sec, 0.000899/0.000899 sec, 0.017725/0.017725 sec, 0.002178/0.002178 sec, 0.634293/0.634293 sec, 3.52032/3.52032 sec, 0.666786/0.666786 sec, 0.144797/0.144797 sec, 0.062402/0.062402 sec, 0.077978/0.077978 sec, 0.092667/0.092667 sec, 0.080351/0.080351 sec, 0.151635/0.151635 sec, 1.01827/1.01827 sec )
[LOG] Total clause minimization time: 5.93827/5 sec (0.004018/0.004018 sec, 0.013815/0.013815 sec, 0.448244/0.448244 sec, 0.001735/0.001735 sec, 0.048478/0.048478 sec, 0.008087/0.008087 sec, 0.654094/0.654094 sec, 0.306422/0.306422 sec, 0.305633/0.305633 sec, 0.035051/0.035051 sec, 0.111257/0.111257 sec, 2.68896/2.68896 sec, 0.10231/0.10231 sec, 0.059423/0.059423 sec, 0.731514/0.731514 sec, 0.419227/0.419227 sec )
[LOG] Total clause size reduction: 15046 --> 3776 (230 --> 9, 405 --> 58, 352 --> 24, 172 --> 7, 966 --> 83, 369 --> 32, 8240 --> 1569, 2652 --> 402, 9 --> 9, 16 --> 16, 12 --> 12, 7 --> 7, 53 --> 50, 27 --> 27, 1134 --> 1069, 402 --> 402 )
[LOG] Average clause size reduction: 24.3857 --> 6.11994 (38.3333 --> 1.5, 40.5 --> 5.8, 39.1111 --> 2.66667, 34.4 --> 1.4, 40.25 --> 3.45833, 36.9 --> 3.2, 39.8068 --> 7.57971, 38.4348 --> 5.82609, 1.8 --> 1.8, 4 --> 4, 2.4 --> 2.4, 1.75 --> 1.75, 2.94444 --> 2.77778, 3.375 --> 3.375, 6.87273 --> 6.47879, 5.91176 --> 5.91176 )
[LOG] Overall execution time: 12.5852 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.85 sec (Real time) / 12.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.80 sec (Real time) / 3.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1136 7 31 1 1091
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 33.1403 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 1450 new AND gates.
[LOG] Size before ABC: 2793 AND gates.
[LOG] Size after ABC: 1450 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.9815/33 sec (0.042576/0 sec, 0.808542/1 sec, 0.008971/0 sec, 0.650693/0 sec, 0.005191/0 sec, 1.32098/2 sec, 0.744822/0 sec, 4.71707/5 sec, 1.63991/2 sec, 4.94364/5 sec, 3.97859/4 sec, 0.445327/0 sec, 0.289902/1 sec, 0.497802/0 sec, 0.24591/0 sec, 8.65006/9 sec, 1.01435/1 sec, 1.18361/1 sec, 1.24796/1 sec, 0.54558/1 sec )
[LOG] Nr of iterations: 1294 (6, 94, 9, 28, 5, 175, 81, 163, 120, 38, 4, 11, 8, 25, 4, 167, 43, 160, 116, 37 )
[LOG] Total clause computation time: 6.58317/6 sec (0.036677/0.036677 sec, 0.362767/0.362767 sec, 0.002682/0.002682 sec, 0.019333/0.019333 sec, 0.001608/0.001608 sec, 0.132123/0.132123 sec, 0.116229/0.116229 sec, 0.160466/0.160466 sec, 0.424754/0.424754 sec, 0.148568/0.148568 sec, 3.22991/3.22991 sec, 0.341387/0.341387 sec, 0.147226/0.147226 sec, 0.266924/0.266924 sec, 0.153916/0.153916 sec, 0.168797/0.168797 sec, 0.189276/0.189276 sec, 0.188721/0.188721 sec, 0.303498/0.303498 sec, 0.188306/0.188306 sec )
[LOG] Total clause minimization time: 26.286/26 sec (0.005715/0.005715 sec, 0.441333/0.441333 sec, 0.005882/0.005882 sec, 0.629944/0.629944 sec, 0.003365/0.003365 sec, 1.18159/1.18159 sec, 0.622765/0.622765 sec, 4.54248/4.54248 sec, 1.20039/1.20039 sec, 4.78942/4.78942 sec, 0.748323/0.748323 sec, 0.1029/0.1029 sec, 0.141954/0.141954 sec, 0.228576/0.228576 sec, 0.091609/0.091609 sec, 8.46746/8.46746 sec, 0.820841/0.820841 sec, 0.978426/0.978426 sec, 0.93054/0.93054 sec, 0.352487/0.352487 sec )
[LOG] Total clause size reduction: 38017 --> 7215 (275 --> 10, 5022 --> 979, 424 --> 15, 1404 --> 136, 204 --> 7, 8700 --> 871, 3920 --> 594, 7776 --> 821, 5593 --> 736, 1702 --> 253, 7 --> 7, 45 --> 45, 15 --> 15, 118 --> 108, 7 --> 7, 798 --> 709, 249 --> 237, 799 --> 706, 706 --> 706, 253 --> 253 )
[LOG] Average clause size reduction: 29.3794 --> 5.57573 (45.8333 --> 1.66667, 53.4255 --> 10.4149, 47.1111 --> 1.66667, 50.1429 --> 4.85714, 40.8 --> 1.4, 49.7143 --> 4.97714, 48.3951 --> 7.33333, 47.7055 --> 5.03681, 46.6083 --> 6.13333, 44.7895 --> 6.65789, 1.75 --> 1.75, 4.09091 --> 4.09091, 1.875 --> 1.875, 4.72 --> 4.32, 1.75 --> 1.75, 4.77844 --> 4.24551, 5.7907 --> 5.51163, 4.99375 --> 4.4125, 6.08621 --> 6.08621, 6.83784 --> 6.83784 )
[LOG] Overall execution time: 33.1436 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.53 sec (Real time) / 31.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.48 sec (Real time) / 11.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1736 9 36 1 1681
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 2750.69 sec CPU time.
[LOG] Relation determinization time: 2760 sec real time.
[LOG] Final circuit size: 18307 new AND gates.
[LOG] Size before ABC: 39750 AND gates.
[LOG] Size after ABC: 18306 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 2749.68/2755 sec (0.201001/0 sec, 20.3289/21 sec, 0.022931/0 sec, 1.70591/2 sec, 0.017597/0 sec, 3.10304/3 sec, 0.122928/0 sec, 31.6755/32 sec, 129.959/130 sec, 1387.33/1389 sec, 111.578/112 sec, 91.736/92 sec, 98.3185/99 sec, 82.9096/83 sec, 60.8717/61 sec, 53.5551/54 sec, 46.6487/46 sec, 51.7278/52 sec, 98.2207/99 sec, 98.8319/99 sec, 189.287/189 sec, 191.531/192 sec )
[LOG] Nr of iterations: 9164 (6, 9, 6, 16, 5, 65, 14, 1122, 1045, 1907, 502, 4, 8, 5, 8, 4, 26, 11, 1052, 1024, 1824, 501 )
[LOG] Total clause computation time: 1537.29/1538 sec (0.165494/0.165494 sec, 20.3039/20.3039 sec, 0.00721/0.00721 sec, 0.248636/0.248636 sec, 0.006226/0.006226 sec, 0.32729/0.32729 sec, 0.020569/0.020569 sec, 3.23266/3.23266 sec, 8.25084/8.25084 sec, 907.321/907.321 sec, 56.579/56.579 sec, 78.2862/78.2862 sec, 88.7243/88.7243 sec, 48.6575/48.6575 sec, 20.342/20.342 sec, 30.5674/30.5674 sec, 24.0401/24.0401 sec, 36.5375/36.5375 sec, 14.9073/14.9073 sec, 13.7532/13.7532 sec, 42.3853/42.3853 sec, 142.621/142.621 sec )
[LOG] Total clause minimization time: 1205.59/1209 sec (0.035099/0.035099 sec, 0.023975/0.023975 sec, 0.015193/0.015193 sec, 1.45574/1.45574 sec, 0.01084/0.01084 sec, 2.76849/2.76849 sec, 0.100519/0.100519 sec, 28.2856/28.2856 sec, 121.233/121.233 sec, 478.553/478.553 sec, 54.44/54.44 sec, 13.4476/13.4476 sec, 9.58786/9.58786 sec, 34.249/34.249 sec, 40.5241/40.5241 sec, 22.9853/22.9853 sec, 22.5977/22.5977 sec, 15.1828/15.1828 sec, 82.6377/82.6377 sec, 84.2416/84.2416 sec, 144.943/144.943 sec, 48.2766/48.2766 sec )
[LOG] Total clause size reduction: 305720 --> 87271 (320 --> 11, 504 --> 34, 310 --> 10, 915 --> 92, 240 --> 7, 3776 --> 254, 754 --> 64, 63897 --> 10835, 58464 --> 10744, 104830 --> 20840, 27054 --> 4630, 7 --> 7, 34 --> 34, 10 --> 10, 26 --> 25, 7 --> 7, 64 --> 43, 50 --> 50, 9844 --> 8330, 10424 --> 8331, 19560 --> 18283, 4630 --> 4630 )
[LOG] Average clause size reduction: 33.361 --> 9.52324 (53.3333 --> 1.83333, 56 --> 3.77778, 51.6667 --> 1.66667, 57.1875 --> 5.75, 48 --> 1.4, 58.0923 --> 3.90769, 53.8571 --> 4.57143, 56.9492 --> 9.65686, 55.9464 --> 10.2813, 54.9712 --> 10.9282, 53.8924 --> 9.22311, 1.75 --> 1.75, 4.25 --> 4.25, 2 --> 2, 3.25 --> 3.125, 1.75 --> 1.75, 2.46154 --> 1.65385, 4.54545 --> 4.54545, 9.35741 --> 7.91825, 10.1797 --> 8.13574, 10.7237 --> 10.0236, 9.24152 --> 9.24152 )
[LOG] Overall execution time: 2750.7 sec CPU time.
[LOG] Overall execution time: 2760 sec real time.
Synthesis time: 2759.24 sec (Real time) / 2654.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.96 sec (Real time) / 8.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1226.65 sec (Real time) / 1222.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 18656 11 42 1 18593
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 119.791 sec CPU time.
[LOG] Relation determinization time: 121 sec real time.
[LOG] Final circuit size: 2995 new AND gates.
[LOG] Size before ABC: 6145 AND gates.
[LOG] Size after ABC: 2995 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 119.284/119 sec (2.88731/3 sec, 2.3049/2 sec, 3.66885/4 sec, 4.89032/5 sec, 3.98775/4 sec, 9.22764/9 sec, 3.91601/4 sec, 1.46178/1 sec, 13.5933/14 sec, 0.066475/0 sec, 0.343565/0 sec, 0.583514/1 sec, 0.031769/0 sec, 7.01255/7 sec, 11.9382/12 sec, 3.85875/4 sec, 2.64575/2 sec, 3.51494/4 sec, 3.42659/3 sec, 28.7916/29 sec, 1.92891/2 sec, 2.9614/3 sec, 1.33876/1 sec, 2.61506/3 sec, 1.23063/1 sec, 1.05726/1 sec )
[LOG] Nr of iterations: 2537 (116, 220, 223, 15, 224, 213, 182, 46, 90, 11, 10, 10, 7, 109, 180, 177, 14, 175, 190, 161, 44, 88, 9, 9, 8, 6 )
[LOG] Total clause computation time: 24.3613/29 sec (0.910566/0.910566 sec, 0.231224/0.231224 sec, 0.461559/0.461559 sec, 4.81733/4.81733 sec, 0.358067/0.358067 sec, 0.382904/0.382904 sec, 0.354705/0.354705 sec, 0.304478/0.304478 sec, 2.369/2.369 sec, 0.016179/0.016179 sec, 0.288537/0.288537 sec, 0.212111/0.212111 sec, 0.009344/0.009344 sec, 4.76355/4.76355 sec, 0.383215/0.383215 sec, 1.06818/1.06818 sec, 0.79271/0.79271 sec, 0.421854/0.421854 sec, 0.474887/0.474887 sec, 0.463345/0.463345 sec, 0.682561/0.682561 sec, 1.01436/1.01436 sec, 0.462677/0.462677 sec, 2.17172/2.17172 sec, 0.487585/0.487585 sec, 0.458656/0.458656 sec )
[LOG] Total clause minimization time: 94.512/90 sec (1.96811/1.96811 sec, 2.05809/2.05809 sec, 3.18401/3.18401 sec, 0.070753/0.070753 sec, 3.60662/3.60662 sec, 8.81907/8.81907 sec, 3.53411/3.53411 sec, 1.14676/1.14676 sec, 11.2063/11.2063 sec, 0.048144/0.048144 sec, 0.052757/0.052757 sec, 0.368982/0.368982 sec, 0.021113/0.021113 sec, 2.23288/2.23288 sec, 11.5268/11.5268 sec, 2.75712/2.75712 sec, 1.84923/1.84923 sec, 3.0575/3.0575 sec, 2.90854/2.90854 sec, 28.2895/28.2895 sec, 1.23306/1.23306 sec, 1.9213/1.9213 sec, 0.873486/0.873486 sec, 0.440262/0.440262 sec, 0.740693/0.740693 sec, 0.596866/0.596866 sec )
[LOG] Total clause size reduction: 101133 --> 15879 (8395 --> 1348, 15768 --> 1259, 15762 --> 2192, 980 --> 64, 15387 --> 1509, 14416 --> 1249, 12127 --> 1072, 2970 --> 267, 5785 --> 696, 640 --> 25, 567 --> 22, 558 --> 20, 366 --> 11, 1250 --> 948, 882 --> 673, 1525 --> 1321, 64 --> 64, 888 --> 721, 983 --> 780, 813 --> 634, 258 --> 257, 684 --> 682, 17 --> 17, 22 --> 22, 15 --> 15, 11 --> 11 )
[LOG] Average clause size reduction: 39.8632 --> 6.25897 (72.3707 --> 11.6207, 71.6727 --> 5.72273, 70.6816 --> 9.8296, 65.3333 --> 4.26667, 68.692 --> 6.73661, 67.6808 --> 5.86385, 66.6319 --> 5.89011, 64.5652 --> 5.80435, 64.2778 --> 7.73333, 58.1818 --> 2.27273, 56.7 --> 2.2, 55.8 --> 2, 52.2857 --> 1.57143, 11.4679 --> 8.69725, 4.9 --> 3.73889, 8.61582 --> 7.46328, 4.57143 --> 4.57143, 5.07429 --> 4.12, 5.17368 --> 4.10526, 5.04969 --> 3.93789, 5.86364 --> 5.84091, 7.77273 --> 7.75, 1.88889 --> 1.88889, 2.44444 --> 2.44444, 1.875 --> 1.875, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 119.797 sec CPU time.
[LOG] Overall execution time: 121 sec real time.
Synthesis time: 120.61 sec (Real time) / 114.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.40 sec (Real time) / 1.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.11 sec (Real time) / 29.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 3412 13 47 1 3339
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 189.663 sec CPU time.
[LOG] Relation determinization time: 190 sec real time.
[LOG] Final circuit size: 3506 new AND gates.
[LOG] Size before ABC: 7236 AND gates.
[LOG] Size after ABC: 3506 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 189.067/190 sec (3.18523/3 sec, 2.72659/3 sec, 3.6567/4 sec, 4.74137/4 sec, 4.96371/5 sec, 19.1376/20 sec, 6.74184/6 sec, 33.9947/34 sec, 1.6349/2 sec, 22.1034/22 sec, 0.050573/0 sec, 0.111034/0 sec, 0.570374/1 sec, 0.047978/0 sec, 13.0671/13 sec, 6.76506/7 sec, 19.0563/19 sec, 1.81316/2 sec, 19.3431/19 sec, 4.06058/4 sec, 4.32965/5 sec, 4.36613/4 sec, 5.34396/5 sec, 3.08612/3 sec, 1.03872/1 sec, 1.05995/1 sec, 0.976745/1 sec, 1.09448/2 sec )
[LOG] Nr of iterations: 3132 (141, 239, 193, 21, 249, 239, 241, 231, 44, 82, 8, 11, 6, 7, 131, 179, 167, 19, 165, 207, 181, 229, 43, 74, 7, 8, 5, 5 )
[LOG] Total clause computation time: 55.0501/45 sec (0.344107/0.344107 sec, 0.256588/0.256588 sec, 0.482331/0.482331 sec, 4.63666/4.63666 sec, 0.449645/0.449645 sec, 0.458881/0.458881 sec, 0.599066/0.599066 sec, 0.580241/0.580241 sec, 0.501764/0.501764 sec, 18.8056/18.8056 sec, 0.013811/0.013811 sec, 0.026706/0.026706 sec, 0.322497/0.322497 sec, 0.01261/0.01261 sec, 3.64585/3.64585 sec, 0.409241/0.409241 sec, 16.1717/16.1717 sec, 1.31413/1.31413 sec, 0.429346/0.429346 sec, 0.512235/0.512235 sec, 0.516744/0.516744 sec, 0.655238/0.655238 sec, 0.938642/0.938642 sec, 1.02056/1.02056 sec, 0.506916/0.506916 sec, 0.44042/0.44042 sec, 0.533419/0.533419 sec, 0.465109/0.465109 sec )
[LOG] Total clause minimization time: 133.383/144 sec (2.83107/2.83107 sec, 2.45236/2.45236 sec, 3.15245/3.15245 sec, 0.100415/0.100415 sec, 4.47651/4.47651 sec, 18.6439/18.6439 sec, 6.09473/6.09473 sec, 33.3591/33.3591 sec, 1.11729/1.11729 sec, 3.26993/3.26993 sec, 0.034779/0.034779 sec, 0.081228/0.081228 sec, 0.246108/0.246108 sec, 0.033408/0.033408 sec, 9.39872/9.39872 sec, 6.32421/6.32421 sec, 2.84834/2.84834 sec, 0.493499/0.493499 sec, 18.8751/18.8751 sec, 3.4969/3.4969 sec, 3.76341/3.76341 sec, 3.64649/3.64649 sec, 4.3892/4.3892 sec, 2.03893/2.03893 sec, 0.529228/0.529228 sec, 0.616685/0.616685 sec, 0.441238/0.441238 sec, 0.62739/0.62739 sec )
[LOG] Total clause size reduction: 138948 --> 19637 (11340 --> 1883, 19040 --> 1421, 15168 --> 1909, 1560 --> 90, 19096 --> 1897, 18088 --> 1379, 18000 --> 1703, 17020 --> 1110, 3139 --> 262, 5832 --> 685, 497 --> 13, 700 --> 27, 345 --> 9, 408 --> 13, 1723 --> 1364, 824 --> 667, 1513 --> 1258, 83 --> 83, 737 --> 590, 974 --> 787, 867 --> 714, 1100 --> 881, 262 --> 260, 586 --> 586, 13 --> 13, 15 --> 15, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 44.364 --> 6.2698 (80.4255 --> 13.3546, 79.6653 --> 5.94561, 78.5907 --> 9.89119, 74.2857 --> 4.28571, 76.6908 --> 7.61847, 75.682 --> 5.76987, 74.6888 --> 7.06639, 73.6797 --> 4.80519, 71.3409 --> 5.95455, 71.122 --> 8.35366, 62.125 --> 1.625, 63.6364 --> 2.45455, 57.5 --> 1.5, 58.2857 --> 1.85714, 13.1527 --> 10.4122, 4.60335 --> 3.72626, 9.05988 --> 7.53293, 4.36842 --> 4.36842, 4.46667 --> 3.57576, 4.70531 --> 3.80193, 4.79006 --> 3.94475, 4.80349 --> 3.84716, 6.09302 --> 6.04651, 7.91892 --> 7.91892, 1.85714 --> 1.85714, 1.875 --> 1.875, 1.8 --> 1.8, 1.8 --> 1.8 )
[LOG] Overall execution time: 189.669 sec CPU time.
[LOG] Overall execution time: 190 sec real time.
Synthesis time: 190.71 sec (Real time) / 182.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.73 sec (Real time) / 1.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.46 sec (Real time) / 38.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 3978 15 52 1 3897
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 380.658 sec CPU time.
[LOG] Relation determinization time: 382 sec real time.
[LOG] Final circuit size: 5347 new AND gates.
[LOG] Size before ABC: 11791 AND gates.
[LOG] Size after ABC: 5347 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 379.595/380 sec (10.9252/10 sec, 6.91023/7 sec, 29.312/30 sec, 1.46298/1 sec, 6.73271/7 sec, 25.1124/25 sec, 10.5595/11 sec, 8.64547/8 sec, 55.4971/56 sec, 2.69401/3 sec, 19.6921/19 sec, 0.167315/1 sec, 0.072017/0 sec, 0.073356/0 sec, 0.051882/0 sec, 28.3792/28 sec, 21.5878/22 sec, 17.9833/18 sec, 4.41344/4 sec, 71.6884/72 sec, 10.0486/10 sec, 6.63188/7 sec, 6.74335/7 sec, 7.15337/7 sec, 12.4266/12 sec, 5.47099/6 sec, 2.39255/2 sec, 2.20549/2 sec, 2.14055/3 sec, 2.42131/2 sec )
[LOG] Nr of iterations: 4560 (369, 299, 429, 30, 208, 265, 261, 207, 249, 61, 81, 12, 8, 8, 6, 339, 238, 203, 27, 205, 219, 240, 189, 241, 60, 78, 10, 7, 7, 4 )
[LOG] Total clause computation time: 67.1876/69 sec (0.936138/0.936138 sec, 0.807299/0.807299 sec, 1.26166/1.26166 sec, 1.1624/1.1624 sec, 0.563987/0.563987 sec, 0.770726/0.770726 sec, 0.833592/0.833592 sec, 0.695629/0.695629 sec, 1.06626/1.06626 sec, 1.05863/1.05863 sec, 14.3097/14.3097 sec, 0.043034/0.043034 sec, 0.019379/0.019379 sec, 0.017772/0.017772 sec, 0.012624/0.012624 sec, 16.5587/16.5587 sec, 0.797593/0.797593 sec, 2.62207/2.62207 sec, 3.10998/3.10998 sec, 0.724842/0.724842 sec, 0.803675/0.803675 sec, 0.872157/0.872157 sec, 0.724309/0.724309 sec, 0.957643/0.957643 sec, 9.45118/9.45118 sec, 2.2137/2.2137 sec, 1.28509/1.28509 sec, 1.21676/1.21676 sec, 1.11224/1.11224 sec, 1.17894/1.17894 sec )
[LOG] Total clause minimization time: 311.16/311 sec (9.95243/9.95243 sec, 6.06669/6.06669 sec, 27.9872/27.9872 sec, 0.291864/0.291864 sec, 6.13399/6.13399 sec, 24.2888/24.2888 sec, 9.66958/9.66958 sec, 7.88713/7.88713 sec, 54.3359/54.3359 sec, 1.60274/1.60274 sec, 5.33963/5.33963 sec, 0.119922/0.119922 sec, 0.050277/0.050277 sec, 0.052741/0.052741 sec, 0.036992/0.036992 sec, 11.7424/11.7424 sec, 20.7282/20.7282 sec, 15.2947/15.2947 sec, 1.29282/1.29282 sec, 70.8957/70.8957 sec, 9.16967/9.16967 sec, 5.67113/5.67113 sec, 5.94484/5.94484 sec, 6.09434/6.09434 sec, 2.94255/2.94255 sec, 3.21549/3.21549 sec, 1.10258/1.10258 sec, 0.98501/0.98501 sec, 1.0247/1.0247 sec, 1.24025/1.24025 sec )
[LOG] Total clause size reduction: 224992 --> 33000 (32752 --> 5642, 26224 --> 1886, 37236 --> 6211, 2494 --> 145, 17595 --> 903, 22176 --> 1525, 21580 --> 1405, 16892 --> 1177, 20088 --> 1238, 4800 --> 372, 6320 --> 640, 858 --> 28, 539 --> 13, 532 --> 13, 375 --> 11, 5074 --> 4009, 1226 --> 902, 1995 --> 1666, 125 --> 125, 885 --> 692, 975 --> 801, 1131 --> 874, 943 --> 775, 1143 --> 915, 372 --> 370, 610 --> 610, 19 --> 19, 13 --> 13, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 49.3404 --> 7.23684 (88.7588 --> 15.29, 87.7057 --> 6.30769, 86.7972 --> 14.4779, 83.1333 --> 4.83333, 84.5913 --> 4.34135, 83.683 --> 5.75472, 82.682 --> 5.38314, 81.6039 --> 5.68599, 80.6747 --> 4.97189, 78.6885 --> 6.09836, 78.0247 --> 7.90123, 71.5 --> 2.33333, 67.375 --> 1.625, 66.5 --> 1.625, 62.5 --> 1.83333, 14.9676 --> 11.826, 5.15126 --> 3.78992, 9.82759 --> 8.2069, 4.62963 --> 4.62963, 4.31707 --> 3.37561, 4.45205 --> 3.65753, 4.7125 --> 3.64167, 4.98942 --> 4.10053, 4.74274 --> 3.79668, 6.2 --> 6.16667, 7.82051 --> 7.82051, 1.9 --> 1.9, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 380.665 sec CPU time.
[LOG] Overall execution time: 382 sec real time.
Synthesis time: 382.47 sec (Real time) / 366.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.34 sec (Real time) / 3.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 266.86 sec (Real time) / 265.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 5874 17 57 1 5785
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 999.146 sec CPU time.
[LOG] Relation determinization time: 1003 sec real time.
[LOG] Final circuit size: 7342 new AND gates.
[LOG] Size before ABC: 16411 AND gates.
[LOG] Size after ABC: 7342 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 995.673/997 sec (10.5222/10 sec, 20.6677/21 sec, 23.1949/23 sec, 2.28187/2 sec, 23.4744/24 sec, 18.3064/18 sec, 58.7263/59 sec, 21.0625/21 sec, 67.0872/67 sec, 26.4009/27 sec, 149.576/150 sec, 9.92939/10 sec, 35.214/35 sec, 0.193525/0 sec, 1.4414/2 sec, 2.31381/2 sec, 1.85296/2 sec, 0.06554/0 sec, 58.9939/59 sec, 47.7903/48 sec, 46.2195/46 sec, 9.7358/10 sec, 19.3015/19 sec, 15.4086/16 sec, 50.8521/51 sec, 18.7771/19 sec, 19.5015/19 sec, 17.8712/18 sec, 17.5599/18 sec, 16.7794/16 sec, 20.25/21 sec, 5.03085/5 sec, 4.73565/4 sec, 144.082/145 sec, 5.46535/5 sec, 5.00708/5 sec )
[LOG] Nr of iterations: 7110 (160, 770, 324, 41, 290, 334, 306, 332, 370, 300, 378, 117, 184, 12, 10, 10, 9, 5, 144, 360, 262, 38, 272, 308, 305, 272, 276, 263, 326, 115, 176, 11, 9, 9, 8, 4 )
[LOG] Total clause computation time: 311.9/316 sec (1.77172/1.77172 sec, 1.95387/1.95387 sec, 6.02237/6.02237 sec, 1.76711/1.76711 sec, 1.19721/1.19721 sec, 1.55444/1.55444 sec, 1.57104/1.57104 sec, 1.71778/1.71778 sec, 2.15289/2.15289 sec, 1.82758/1.82758 sec, 2.63799/2.63799 sec, 3.17783/3.17783 sec, 17.5651/17.5651 sec, 0.054484/0.054484 sec, 1.27808/1.27808 sec, 1.04004/1.04004 sec, 1.08729/1.08729 sec, 0.02046/0.02046 sec, 47.8176/47.8176 sec, 1.868/1.868 sec, 30.8721/30.8721 sec, 6.25154/6.25154 sec, 1.6808/1.6808 sec, 1.79815/1.79815 sec, 1.90833/1.90833 sec, 1.93985/1.93985 sec, 1.87167/1.87167 sec, 1.8815/1.8815 sec, 2.34461/2.34461 sec, 6.53881/6.53881 sec, 6.48122/6.48122 sec, 1.68322/1.68322 sec, 2.62292/2.62292 sec, 140.678/140.678 sec, 3.0413/3.0413 sec, 2.22348/2.22348 sec )
[LOG] Total clause minimization time: 679.177/676 sec (8.71822/8.71822 sec, 18.5491/18.5491 sec, 17.0743/17.0743 sec, 0.498989/0.498989 sec, 22.1694/22.1694 sec, 16.6057/16.6057 sec, 56.999/56.999 sec, 19.1513/19.1513 sec, 64.6823/64.6823 sec, 24.3492/24.3492 sec, 146.617/146.617 sec, 6.61657/6.61657 sec, 17.4551/17.4551 sec, 0.131385/0.131385 sec, 0.154479/0.154479 sec, 1.26844/1.26844 sec, 0.760727/0.760727 sec, 0.041841/0.041841 sec, 11.1015/11.1015 sec, 45.743/45.743 sec, 15.1745/15.1745 sec, 3.45559/3.45559 sec, 17.4564/17.4564 sec, 13.4191/13.4191 sec, 48.6969/48.6969 sec, 16.5974/16.5974 sec, 17.3725/17.3725 sec, 15.7359/15.7359 sec, 14.8898/14.8898 sec, 10.1036/10.1036 sec, 13.556/13.556 sec, 3.33759/3.33759 sec, 2.10275/2.10275 sec, 3.39594/3.39594 sec, 2.41679/2.41679 sec, 2.7792/2.7792 sec )
[LOG] Total clause size reduction: 418890 --> 47855 (17013 --> 2567, 81514 --> 7589, 33915 --> 4305, 4160 --> 201, 29767 --> 1470, 33966 --> 1907, 30805 --> 1511, 33100 --> 2208, 36531 --> 2806, 29302 --> 1789, 36569 --> 2381, 11136 --> 830, 17385 --> 1799, 1034 --> 21, 837 --> 21, 828 --> 17, 728 --> 15, 360 --> 7, 2232 --> 1742, 1892 --> 1477, 3090 --> 2611, 185 --> 185, 1296 --> 1044, 1498 --> 1133, 1511 --> 1188, 1322 --> 1071, 1365 --> 1068, 1313 --> 1062, 1663 --> 1268, 815 --> 805, 1677 --> 1676, 21 --> 21, 21 --> 21, 17 --> 17, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 58.9156 --> 6.73066 (106.331 --> 16.0437, 105.862 --> 9.85584, 104.676 --> 13.287, 101.463 --> 4.90244, 102.645 --> 5.06897, 101.695 --> 5.70958, 100.67 --> 4.93791, 99.6988 --> 6.6506, 98.7324 --> 7.58378, 97.6733 --> 5.96333, 96.7434 --> 6.29894, 95.1795 --> 7.09402, 94.4837 --> 9.77717, 86.1667 --> 1.75, 83.7 --> 2.1, 82.8 --> 1.7, 80.8889 --> 1.66667, 72 --> 1.4, 15.5 --> 12.0972, 5.25556 --> 4.10278, 11.7939 --> 9.96565, 4.86842 --> 4.86842, 4.76471 --> 3.83824, 4.86364 --> 3.67857, 4.9541 --> 3.89508, 4.86029 --> 3.9375, 4.94565 --> 3.86957, 4.9924 --> 4.03802, 5.10123 --> 3.88957, 7.08696 --> 7, 9.52841 --> 9.52273, 1.90909 --> 1.90909, 2.33333 --> 2.33333, 1.88889 --> 1.88889, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 999.16 sec CPU time.
[LOG] Overall execution time: 1003 sec real time.
Synthesis time: 1002.44 sec (Real time) / 954.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.31 sec (Real time) / 5.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1327.37 sec (Real time) / 1323.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 8007 21 68 1 7900
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 1497.2 sec CPU time.
[LOG] Relation determinization time: 1501 sec real time.
[LOG] Final circuit size: 8379 new AND gates.
[LOG] Size before ABC: 18604 AND gates.
[LOG] Size after ABC: 8379 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1493.77/1496 sec (11.7721/12 sec, 26.9587/27 sec, 27.4291/27 sec, 3.33956/3 sec, 34.204/35 sec, 36.204/36 sec, 18.5046/19 sec, 28.5698/28 sec, 77.6854/78 sec, 33.1516/33 sec, 129.969/130 sec, 46.1602/47 sec, 18.6786/18 sec, 44.2447/45 sec, 0.399689/0 sec, 2.23936/2 sec, 2.36346/3 sec, 513.824/514 sec, 0.109597/1 sec, 53.9636/54 sec, 49.6355/49 sec, 27.9467/28 sec, 66.6732/67 sec, 19.9438/20 sec, 19.2487/19 sec, 17.593/18 sec, 18.1831/18 sec, 14.7305/15 sec, 47.1697/47 sec, 18.8892/19 sec, 18.6589/19 sec, 14.9249/15 sec, 25.5666/25 sec, 5.46814/6 sec, 4.8341/5 sec, 4.03289/4 sec, 5.34237/5 sec, 5.15948/5 sec )
[LOG] Nr of iterations: 8761 (172, 1010, 387, 42, 328, 296, 284, 369, 316, 333, 865, 409, 106, 197, 17, 15, 10, 11, 5, 150, 356, 302, 40, 325, 282, 278, 345, 256, 317, 299, 290, 105, 193, 15, 13, 9, 10, 4 )
[LOG] Total clause computation time: 253.382/259 sec (1.7477/1.7477 sec, 2.3601/2.3601 sec, 6.22049/6.22049 sec, 2.75817/2.75817 sec, 1.40264/1.40264 sec, 1.51804/1.51804 sec, 1.51154/1.51154 sec, 1.81972/1.81972 sec, 1.83025/1.83025 sec, 2.25441/2.25441 sec, 51.8753/51.8753 sec, 3.43561/3.43561 sec, 3.55763/3.55763 sec, 20.516/20.516 sec, 0.117938/0.117938 sec, 1.90322/1.90322 sec, 0.356564/0.356564 sec, 1.14002/1.14002 sec, 0.033387/0.033387 sec, 35.7296/35.7296 sec, 2.31011/2.31011 sec, 7.47233/7.47233 sec, 61.4923/61.4923 sec, 2.10702/2.10702 sec, 1.82714/1.82714 sec, 1.90828/1.90828 sec, 2.2913/2.2913 sec, 1.91665/1.91665 sec, 2.3526/2.3526 sec, 2.46688/2.46688 sec, 2.47649/2.47649 sec, 4.87529/4.87529 sec, 6.39987/6.39987 sec, 1.69264/1.69264 sec, 2.31001/2.31001 sec, 1.93536/1.93536 sec, 3.27125/3.27125 sec, 2.1881/2.1881 sec )
[LOG] Total clause minimization time: 1233.54/1230 sec (9.98946/9.98946 sec, 24.3719/24.3719 sec, 21.079/21.079 sec, 0.562333/0.562333 sec, 32.6691/32.6691 sec, 34.5299/34.5299 sec, 16.8189/16.8189 sec, 26.5241/26.5241 sec, 75.6031/75.6031 sec, 30.6236/30.6236 sec, 77.1563/77.1563 sec, 42.2149/42.2149 sec, 14.9618/14.9618 sec, 23.4419/23.4419 sec, 0.267703/0.267703 sec, 0.317771/0.317771 sec, 1.9995/1.9995 sec, 512.677/512.677 sec, 0.071814/0.071814 sec, 18.1355/18.1355 sec, 47.0933/47.0933 sec, 20.2411/20.2411 sec, 5.14232/5.14232 sec, 17.5943/17.5943 sec, 17.1994/17.1994 sec, 15.4516/15.4516 sec, 15.6041/15.6041 sec, 12.575/12.575 sec, 44.4961/44.4961 sec, 16.0904/16.0904 sec, 15.8461/15.8461 sec, 9.90733/9.90733 sec, 18.9017/18.9017 sec, 3.76034/3.76034 sec, 2.50767/2.50767 sec, 2.08834/2.08834 sec, 2.06098/2.06098 sec, 2.9666/2.9666 sec )
[LOG] Total clause size reduction: 583338 --> 67468 (19665 --> 2969, 115026 --> 11736, 43618 --> 5379, 4592 --> 204, 36297 --> 1515, 32450 --> 1463, 30847 --> 1439, 39744 --> 2054, 33705 --> 2283, 35192 --> 1859, 90720 --> 11597, 42432 --> 3497, 10815 --> 722, 19992 --> 2035, 1616 --> 35, 1400 --> 34, 891 --> 17, 980 --> 19, 388 --> 7, 2460 --> 1968, 1950 --> 1493, 3758 --> 2972, 197 --> 197, 1489 --> 1185, 1293 --> 1036, 1378 --> 1079, 1666 --> 1255, 1285 --> 1009, 1604 --> 1237, 1619 --> 1239, 1466 --> 1148, 722 --> 711, 1978 --> 1972, 29 --> 29, 31 --> 31, 17 --> 17, 19 --> 19, 7 --> 7 )
[LOG] Average clause size reduction: 66.5835 --> 7.70095 (114.331 --> 17.2616, 113.887 --> 11.6198, 112.708 --> 13.8992, 109.333 --> 4.85714, 110.662 --> 4.6189, 109.628 --> 4.94257, 108.616 --> 5.0669, 107.707 --> 5.5664, 106.661 --> 7.22468, 105.682 --> 5.58258, 104.879 --> 13.4069, 103.746 --> 8.55012, 102.028 --> 6.81132, 101.482 --> 10.3299, 95.0588 --> 2.05882, 93.3333 --> 2.26667, 89.1 --> 1.7, 89.0909 --> 1.72727, 77.6 --> 1.4, 16.4 --> 13.12, 5.47753 --> 4.19382, 12.4437 --> 9.84106, 4.925 --> 4.925, 4.58154 --> 3.64615, 4.58511 --> 3.67376, 4.95683 --> 3.88129, 4.82899 --> 3.63768, 5.01953 --> 3.94141, 5.05994 --> 3.90221, 5.41472 --> 4.14381, 5.05517 --> 3.95862, 6.87619 --> 6.77143, 10.2487 --> 10.2176, 1.93333 --> 1.93333, 2.38462 --> 2.38462, 1.88889 --> 1.88889, 1.9 --> 1.9, 1.75 --> 1.75 )
[LOG] Overall execution time: 1497.21 sec CPU time.
[LOG] Overall execution time: 1501 sec real time.
Synthesis time: 1501.55 sec (Real time) / 1437.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.42 sec (Real time) / 5.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1516.30 sec (Real time) / 1511.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 9100 23 73 1 8985
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 11.111 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 940 new AND gates.
[LOG] Size before ABC: 1649 AND gates.
[LOG] Size after ABC: 938 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.0355/11 sec (0.031524/0 sec, 0.023607/0 sec, 0.178181/0 sec, 0.00274/0 sec, 0.054426/0 sec, 0.014119/0 sec, 0.995878/1 sec, 4.23689/5 sec, 1.80612/1 sec, 0.129601/0 sec, 0.145887/1 sec, 0.078555/0 sec, 0.10952/0 sec, 1.71149/1 sec, 1.01561/2 sec, 0.50131/0 sec )
[LOG] Nr of iterations: 647 (5, 5, 8, 5, 25, 14, 218, 71, 4, 4, 5, 4, 2, 12, 195, 70 )
[LOG] Total clause computation time: 7.59894/7 sec (0.026518/0.026518 sec, 0.01896/0.01896 sec, 0.006977/0.006977 sec, 0.00091/0.00091 sec, 0.008959/0.008959 sec, 0.002766/0.002766 sec, 0.114659/0.114659 sec, 3.78689/3.78689 sec, 1.44871/1.44871 sec, 0.11378/0.11378 sec, 0.060018/0.060018 sec, 0.031414/0.031414 sec, 0.043275/0.043275 sec, 1.65642/1.65642 sec, 0.13087/0.13087 sec, 0.147819/0.147819 sec )
[LOG] Total clause minimization time: 3.4049/4 sec (0.004869/0.004869 sec, 0.004438/0.004438 sec, 0.170948/0.170948 sec, 0.001696/0.001696 sec, 0.044863/0.044863 sec, 0.010884/0.010884 sec, 0.872887/0.872887 sec, 0.445556/0.445556 sec, 0.357167/0.357167 sec, 0.015599/0.015599 sec, 0.085608/0.085608 sec, 0.04694/0.04694 sec, 0.066186/0.066186 sec, 0.054444/0.054444 sec, 0.874061/0.874061 sec, 0.348757/0.348757 sec )
[LOG] Total clause size reduction: 15517 --> 3680 (184 --> 7, 180 --> 16, 308 --> 22, 172 --> 7, 1008 --> 86, 533 --> 45, 8680 --> 1492, 2730 --> 356, 7 --> 7, 16 --> 16, 12 --> 12, 7 --> 7, 3 --> 2, 40 --> 40, 1281 --> 1209, 356 --> 356 )
[LOG] Average clause size reduction: 23.983 --> 5.68779 (36.8 --> 1.4, 36 --> 3.2, 38.5 --> 2.75, 34.4 --> 1.4, 40.32 --> 3.44, 38.0714 --> 3.21429, 39.8165 --> 6.84404, 38.4507 --> 5.01408, 1.75 --> 1.75, 4 --> 4, 2.4 --> 2.4, 1.75 --> 1.75, 1.5 --> 1, 3.33333 --> 3.33333, 6.56923 --> 6.2, 5.08571 --> 5.08571 )
[LOG] Overall execution time: 11.1134 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.38 sec (Real time) / 10.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.92 sec (Real time) / 2.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1165 7 31 1 1121
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 311.165 sec CPU time.
[LOG] Relation determinization time: 312 sec real time.
[LOG] Final circuit size: 4675 new AND gates.
[LOG] Size before ABC: 9171 AND gates.
[LOG] Size after ABC: 4675 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 310.751/311 sec (0.10527/0 sec, 1.64059/2 sec, 0.008749/0 sec, 0.58947/0 sec, 0.008463/0 sec, 2.91298/3 sec, 5.39064/6 sec, 6.47825/6 sec, 22.2113/22 sec, 30.3218/31 sec, 8.15703/8 sec, 3.27046/3 sec, 6.32642/7 sec, 3.61689/3 sec, 1.92388/2 sec, 35.1511/35 sec, 5.46177/6 sec, 7.82593/8 sec, 16.5613/16 sec, 152.788/153 sec )
[LOG] Nr of iterations: 2982 (8, 22, 6, 33, 5, 247, 63, 424, 584, 126, 6, 9, 5, 32, 4, 241, 55, 407, 581, 124 )
[LOG] Total clause computation time: 104.848/110 sec (0.093408/0.093408 sec, 0.115488/0.115488 sec, 0.003094/0.003094 sec, 0.078184/0.078184 sec, 0.002923/0.002923 sec, 0.4594/0.4594 sec, 0.354856/0.354856 sec, 0.821524/0.821524 sec, 3.62989/3.62989 sec, 27.4303/27.4303 sec, 3.87019/3.87019 sec, 2.58493/2.58493 sec, 5.36657/5.36657 sec, 1.63052/1.63052 sec, 1.12223/1.12223 sec, 0.814179/0.814179 sec, 3.6605/3.6605 sec, 1.28839/1.28839 sec, 3.06218/3.06218 sec, 48.4589/48.4589 sec )
[LOG] Total clause minimization time: 205.257/201 sec (0.011477/0.011477 sec, 1.52359/1.52359 sec, 0.005273/0.005273 sec, 0.508918/0.508918 sec, 0.005158/0.005158 sec, 2.4375/2.4375 sec, 5.02894/5.02894 sec, 5.61795/5.61795 sec, 18.4433/18.4433 sec, 2.84902/2.84902 sec, 4.28561/4.28561 sec, 0.683265/0.683265 sec, 0.958913/0.958913 sec, 1.9793/1.9793 sec, 0.8007/0.8007 sec, 34.2927/34.2927 sec, 1.78645/1.78645 sec, 6.44409/6.44409 sec, 13.3153/13.3153 sec, 104.28/104.28 sec )
[LOG] Total clause size reduction: 83961 --> 19619 (392 --> 14, 1155 --> 155, 270 --> 9, 1696 --> 160, 208 --> 7, 12546 --> 1630, 3100 --> 375, 20727 --> 2742, 27984 --> 4405, 5875 --> 951, 11 --> 11, 32 --> 32, 9 --> 9, 160 --> 147, 7 --> 7, 1579 --> 1373, 308 --> 287, 2582 --> 2156, 4381 --> 4210, 939 --> 939 )
[LOG] Average clause size reduction: 28.1559 --> 6.57914 (49 --> 1.75, 52.5 --> 7.04545, 45 --> 1.5, 51.3939 --> 4.84848, 41.6 --> 1.4, 50.7935 --> 6.59919, 49.2063 --> 5.95238, 48.8844 --> 6.46698, 47.9178 --> 7.54281, 46.627 --> 7.54762, 1.83333 --> 1.83333, 3.55556 --> 3.55556, 1.8 --> 1.8, 5 --> 4.59375, 1.75 --> 1.75, 6.55187 --> 5.6971, 5.6 --> 5.21818, 6.34398 --> 5.2973, 7.54045 --> 7.24613, 7.57258 --> 7.57258 )
[LOG] Overall execution time: 311.17 sec CPU time.
[LOG] Overall execution time: 312 sec real time.
Synthesis time: 312.45 sec (Real time) / 301.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.51 sec (Real time) / 3.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 136.16 sec (Real time) / 135.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 4960 9 37 1 4904
=====================  amba4f25y.aag =====================
Synthesis time: 10000.52 sec (Real time) / 9850.48 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9855.77 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9889.94 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9808.66 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005494/0 sec (0.003158/0 sec, 0.002336/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003063/0 sec (0.003048/0.003048 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.002403/0 sec (9.6e-05/9.6e-05 sec, 0.002307/0.002307 sec )
[LOG] Total clause size reduction: 53 --> 2 (52 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 17.6667 --> 0.666667 (26 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.014282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.085446 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050438/0 sec (0.02452/0 sec, 0.025918/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.026826/0 sec (0.022219/0.022219 sec, 0.004607/0.004607 sec )
[LOG] Total clause minimization time: 0.023381/0 sec (0.002184/0.002184 sec, 0.021197/0.021197 sec )
[LOG] Total clause size reduction: 445 --> 10 (440 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 40.4545 --> 0.909091 (73.3333 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.089434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 560 3 84 1 472
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.135458 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073879/0 sec (0.042005/0 sec, 0.031874/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.045748/0 sec (0.037777/0.037777 sec, 0.007971/0.007971 sec )
[LOG] Total clause minimization time: 0.02761/0 sec (0.003962/0.003962 sec, 0.023648/0.023648 sec )
[LOG] Total clause size reduction: 1245 --> 24 (1233 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 65.5263 --> 1.26316 (123.3 --> 1.2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.142357 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 880 3 133 1 743
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025809 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015684/0 sec (0.008404/0 sec, 0.00728/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.008236/0 sec (0.007951/0.007951 sec, 0.000285/0.000285 sec )
[LOG] Total clause minimization time: 0.007364/0 sec (0.00041/0.00041 sec, 0.006954/0.006954 sec )
[LOG] Total clause size reduction: 208 --> 8 (204 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 29.7143 --> 1.14286 (51 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.02864 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 430 3 64 1 362
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.158552 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090485/0 sec (0.046356/0 sec, 0.044129/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.054442/0 sec (0.041425/0.041425 sec, 0.013017/0.013017 sec )
[LOG] Total clause minimization time: 0.035375/0 sec (0.004597/0.004597 sec, 0.030778/0.030778 sec )
[LOG] Total clause size reduction: 1291 --> 30 (1276 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 56.1304 --> 1.30435 (106.333 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.164028 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 729 3 112 1 613
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.180193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086794/0 sec (0.042224/0 sec, 0.04457/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.050175/0 sec (0.036148/0.036148 sec, 0.014027/0.014027 sec )
[LOG] Total clause minimization time: 0.035895/0 sec (0.005689/0.005689 sec, 0.030206/0.030206 sec )
[LOG] Total clause size reduction: 1830 --> 30 (1815 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 79.5652 --> 1.30435 (151.25 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.189139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032162 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021134/0 sec (0.011734/0 sec, 0.0094/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.011716/0 sec (0.010934/0.010934 sec, 0.000782/0.000782 sec )
[LOG] Total clause minimization time: 0.009295/0 sec (0.000737/0.000737 sec, 0.008558/0.008558 sec )
[LOG] Total clause size reduction: 305 --> 10 (300 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 27.7273 --> 0.909091 (50 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.034629 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.12563 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06772/0 sec (0.036698/0 sec, 0.031022/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.038292/0 sec (0.030924/0.030924 sec, 0.007368/0.007368 sec )
[LOG] Total clause minimization time: 0.028673/0 sec (0.005393/0.005393 sec, 0.02328/0.02328 sec )
[LOG] Total clause size reduction: 1340 --> 28 (1326 --> 14, 14 --> 14 )
[LOG] Average clause size reduction: 49.6296 --> 1.03704 (94.7143 --> 1, 1.07692 --> 1.07692 )
[LOG] Overall execution time: 0.130395 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 653 3 98 1 551
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000764/0 sec (0.00076/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000754/0 sec (0.000754/0.000754 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003134 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003365 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001408/0 sec (0.001404/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001399/0 sec (0.001399/0.001399 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004286 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010873 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006564/0 sec (0.003953/0 sec, 0.002611/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.003826/0 sec (0.003765/0.003765 sec, 6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0.002699/0 sec (0.000171/0.000171 sec, 0.002528/0.002528 sec )
[LOG] Total clause size reduction: 70 --> 4 (68 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 14 --> 0.8 (22.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.012255 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.035811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023795/0 sec (0.014473/0 sec, 0.009322/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.013949/0 sec (0.01386/0.01386 sec, 8.9e-05/8.9e-05 sec )
[LOG] Total clause minimization time: 0.009792/0 sec (0.000587/0.000587 sec, 0.009205/0.009205 sec )
[LOG] Total clause size reduction: 118 --> 4 (116 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 23.6 --> 0.8 (38.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.038006 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015861 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008443/0 sec (0.008424/0 sec, 1.4e-05/0 sec, 4e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.008427/0 sec (0.008417/0.008417 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018512 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.033303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01685/0 sec (0.016816/0 sec, 2.7e-05/0 sec, 6e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.01683/0 sec (0.016808/0.016808 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.038374 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004149/0 sec (0.004134/0 sec, 1e-05/0 sec, 4e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.004135/0 sec (0.004128/0.004128 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009321 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.010333 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005428/0 sec (0.005408/0 sec, 1.3e-05/0 sec, 5e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.005409/0 sec (0.005399/0.005399 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012663 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004348 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00237/0 sec (0.001318/0 sec, 0.001052/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00128/0 sec (0.00127/0.00127 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.001069/0 sec (3.8e-05/3.8e-05 sec, 0.001031/0.001031 sec )
[LOG] Total clause size reduction: 15 --> 2 (14 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 5 --> 0.666667 (7 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.005125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.005626 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003009/0 sec (0.002029/0 sec, 0.00098/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001977/0 sec (0.001968/0.001968 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0.001008/0 sec (4.8e-05/4.8e-05 sec, 0.00096/0.00096 sec )
[LOG] Total clause size reduction: 24 --> 2 (23 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8 --> 0.666667 (11.5 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.006531 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020955/0 sec (0.009892/0 sec, 0.002818/0 sec, 0.006887/0 sec, 0.001358/0 sec )
[LOG] Nr of iterations: 27 (7, 9, 5, 6 )
[LOG] Total clause computation time: 0.009279/0 sec (0.007758/0.007758 sec, 0.000753/0.000753 sec, 0.000367/0.000367 sec, 0.000401/0.000401 sec )
[LOG] Total clause minimization time: 0.011336/0 sec (0.002043/0.002043 sec, 0.001953/0.001953 sec, 0.006453/0.006453 sec, 0.000887/0.000887 sec )
[LOG] Total clause size reduction: 576 --> 58 (240 --> 16, 312 --> 20, 12 --> 10, 12 --> 12 )
[LOG] Average clause size reduction: 21.3333 --> 2.14815 (34.2857 --> 2.28571, 34.6667 --> 2.22222, 2.4 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.029158 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 206 2 36 1 167
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.060946 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041155/0 sec (0.018385/0 sec, 0.006053/0 sec, 0.011971/0 sec, 0.004746/0 sec )
[LOG] Nr of iterations: 34 (6, 13, 3, 12 )
[LOG] Total clause computation time: 0.017678/0 sec (0.014057/0.014057 sec, 0.001717/0.001717 sec, 0.000621/0.000621 sec, 0.001283/0.001283 sec )
[LOG] Total clause minimization time: 0.022914/0 sec (0.004237/0.004237 sec, 0.004117/0.004117 sec, 0.011285/0.011285 sec, 0.003275/0.003275 sec )
[LOG] Total clause size reduction: 1158 --> 69 (335 --> 15, 792 --> 24, 7 --> 6, 24 --> 24 )
[LOG] Average clause size reduction: 34.0588 --> 2.02941 (55.8333 --> 2.5, 60.9231 --> 1.84615, 2.33333 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.063384 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 345 2 63 1 279
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017359 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012728/0 sec (0.00747/0 sec, 0.00047/0 sec, 0.004623/0 sec, 0.000165/0 sec )
[LOG] Nr of iterations: 19 (9, 2, 7, 1 )
[LOG] Total clause computation time: 0.00667/0 sec (0.006138/0.006138 sec, 9.9e-05/9.9e-05 sec, 0.000393/0.000393 sec, 4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0.005845/0 sec (0.001213/0.001213 sec, 0.000359/0.000359 sec, 0.004157/0.004157 sec, 0.000116/0.000116 sec )
[LOG] Total clause size reduction: 302 --> 33 (256 --> 17, 31 --> 1, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 15.8947 --> 1.73684 (28.4444 --> 1.88889, 15.5 --> 0.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.018707 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 188 2 28 1 157
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.055244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041768/0 sec (0.019049/0 sec, 0.006251/0 sec, 0.013022/0 sec, 0.003446/0 sec )
[LOG] Nr of iterations: 50 (14, 13, 11, 12 )
[LOG] Total clause computation time: 0.018656/0 sec (0.013748/0.013748 sec, 0.002048/0.002048 sec, 0.001778/0.001778 sec, 0.001082/0.001082 sec )
[LOG] Total clause minimization time: 0.022363/0 sec (0.005061/0.005061 sec, 0.004008/0.004008 sec, 0.011079/0.011079 sec, 0.002215/0.002215 sec )
[LOG] Total clause size reduction: 1352 --> 84 (689 --> 28, 624 --> 17, 22 --> 22, 17 --> 17 )
[LOG] Average clause size reduction: 27.04 --> 1.68 (49.2143 --> 2, 48 --> 1.30769, 2 --> 2, 1.41667 --> 1.41667 )
[LOG] Overall execution time: 0.057256 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 320 2 49 1 267
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033737 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026569/0 sec (0.012311/0 sec, 0.002973/0 sec, 0.000892/0 sec, 0.00819/0 sec, 0.001585/0 sec, 0.000618/0 sec )
[LOG] Nr of iterations: 39 (11, 8, 3, 8, 7, 2 )
[LOG] Total clause computation time: 0.011412/0 sec (0.009254/0.009254 sec, 0.000748/0.000748 sec, 0.000187/0.000187 sec, 0.00059/0.00059 sec, 0.000486/0.000486 sec, 0.000147/0.000147 sec )
[LOG] Total clause minimization time: 0.01474/0 sec (0.002937/0.002937 sec, 0.00215/0.00215 sec, 0.00068/0.00068 sec, 0.007498/0.007498 sec, 0.001025/0.001025 sec, 0.00045/0.00045 sec )
[LOG] Total clause size reduction: 815 --> 63 (420 --> 23, 287 --> 10, 80 --> 2, 16 --> 16, 10 --> 10, 2 --> 2 )
[LOG] Average clause size reduction: 20.8974 --> 1.61538 (38.1818 --> 2.09091, 35.875 --> 1.25, 26.6667 --> 0.666667, 2 --> 2, 1.42857 --> 1.42857, 1 --> 1 )
[LOG] Overall execution time: 0.035453 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 271 3 36 1 229
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.092679 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.065034/0 sec (0.026303/0 sec, 0.007741/0 sec, 0.003805/0 sec, 0.021789/0 sec, 0.00409/0 sec, 0.001306/0 sec )
[LOG] Nr of iterations: 45 (10, 10, 5, 9, 9, 2 )
[LOG] Total clause computation time: 0.026781/0 sec (0.020657/0.020657 sec, 0.001547/0.001547 sec, 0.000612/0.000612 sec, 0.002339/0.002339 sec, 0.001362/0.001362 sec, 0.000264/0.000264 sec )
[LOG] Total clause minimization time: 0.037444/0 sec (0.005447/0.005447 sec, 0.00603/0.00603 sec, 0.003114/0.003114 sec, 0.019274/0.019274 sec, 0.002573/0.002573 sec, 0.001006/0.001006 sec )
[LOG] Total clause size reduction: 1535 --> 72 (621 --> 18, 612 --> 14, 268 --> 6, 18 --> 18, 14 --> 14, 2 --> 2 )
[LOG] Average clause size reduction: 34.1111 --> 1.6 (62.1 --> 1.8, 61.2 --> 1.4, 53.6 --> 1.2, 2 --> 2, 1.55556 --> 1.55556, 1 --> 1 )
[LOG] Overall execution time: 0.095421 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 432 3 63 1 363
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 9.43118 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.90664/9 sec (0.45322/1 sec, 0.581724/0 sec, 0.77365/1 sec, 2.12559/2 sec, 0.679148/1 sec, 4.29331/4 sec )
[LOG] Nr of iterations: 90 (10, 21, 16, 8, 20, 15 )
[LOG] Total clause computation time: 5.04796/5 sec (0.42257/0.42257 sec, 0.402191/0.402191 sec, 0.025427/0.025427 sec, 0.180506/0.180506 sec, 0.192561/0.192561 sec, 3.82471/3.82471 sec )
[LOG] Total clause minimization time: 3.85013/4 sec (0.029624/0.029624 sec, 0.177443/0.177443 sec, 0.747019/0.747019 sec, 1.94422/1.94422 sec, 0.484669/0.484669 sec, 0.46715/0.46715 sec )
[LOG] Total clause size reduction: 2584 --> 252 (513 --> 24, 1120 --> 74, 825 --> 36, 16 --> 16, 74 --> 66, 36 --> 36 )
[LOG] Average clause size reduction: 28.7111 --> 2.8 (51.3 --> 2.4, 53.3333 --> 3.52381, 51.5625 --> 2.25, 2 --> 2, 3.7 --> 3.3, 2.4 --> 2.4 )
[LOG] Overall execution time: 9.43616 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.59 sec (Real time) / 9.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 351 2 52 1 294
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3539.77 sec CPU time.
[LOG] Relation determinization time: 3546 sec real time.
[LOG] Final circuit size: 614 new AND gates.
[LOG] Size before ABC: 1406 AND gates.
[LOG] Size after ABC: 614 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3509.93/3515 sec (232.171/233 sec, 418.463/419 sec, 321.268/322 sec, 502.99/504 sec, 456.449/457 sec, 1578.59/1580 sec )
[LOG] Nr of iterations: 658 (38, 207, 95, 18, 206, 94 )
[LOG] Total clause computation time: 1729.24/1727 sec (105.15/105.15 sec, 54.1146/54.1146 sec, 18.4981/18.4981 sec, 175.787/175.787 sec, 160.295/160.295 sec, 1215.39/1215.39 sec )
[LOG] Total clause minimization time: 1779.08/1787 sec (126.933/126.933 sec, 363.724/363.724 sec, 302.556/302.556 sec, 327.163/327.163 sec, 295.706/295.706 sec, 362.996/362.996 sec )
[LOG] Total clause size reduction: 33528 --> 3113 (3552 --> 173, 19570 --> 1086, 8836 --> 448, 36 --> 36, 1086 --> 922, 448 --> 448 )
[LOG] Average clause size reduction: 50.9544 --> 4.731 (93.4737 --> 4.55263, 94.5411 --> 5.24638, 93.0105 --> 4.71579, 2 --> 2, 5.27184 --> 4.47573, 4.76596 --> 4.76596 )
[LOG] Overall execution time: 3539.86 sec CPU time.
[LOG] Overall execution time: 3546 sec real time.
Synthesis time: 3545.37 sec (Real time) / 3454.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1100 2 91 1 1004
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 18.0734 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 1188 new AND gates.
[LOG] Size before ABC: 2439 AND gates.
[LOG] Size after ABC: 1188 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.9808/17 sec (1.05688/1 sec, 2.85822/3 sec, 3.06255/3 sec, 1.59623/2 sec, 3.85397/4 sec, 1.33481/1 sec, 2.07671/2 sec, 1.14141/1 sec )
[LOG] Nr of iterations: 799 (94, 112, 161, 80, 5, 111, 160, 76 )
[LOG] Total clause computation time: 4.84645/8 sec (0.364411/0.364411 sec, 0.733825/0.733825 sec, 0.20127/0.20127 sec, 0.185182/0.185182 sec, 2.68959/2.68959 sec, 0.272708/0.272708 sec, 0.223254/0.223254 sec, 0.176209/0.176209 sec )
[LOG] Total clause minimization time: 12.0381/9 sec (0.688211/0.688211 sec, 2.11402/2.11402 sec, 2.84175/2.84175 sec, 1.39988/1.39988 sec, 1.16349/1.16349 sec, 1.04786/1.04786 sec, 1.83026/1.83026 sec, 0.952624/0.952624 sec )
[LOG] Total clause size reduction: 63995 --> 5720 (13020 --> 624, 15429 --> 882, 22080 --> 1331, 10823 --> 444, 10 --> 10, 882 --> 815, 1331 --> 1194, 420 --> 420 )
[LOG] Average clause size reduction: 80.0939 --> 7.15895 (138.511 --> 6.6383, 137.759 --> 7.875, 137.143 --> 8.26708, 135.287 --> 5.55, 2 --> 2, 7.94595 --> 7.34234, 8.31875 --> 7.4625, 5.52632 --> 5.52632 )
[LOG] Overall execution time: 18.0832 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.41 sec (Real time) / 16.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.46 sec (Real time) / 1.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 1915 3 133 1 1775
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.044984 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035261/0 sec (0.013676/0 sec, 0.006983/0 sec, 0.00918/0 sec, 0.005422/0 sec )
[LOG] Nr of iterations: 43 (9, 16, 3, 15 )
[LOG] Total clause computation time: 0.014241/0 sec (0.010419/0.010419 sec, 0.001854/0.001854 sec, 0.000563/0.000563 sec, 0.001405/0.001405 sec )
[LOG] Total clause minimization time: 0.020353/0 sec (0.00311/0.00311 sec, 0.004871/0.004871 sec, 0.00856/0.00856 sec, 0.003812/0.003812 sec )
[LOG] Total clause size reduction: 954 --> 118 (320 --> 26, 585 --> 43, 6 --> 6, 43 --> 43 )
[LOG] Average clause size reduction: 22.186 --> 2.74419 (35.5556 --> 2.88889, 36.5625 --> 2.6875, 2 --> 2, 2.86667 --> 2.86667 )
[LOG] Overall execution time: 0.046763 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 245 2 36 1 207
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.212075 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 153 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.162063/0 sec (0.029723/0 sec, 0.052384/0 sec, 0.029257/0 sec, 0.050699/0 sec )
[LOG] Nr of iterations: 111 (8, 49, 6, 48 )
[LOG] Total clause computation time: 0.060207/0 sec (0.023598/0.023598 sec, 0.01744/0.01744 sec, 0.005614/0.005614 sec, 0.013555/0.013555 sec )
[LOG] Total clause minimization time: 0.098242/0 sec (0.005893/0.005893 sec, 0.033391/0.033391 sec, 0.023426/0.023426 sec, 0.035532/0.035532 sec )
[LOG] Total clause size reduction: 3790 --> 312 (469 --> 18, 3168 --> 141, 12 --> 12, 141 --> 141 )
[LOG] Average clause size reduction: 34.1441 --> 2.81081 (58.625 --> 2.25, 64.6531 --> 2.87755, 2 --> 2, 2.9375 --> 2.9375 )
[LOG] Overall execution time: 0.214992 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 464 2 63 1 398
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.101812 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056642/1 sec (0.038134/1 sec, 0.002649/0 sec, 0.002038/0 sec, 5e-06/0 sec, 0.012666/0 sec, 0.00115/0 sec )
[LOG] Nr of iterations: 13 (1, 4, 3, 0, 3, 2 )
[LOG] Total clause computation time: 0.040164/1 sec (0.038123/0.038123 sec, 0.000866/0.000866 sec, 0.000547/0.000547 sec, 0/0 sec, 0.000375/0.000375 sec, 0.000253/0.000253 sec )
[LOG] Total clause minimization time: 0.016187/0 sec (0/0 sec, 0.001694/0.001694 sec, 0.001421/0.001421 sec, 0/0 sec, 0.012224/0.012224 sec, 0.000848/0.000848 sec )
[LOG] Total clause size reduction: 509 --> 22 (0 --> 0, 300 --> 6, 198 --> 5, 0 --> 0, 6 --> 6, 5 --> 5 )
[LOG] Average clause size reduction: 39.1538 --> 1.69231 (0 --> 0, 75 --> 1.5, 66 --> 1.66667, 0 --> 0, 2 --> 2, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.1083 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1112 2 96 1 1014
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.303861 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.107539/0 sec (0.074072/0 sec, 0.005156/0 sec, 0.004237/0 sec, 7e-06/0 sec, 0.021917/0 sec, 0.00215/0 sec )
[LOG] Nr of iterations: 13 (1, 4, 3, 0, 3, 2 )
[LOG] Total clause computation time: 0.077823/0 sec (0.074051/0.074051 sec, 0.001654/0.001654 sec, 0.001083/0.001083 sec, 0/0 sec, 0.00067/0.00067 sec, 0.000365/0.000365 sec )
[LOG] Total clause minimization time: 0.029267/0 sec (0/0 sec, 0.003357/0.003357 sec, 0.003062/0.003062 sec, 0/0 sec, 0.021136/0.021136 sec, 0.001712/0.001712 sec )
[LOG] Total clause size reduction: 869 --> 22 (0 --> 0, 516 --> 6, 342 --> 5, 0 --> 0, 6 --> 6, 5 --> 5 )
[LOG] Average clause size reduction: 66.8462 --> 1.69231 (0 --> 0, 129 --> 1.5, 114 --> 1.66667, 0 --> 0, 2 --> 2, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.31756 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.065746 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054404/0 sec (0.023297/0 sec, 0.004778/0 sec, 0.0027/0 sec, 0.00276/0 sec, 0.014263/0 sec, 0.002819/0 sec, 0.001891/0 sec, 0.001896/0 sec )
[LOG] Nr of iterations: 55 (2, 12, 8, 8, 1, 10, 7, 7 )
[LOG] Total clause computation time: 0.027598/0 sec (0.02249/0.02249 sec, 0.001067/0.001067 sec, 0.000685/0.000685 sec, 0.00082/0.00082 sec, 0.000498/0.000498 sec, 0.000856/0.000856 sec, 0.00056/0.00056 sec, 0.000622/0.000622 sec )
[LOG] Total clause minimization time: 0.026169/0 sec (0.000782/0.000782 sec, 0.003596/0.003596 sec, 0.001927/0.001927 sec, 0.00185/0.00185 sec, 0.013738/0.013738 sec, 0.001845/0.001845 sec, 0.001242/0.001242 sec, 0.001189/0.001189 sec )
[LOG] Total clause size reduction: 1653 --> 75 (64 --> 2, 693 --> 20, 434 --> 9, 427 --> 9, 2 --> 2, 15 --> 15, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 30.0545 --> 1.36364 (32 --> 1, 57.75 --> 1.66667, 54.25 --> 1.125, 53.375 --> 1.125, 2 --> 2, 1.5 --> 1.5, 1.28571 --> 1.28571, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 0.068479 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 416 4 56 1 353
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.709815 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 211 new AND gates.
[LOG] Size before ABC: 326 AND gates.
[LOG] Size after ABC: 211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.614885/1 sec (0.180393/0 sec, 0.073196/0 sec, 0.051164/0 sec, 0.033045/0 sec, 0.157771/0 sec, 0.057259/0 sec, 0.035552/1 sec, 0.026505/0 sec )
[LOG] Nr of iterations: 304 (42, 50, 36, 28, 40, 49, 32, 27 )
[LOG] Total clause computation time: 0.180152/0 sec (0.088206/0.088206 sec, 0.015696/0.015696 sec, 0.011531/0.011531 sec, 0.009591/0.009591 sec, 0.021616/0.021616 sec, 0.015336/0.015336 sec, 0.010405/0.010405 sec, 0.007771/0.007771 sec )
[LOG] Total clause minimization time: 0.424102/1 sec (0.091067/0.091067 sec, 0.055873/0.055873 sec, 0.038431/0.038431 sec, 0.022339/0.022339 sec, 0.134691/0.134691 sec, 0.040093/0.040093 sec, 0.023894/0.023894 sec, 0.017714/0.017714 sec )
[LOG] Total clause size reduction: 16271 --> 704 (4346 --> 161, 5145 --> 116, 3640 --> 62, 2781 --> 39, 151 --> 137, 116 --> 101, 53 --> 49, 39 --> 39 )
[LOG] Average clause size reduction: 53.523 --> 2.31579 (103.476 --> 3.83333, 102.9 --> 2.32, 101.111 --> 1.72222, 99.3214 --> 1.39286, 3.775 --> 3.425, 2.36735 --> 2.06122, 1.65625 --> 1.53125, 1.44444 --> 1.44444 )
[LOG] Overall execution time: 0.714942 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 809 4 98 1 703
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.160157 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082453/0 sec (0.041638/0 sec, 0.040815/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.037084/0 sec (0.033926/0.033926 sec, 0.003158/0.003158 sec )
[LOG] Total clause minimization time: 0.044824/0 sec (0.007432/0.007432 sec, 0.037392/0.037392 sec )
[LOG] Total clause size reduction: 1192 --> 16 (1184 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 70.1176 --> 0.941176 (131.556 --> 0.888889, 1 --> 1 )
[LOG] Overall execution time: 0.169492 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.662534 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.309647/0 sec (0.172189/0 sec, 0.137458/0 sec )
[LOG] Nr of iterations: 32 (18, 14 )
[LOG] Total clause computation time: 0.108912/0 sec (0.095104/0.095104 sec, 0.013808/0.013808 sec )
[LOG] Total clause minimization time: 0.19841/0 sec (0.075765/0.075765 sec, 0.122645/0.122645 sec )
[LOG] Total clause size reduction: 4366 --> 38 (4352 --> 24, 14 --> 14 )
[LOG] Average clause size reduction: 136.438 --> 1.1875 (241.778 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.682442 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2118 3 252 1 1862
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021636 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015357/1 sec (0.009426/1 sec, 0.005931/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.009174/1 sec (0.009071/0.009071 sec, 0.000103/0.000103 sec )
[LOG] Total clause minimization time: 0.006133/0 sec (0.00033/0.00033 sec, 0.005803/0.005803 sec )
[LOG] Total clause size reduction: 78 --> 4 (76 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 15.6 --> 0.8 (25.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.023509 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.060791 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038546/0 sec (0.022441/0 sec, 0.016105/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.020893/0 sec (0.020334/0.020334 sec, 0.000559/0.000559 sec )
[LOG] Total clause minimization time: 0.017462/0 sec (0.002009/0.002009 sec, 0.015453/0.015453 sec )
[LOG] Total clause size reduction: 330 --> 10 (325 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30 --> 0.909091 (54.1667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.063736 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.535162 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.319689/1 sec (0.219111/1 sec, 0.01977/0 sec, 0.071218/0 sec, 0.00959/0 sec )
[LOG] Nr of iterations: 52 (35, 7, 4, 6 )
[LOG] Total clause computation time: 0.164359/0 sec (0.128822/0.128822 sec, 0.006279/0.006279 sec, 0.026862/0.026862 sec, 0.002396/0.002396 sec )
[LOG] Total clause minimization time: 0.15238/1 sec (0.088197/0.088197 sec, 0.013219/0.013219 sec, 0.04411/0.04411 sec, 0.006854/0.006854 sec )
[LOG] Total clause size reduction: 6611 --> 136 (5610 --> 109, 984 --> 11, 6 --> 5, 11 --> 11 )
[LOG] Average clause size reduction: 127.135 --> 2.61538 (160.286 --> 3.11429, 140.571 --> 1.57143, 1.5 --> 1.25, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.546241 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1381 4 160 1 1213
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.77015 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.14596/2 sec (1.38422/1 sec, 0.097721/0 sec, 0.591115/1 sec, 0.072905/0 sec )
[LOG] Nr of iterations: 117 (75, 11, 21, 10 )
[LOG] Total clause computation time: 1.04496/1 sec (0.651911/0.651911 sec, 0.02595/0.02595 sec, 0.354454/0.354454 sec, 0.012641/0.012641 sec )
[LOG] Total clause minimization time: 1.0821/1 sec (0.719824/0.719824 sec, 0.070368/0.070368 sec, 0.233314/0.233314 sec, 0.058589/0.058589 sec )
[LOG] Total clause size reduction: 23985 --> 341 (21090 --> 278, 2840 --> 18, 37 --> 27, 18 --> 18 )
[LOG] Average clause size reduction: 205 --> 2.91453 (281.2 --> 3.70667, 258.182 --> 1.63636, 1.7619 --> 1.28571, 1.8 --> 1.8 )
[LOG] Overall execution time: 3.79747 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.94 sec (Real time) / 3.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2367 4 280 1 2079
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.179306 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.136932/0 sec (0.01973/0 sec, 0.008697/0 sec, 0.023783/0 sec, 8.7e-05/0 sec, 0.010237/0 sec, 0.003322/0 sec, 0.007478/0 sec, 0.001483/0 sec, 0.02747/0 sec, 0.007693/0 sec, 0.007425/0 sec, 2e-06/0 sec, 0.008706/0 sec, 0.00141/0 sec, 0.007588/0 sec, 0.001821/0 sec )
[LOG] Nr of iterations: 105 (4, 12, 22, 1, 10, 2, 10, 3, 2, 9, 9, 0, 9, 1, 9, 2 )
[LOG] Total clause computation time: 0.050148/0 sec (0.019138/0.019138 sec, 0.001849/0.001849 sec, 0.005555/0.005555 sec, 8.2e-05/8.2e-05 sec, 0.003051/0.003051 sec, 0.000148/0.000148 sec, 0.001551/0.001551 sec, 0.000424/0.000424 sec, 0.007718/0.007718 sec, 0.002468/0.002468 sec, 0.003027/0.003027 sec, 0/0 sec, 0.002783/0.002783 sec, 1.1e-05/1.1e-05 sec, 0.002008/0.002008 sec, 0.000335/0.000335 sec )
[LOG] Total clause minimization time: 0.084486/0 sec (0.000529/0.000529 sec, 0.006628/0.006628 sec, 0.017717/0.017717 sec, 0/0 sec, 0.006954/0.006954 sec, 0.003139/0.003139 sec, 0.005694/0.005694 sec, 0.001018/0.001018 sec, 0.019704/0.019704 sec, 0.00501/0.00501 sec, 0.004179/0.004179 sec, 0/0 sec, 0.005716/0.005716 sec, 0.001384/0.001384 sec, 0.005374/0.005374 sec, 0.00144/0.00144 sec )
[LOG] Total clause size reduction: 2396 --> 249 (132 --> 3, 473 --> 28, 882 --> 88, 0 --> 0, 360 --> 23, 39 --> 0, 342 --> 22, 74 --> 2, 2 --> 2, 20 --> 16, 25 --> 21, 0 --> 0, 23 --> 20, 0 --> 0, 22 --> 22, 2 --> 2 )
[LOG] Average clause size reduction: 22.819 --> 2.37143 (33 --> 0.75, 39.4167 --> 2.33333, 40.0909 --> 4, 0 --> 0, 36 --> 2.3, 19.5 --> 0, 34.2 --> 2.2, 24.6667 --> 0.666667, 1 --> 1, 2.22222 --> 1.77778, 2.77778 --> 2.33333, 0 --> 0, 2.55556 --> 2.22222, 0 --> 0, 2.44444 --> 2.44444, 1 --> 1 )
[LOG] Overall execution time: 0.181238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 231 13 23 1 189
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.481307 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 155 AND gates.
[LOG] Size after ABC: 65 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.364717/1 sec (0.04408/0 sec, 0.010059/0 sec, 0.000279/0 sec, 0.010986/0 sec, 0.000717/0 sec, 0.028537/0 sec, 0.013217/0 sec, 0.005303/0 sec, 0.013528/0 sec, 0.017339/0 sec, 0.042479/0 sec, 0.011832/1 sec, 0.000752/0 sec, 0.015526/0 sec, 0.004172/0 sec, 0.116825/0 sec, 0.008715/0 sec, 0.000288/0 sec, 0.009271/0 sec, 0.010812/0 sec )
[LOG] Nr of iterations: 135 (10, 8, 2, 10, 2, 23, 4, 2, 8, 11, 2, 3, 1, 5, 1, 22, 3, 1, 7, 10 )
[LOG] Total clause computation time: 0.207551/0 sec (0.03568/0.03568 sec, 0.001927/0.001927 sec, 0.000214/0.000214 sec, 0.002706/0.002706 sec, 0.000387/0.000387 sec, 0.007808/0.007808 sec, 0.005942/0.005942 sec, 0.00188/0.00188 sec, 0.006339/0.006339 sec, 0.006073/0.006073 sec, 0.017225/0.017225 sec, 0.001956/0.001956 sec, 1.4e-05/1.4e-05 sec, 0.008494/0.008494 sec, 0.00291/0.00291 sec, 0.100694/0.100694 sec, 0.002256/0.002256 sec, 1.3e-05/1.3e-05 sec, 0.002316/0.002316 sec, 0.002717/0.002717 sec )
[LOG] Total clause minimization time: 0.153421/1 sec (0.008149/0.008149 sec, 0.007921/0.007921 sec, 4.3e-05/4.3e-05 sec, 0.008004/0.008004 sec, 0.000294/0.000294 sec, 0.019919/0.019919 sec, 0.007186/0.007186 sec, 0.0034/0.0034 sec, 0.006885/0.006885 sec, 0.010884/0.010884 sec, 0.025175/0.025175 sec, 0.009766/0.009766 sec, 0.000724/0.000724 sec, 0.006867/0.006867 sec, 0.001227/0.001227 sec, 0.015631/0.015631 sec, 0.006397/0.006397 sec, 0.000259/0.000259 sec, 0.006806/0.006806 sec, 0.007884/0.007884 sec )
[LOG] Total clause size reduction: 3481 --> 364 (468 --> 24, 357 --> 21, 50 --> 0, 441 --> 24, 48 --> 1, 1034 --> 81, 138 --> 3, 45 --> 0, 308 --> 21, 430 --> 36, 3 --> 3, 6 --> 6, 0 --> 0, 11 --> 6, 1 --> 1, 81 --> 77, 3 --> 3, 0 --> 0, 21 --> 21, 36 --> 36 )
[LOG] Average clause size reduction: 25.7852 --> 2.6963 (46.8 --> 2.4, 44.625 --> 2.625, 25 --> 0, 44.1 --> 2.4, 24 --> 0.5, 44.9565 --> 3.52174, 34.5 --> 0.75, 22.5 --> 0, 38.5 --> 2.625, 39.0909 --> 3.27273, 1.5 --> 1.5, 2 --> 2, 0 --> 0, 2.2 --> 1.2, 1 --> 1, 3.68182 --> 3.5, 1 --> 1, 0 --> 0, 3 --> 3, 3.6 --> 3.6 )
[LOG] Overall execution time: 0.483991 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 352 15 27 1 303
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 24.7959 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 574 new AND gates.
[LOG] Size before ABC: 1269 AND gates.
[LOG] Size after ABC: 572 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.7917/24 sec (1.25752/1 sec, 1.41545/2 sec, 0.001307/0 sec, 0.593076/0 sec, 0.066343/0 sec, 2.65888/3 sec, 3.98744/4 sec, 1.21216/1 sec, 0.205003/0 sec, 0.304899/1 sec, 3.1875/3 sec, 1.83642/2 sec, 0.815226/1 sec, 1.56411/1 sec, 0.539542/1 sec, 1.30094/1 sec, 1.24413/1 sec, 0.531613/1 sec, 0.531079/0 sec, 0.53906/1 sec )
[LOG] Nr of iterations: 875 (13, 127, 2, 61, 9, 211, 66, 28, 10, 18, 12, 106, 1, 36, 1, 67, 61, 21, 9, 16 )
[LOG] Total clause computation time: 10.7702/9 sec (1.05818/1.05818 sec, 0.271512/0.271512 sec, 0.00106/0.00106 sec, 0.099942/0.099942 sec, 0.007711/0.007711 sec, 0.5332/0.5332 sec, 2.82983/2.82983 sec, 0.16266/0.16266 sec, 0.103133/0.103133 sec, 0.082911/0.082911 sec, 1.86539/1.86539 sec, 0.692716/0.692716 sec, 5.8e-05/5.8e-05 sec, 1.20541/1.20541 sec, 0.346967/0.346967 sec, 0.691124/0.691124 sec, 0.395768/0.395768 sec, 0.046522/0.046522 sec, 0.190951/0.190951 sec, 0.185165/0.185165 sec )
[LOG] Total clause minimization time: 12.9132/15 sec (0.198174/0.198174 sec, 1.13134/1.13134 sec, 0.000148/0.000148 sec, 0.488458/0.488458 sec, 0.05779/0.05779 sec, 2.10454/2.10454 sec, 1.14829/1.14829 sec, 1.04589/1.04589 sec, 0.100567/0.100567 sec, 0.219442/0.219442 sec, 1.32022/1.32022 sec, 1.12967/1.12967 sec, 0.814957/0.814957 sec, 0.353404/0.353404 sec, 0.19236/0.19236 sec, 0.598628/0.598628 sec, 0.838139/0.838139 sec, 0.481789/0.481789 sec, 0.338415/0.338415 sec, 0.350968/0.350968 sec )
[LOG] Total clause size reduction: 30420 --> 4401 (696 --> 37, 7182 --> 851, 56 --> 0, 3300 --> 373, 432 --> 60, 11130 --> 1339, 3380 --> 296, 1377 --> 76, 450 --> 31, 833 --> 70, 37 --> 35, 657 --> 449, 0 --> 0, 171 --> 134, 1 --> 1, 306 --> 261, 269 --> 251, 50 --> 44, 31 --> 31, 62 --> 62 )
[LOG] Average clause size reduction: 34.7657 --> 5.02971 (53.5385 --> 2.84615, 56.5512 --> 6.70079, 28 --> 0, 54.0984 --> 6.11475, 48 --> 6.66667, 52.7488 --> 6.34597, 51.2121 --> 4.48485, 49.1786 --> 2.71429, 45 --> 3.1, 46.2778 --> 3.88889, 3.08333 --> 2.91667, 6.19811 --> 4.23585, 0 --> 0, 4.75 --> 3.72222, 1 --> 1, 4.56716 --> 3.89552, 4.40984 --> 4.11475, 2.38095 --> 2.09524, 3.44444 --> 3.44444, 3.875 --> 3.875 )
[LOG] Overall execution time: 24.8018 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.05 sec (Real time) / 23.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.00 sec (Real time) / 3.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 884 18 30 1 828
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.092194 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.059687/0 sec (0.034509/0 sec, 0.002658/0 sec, 0.020725/0 sec, 0.001795/0 sec )
[LOG] Nr of iterations: 18 (9, 4, 2, 3 )
[LOG] Total clause computation time: 0.030745/0 sec (0.028615/0.028615 sec, 0.001202/0.001202 sec, 0.000267/0.000267 sec, 0.000661/0.000661 sec )
[LOG] Total clause minimization time: 0.028559/0 sec (0.005679/0.005679 sec, 0.001415/0.001415 sec, 0.0204/0.0204 sec, 0.001065/0.001065 sec )
[LOG] Total clause size reduction: 1114 --> 23 (808 --> 15, 300 --> 3, 3 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 61.8889 --> 1.27778 (89.7778 --> 1.66667, 75 --> 0.75, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.100192 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.696172 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.513939/0 sec (0.093548/0 sec, 0.03554/0 sec, 0.04552/0 sec, 0.09853/0 sec, 0.216198/0 sec, 0.024603/0 sec )
[LOG] Nr of iterations: 67 (7, 12, 16, 6, 11, 15 )
[LOG] Total clause computation time: 0.126558/0 sec (0.075705/0.075705 sec, 0.012229/0.012229 sec, 0.014444/0.014444 sec, 0.010413/0.010413 sec, 0.006341/0.006341 sec, 0.007426/0.007426 sec )
[LOG] Total clause minimization time: 0.384346/0 sec (0.017493/0.017493 sec, 0.022748/0.022748 sec, 0.030303/0.030303 sec, 0.087762/0.087762 sec, 0.209432/0.209432 sec, 0.016608/0.016608 sec )
[LOG] Total clause size reduction: 4720 --> 114 (882 --> 11, 1606 --> 19, 2175 --> 27, 11 --> 11, 19 --> 19, 27 --> 27 )
[LOG] Average clause size reduction: 70.4478 --> 1.70149 (126 --> 1.57143, 133.833 --> 1.58333, 135.938 --> 1.6875, 1.83333 --> 1.83333, 1.72727 --> 1.72727, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.710793 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2088 4 140 1 1941
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.287009 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.184678/1 sec (0.087091/0 sec, 0.022155/0 sec, 0.058737/1 sec, 0.016695/0 sec )
[LOG] Nr of iterations: 44 (16, 9, 11, 8 )
[LOG] Total clause computation time: 0.069824/0 sec (0.049343/0.049343 sec, 0.008259/0.008259 sec, 0.00722/0.00722 sec, 0.005002/0.005002 sec )
[LOG] Total clause minimization time: 0.113198/1 sec (0.037235/0.037235 sec, 0.013554/0.013554 sec, 0.051049/0.051049 sec, 0.01136/0.01136 sec )
[LOG] Total clause size reduction: 3643 --> 90 (2355 --> 39, 1248 --> 13, 27 --> 25, 13 --> 13 )
[LOG] Average clause size reduction: 82.7955 --> 2.04545 (147.188 --> 2.4375, 138.667 --> 1.44444, 2.45455 --> 2.27273, 1.625 --> 1.625 )
[LOG] Overall execution time: 0.300748 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1682 3 152 1 1526
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 3.13455 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.74905/2 sec (0.184376/0 sec, 0.077966/0 sec, 1.6036/2 sec, 0.164472/0 sec, 0.682348/0 sec, 0.036285/0 sec )
[LOG] Nr of iterations: 55 (10, 12, 10, 5, 10, 8 )
[LOG] Total clause computation time: 1.72156/2 sec (0.116925/0.116925 sec, 0.033837/0.033837 sec, 1.53952/1.53952 sec, 0.012426/0.012426 sec, 0.010976/0.010976 sec, 0.00787/0.00787 sec )
[LOG] Total clause minimization time: 1.02363/0 sec (0.066707/0.066707 sec, 0.043104/0.043104 sec, 0.063403/0.063403 sec, 0.151639/0.151639 sec, 0.670807/0.670807 sec, 0.027971/0.027971 sec )
[LOG] Total clause size reduction: 8802 --> 104 (2727 --> 26, 3322 --> 20, 2709 --> 17, 13 --> 10, 17 --> 17, 14 --> 14 )
[LOG] Average clause size reduction: 160.036 --> 1.89091 (272.7 --> 2.6, 276.833 --> 1.66667, 270.9 --> 1.7, 2.6 --> 2, 1.7 --> 1.7, 1.75 --> 1.75 )
[LOG] Overall execution time: 3.17606 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.32 sec (Real time) / 3.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.75 sec (Real time) / 1.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3487 4 296 1 3184
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.059903 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042921/0 sec (0.02019/0 sec, 0.022731/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.019652/0 sec (0.018485/0.018485 sec, 0.001167/0.001167 sec )
[LOG] Total clause minimization time: 0.02309/0 sec (0.001619/0.001619 sec, 0.021471/0.021471 sec )
[LOG] Total clause size reduction: 282 --> 14 (275 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 25.6364 --> 1.27273 (45.8333 --> 1.16667, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.062643 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.105078 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064691/0 sec (0.033167/0 sec, 0.031524/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.032987/0 sec (0.030321/0.030321 sec, 0.002666/0.002666 sec )
[LOG] Total clause minimization time: 0.03147/0 sec (0.002726/0.002726 sec, 0.028744/0.028744 sec )
[LOG] Total clause size reduction: 294 --> 12 (288 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 32.6667 --> 1.33333 (57.6 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.108582 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 8.38772 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.13031/4 sec (0.808706/0 sec, 3.3216/4 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.960074/0 sec (0.69671/0.69671 sec, 0.263364/0.263364 sec )
[LOG] Total clause minimization time: 3.16256/4 sec (0.108616/0.108616 sec, 3.05395/3.05395 sec )
[LOG] Total clause size reduction: 5164 --> 52 (5138 --> 26, 26 --> 26 )
[LOG] Average clause size reduction: 178.069 --> 1.7931 (342.533 --> 1.73333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 8.44813 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.60 sec (Real time) / 7.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.14 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.58 sec (Real time) / 5.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4537 3 363 1 4170
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 52.821 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.9617/35 sec (7.46723/7 sec, 27.4945/28 sec )
[LOG] Nr of iterations: 30 (16, 14 )
[LOG] Total clause computation time: 8.94967/9 sec (6.96499/6.96499 sec, 1.98468/1.98468 sec )
[LOG] Total clause minimization time: 25.9902/26 sec (0.491952/0.491952 sec, 25.4983/25.4983 sec )
[LOG] Total clause size reduction: 7346 --> 56 (7320 --> 30, 26 --> 26 )
[LOG] Average clause size reduction: 244.867 --> 1.86667 (457.5 --> 1.875, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 52.9197 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 53.11 sec (Real time) / 48.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.75 sec (Real time) / 1.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.85 sec (Real time) / 13.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5986 3 484 1 5498
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.075175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043736/0 sec (0.023318/0 sec, 0.020418/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.022747/0 sec (0.02129/0.02129 sec, 0.001457/0.001457 sec )
[LOG] Total clause minimization time: 0.020802/0 sec (0.001938/0.001938 sec, 0.018864/0.018864 sec )
[LOG] Total clause size reduction: 370 --> 12 (364 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 41.1111 --> 1.33333 (72.8 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.079662 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.189814 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.10029/0 sec (0.040481/0 sec, 0.059809/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.047601/0 sec (0.035635/0.035635 sec, 0.011966/0.011966 sec )
[LOG] Total clause minimization time: 0.052384/0 sec (0.0047/0.0047 sec, 0.047684/0.047684 sec )
[LOG] Total clause size reduction: 486 --> 12 (480 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 54 --> 1.33333 (96 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.196071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 753 3 116 1 633
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079665 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050743/0 sec (0.030821/0 sec, 0.019922/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.032054/0 sec (0.028624/0.028624 sec, 0.00343/0.00343 sec )
[LOG] Total clause minimization time: 0.018509/0 sec (0.002115/0.002115 sec, 0.016394/0.016394 sec )
[LOG] Total clause size reduction: 263 --> 14 (256 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 29.2222 --> 1.55556 (51.2 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.082657 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.273783 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.173232/1 sec (0.065738/0 sec, 0.107494/1 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.104179/1 sec (0.059772/0.059772 sec, 0.044407/0.044407 sec )
[LOG] Total clause minimization time: 0.068407/0 sec (0.005655/0.005655 sec, 0.062752/0.062752 sec )
[LOG] Total clause size reduction: 756 --> 24 (744 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 44.4706 --> 1.41176 (82.6667 --> 1.33333, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.27912 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.48463 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.253881/0 sec (0.14302/0 sec, 0.110861/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.153324/0 sec (0.125675/0.125675 sec, 0.027649/0.027649 sec )
[LOG] Total clause minimization time: 0.099641/0 sec (0.016938/0.016938 sec, 0.082703/0.082703 sec )
[LOG] Total clause size reduction: 1208 --> 22 (1197 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 63.5789 --> 1.15789 (119.7 --> 1.1, 1.22222 --> 1.22222 )
[LOG] Overall execution time: 0.491706 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 160.4 sec CPU time.
[LOG] Relation determinization time: 161 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 153.921/155 sec (15.7908/16 sec, 138.13/139 sec )
[LOG] Nr of iterations: 59 (30, 29 )
[LOG] Total clause computation time: 2.33801/2 sec (1.42927/1.42927 sec, 0.908739/0.908739 sec )
[LOG] Total clause minimization time: 151.567/153 sec (14.3543/14.3543 sec, 137.213/137.213 sec )
[LOG] Total clause size reduction: 9104 --> 112 (9048 --> 56, 56 --> 56 )
[LOG] Average clause size reduction: 154.305 --> 1.89831 (301.6 --> 1.86667, 1.93103 --> 1.93103 )
[LOG] Overall execution time: 160.439 sec CPU time.
[LOG] Overall execution time: 161 sec real time.
Synthesis time: 160.75 sec (Real time) / 152.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.43 sec (Real time) / 4.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2852 7 304 1 2540
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.212507 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.105431/0 sec (0.056568/0 sec, 0.048863/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.053558/0 sec (0.045852/0.045852 sec, 0.007706/0.007706 sec )
[LOG] Total clause minimization time: 0.051087/0 sec (0.010315/0.010315 sec, 0.040772/0.040772 sec )
[LOG] Total clause size reduction: 1160 --> 40 (1140 --> 20, 20 --> 20 )
[LOG] Average clause size reduction: 55.2381 --> 1.90476 (103.636 --> 1.81818, 2 --> 2 )
[LOG] Overall execution time: 0.218609 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 816 5 108 1 702
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017461 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.010948/0 sec (0.006651/0 sec, 0.004297/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.006341/0 sec (0.006314/0.006314 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.004558/0 sec (0.000313/0.000313 sec, 0.004245/0.004245 sec )
[LOG] Total clause size reduction: 51 --> 6 (48 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 17 --> 2 (24 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.019248 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043821 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029207/0 sec (0.018444/0 sec, 0.010763/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.018334/0 sec (0.017729/0.017729 sec, 0.000605/0.000605 sec )
[LOG] Total clause minimization time: 0.010779/0 sec (0.000671/0.000671 sec, 0.010108/0.010108 sec )
[LOG] Total clause size reduction: 114 --> 8 (110 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 22.8 --> 1.6 (36.6667 --> 1.33333, 2 --> 2 )
[LOG] Overall execution time: 0.046216 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 343 2 52 1 289
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.524405 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.268797/0 sec (0.129043/0 sec, 0.139754/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.125564/0 sec (0.103489/0.103489 sec, 0.022075/0.022075 sec )
[LOG] Total clause minimization time: 0.142033/0 sec (0.02499/0.02499 sec, 0.117043/0.117043 sec )
[LOG] Total clause size reduction: 1206 --> 32 (1190 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 57.4286 --> 1.52381 (108.182 --> 1.45455, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.531942 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.178071 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.105451/0 sec (0.041764/0 sec, 0.063687/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.039547/0 sec (0.035222/0.035222 sec, 0.004325/0.004325 sec )
[LOG] Total clause minimization time: 0.065562/0 sec (0.006374/0.006374 sec, 0.059188/0.059188 sec )
[LOG] Total clause size reduction: 296 --> 24 (284 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 32.8889 --> 2.66667 (56.8 --> 2.4, 3 --> 3 )
[LOG] Overall execution time: 0.181791 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.172232 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089812/0 sec (0.042948/0 sec, 0.046864/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.045177/0 sec (0.0386/0.0386 sec, 0.006577/0.006577 sec )
[LOG] Total clause minimization time: 0.044249/0 sec (0.004161/0.004161 sec, 0.040088/0.040088 sec )
[LOG] Total clause size reduction: 678 --> 12 (672 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 52.1538 --> 0.923077 (96 --> 0.857143, 1 --> 1 )
[LOG] Overall execution time: 0.178688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 919 3 108 1 807
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.087549 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058229/0 sec (0.02964/0 sec, 0.028589/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.027358/0 sec (0.025324/0.025324 sec, 0.002034/0.002034 sec )
[LOG] Total clause minimization time: 0.030629/0 sec (0.004199/0.004199 sec, 0.02643/0.02643 sec )
[LOG] Total clause size reduction: 394 --> 20 (384 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 30.3077 --> 1.53846 (54.8571 --> 1.42857, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.090539 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.16202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085234/0 sec (0.048971/0 sec, 0.036263/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.048456/0 sec (0.045156/0.045156 sec, 0.0033/0.0033 sec )
[LOG] Total clause minimization time: 0.036456/0 sec (0.003656/0.003656 sec, 0.0328/0.0328 sec )
[LOG] Total clause size reduction: 404 --> 16 (396 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 44.8889 --> 1.77778 (79.2 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.167999 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.74093 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.11045/1 sec (0.1638/0 sec, 0.946648/1 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.211001/0 sec (0.143249/0.143249 sec, 0.067752/0.067752 sec )
[LOG] Total clause minimization time: 0.897855/1 sec (0.019818/0.019818 sec, 0.878037/0.878037 sec )
[LOG] Total clause size reduction: 1544 --> 32 (1528 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 90.8235 --> 1.88235 (169.778 --> 1.77778, 2 --> 2 )
[LOG] Overall execution time: 1.75622 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.90 sec (Real time) / 1.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.236963 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.127194/0 sec (0.06397/0 sec, 0.063224/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.065707/0 sec (0.056317/0.056317 sec, 0.00939/0.00939 sec )
[LOG] Total clause minimization time: 0.061103/0 sec (0.007458/0.007458 sec, 0.053645/0.053645 sec )
[LOG] Total clause size reduction: 440 --> 16 (432 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 48.8889 --> 1.77778 (86.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.244002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.379255 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.158025/0 sec (0.047556/0 sec, 0.110469/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.091924/0 sec (0.046408/0.046408 sec, 0.045516/0.045516 sec )
[LOG] Total clause minimization time: 0.065883/0 sec (0.001061/0.001061 sec, 0.064822/0.064822 sec )
[LOG] Total clause size reduction: 272 --> 4 (270 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 54.4 --> 0.8 (90 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.386542 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.29984 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.147006/0 sec (0.074888/0 sec, 0.072118/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.084708/0 sec (0.067137/0.067137 sec, 0.017571/0.017571 sec )
[LOG] Total clause minimization time: 0.06184/0 sec (0.007523/0.007523 sec, 0.054317/0.054317 sec )
[LOG] Total clause size reduction: 460 --> 16 (452 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 51.1111 --> 1.77778 (90.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.307445 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.348517 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.173676/1 sec (0.070758/0 sec, 0.038052/1 sec, 0.010706/0 sec, 0.036319/0 sec, 0.010412/0 sec, 0.007429/0 sec )
[LOG] Nr of iterations: 46 (10, 10, 7, 5, 8, 6 )
[LOG] Total clause computation time: 0.058363/0 sec (0.041839/0.041839 sec, 0.006043/0.006043 sec, 0.003543/0.003543 sec, 0.001858/0.001858 sec, 0.003063/0.003063 sec, 0.002017/0.002017 sec )
[LOG] Total clause minimization time: 0.113314/1 sec (0.028461/0.028461 sec, 0.031564/0.031564 sec, 0.006909/0.006909 sec, 0.034228/0.034228 sec, 0.007022/0.007022 sec, 0.00513/0.00513 sec )
[LOG] Total clause size reduction: 4244 --> 84 (1584 --> 17, 1575 --> 26, 1044 --> 10, 9 --> 5, 22 --> 16, 10 --> 10 )
[LOG] Average clause size reduction: 92.2609 --> 1.82609 (158.4 --> 1.7, 157.5 --> 2.6, 149.143 --> 1.42857, 1.8 --> 1, 2.75 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.359528 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1309 1 172 1 1134
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.06299 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043309/0 sec (0.027937/0 sec, 0.001707/0 sec, 0.012687/0 sec, 0.000978/0 sec )
[LOG] Nr of iterations: 19 (11, 4, 1, 3 )
[LOG] Total clause computation time: 0.021627/0 sec (0.020077/0.020077 sec, 0.000772/0.000772 sec, 0.000424/0.000424 sec, 0.000354/0.000354 sec )
[LOG] Total clause minimization time: 0.021361/0 sec (0.007659/0.007659 sec, 0.000891/0.000891 sec, 0.012239/0.012239 sec, 0.000572/0.000572 sec )
[LOG] Total clause size reduction: 834 --> 51 (640 --> 44, 189 --> 3, 2 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 43.8947 --> 2.68421 (58.1818 --> 4, 47.25 --> 0.75, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.065639 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 387 2 60 1 324
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 165.392 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 596 new AND gates.
[LOG] Size before ABC: 903 AND gates.
[LOG] Size after ABC: 596 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 151.043/151 sec (6.21517/6 sec, 19.9441/20 sec, 24.0904/24 sec, 64.6607/65 sec, 10.533/10 sec, 25.5993/26 sec )
[LOG] Nr of iterations: 512 (15, 95, 157, 12, 79, 154 )
[LOG] Total clause computation time: 32.4821/34 sec (3.67739/3.67739 sec, 7.59664/7.59664 sec, 3.76228/3.76228 sec, 11.1604/11.1604 sec, 2.62483/2.62483 sec, 3.66057/3.66057 sec )
[LOG] Total clause minimization time: 118.254/117 sec (2.52704/2.52704 sec, 12.2836/12.2836 sec, 20.2341/20.2341 sec, 53.4927/53.4927 sec, 7.86131/7.86131 sec, 21.8558/21.8558 sec )
[LOG] Total clause size reduction: 76013 --> 1910 (4004 --> 40, 26790 --> 290, 44304 --> 677, 29 --> 25, 227 --> 219, 659 --> 659 )
[LOG] Average clause size reduction: 148.463 --> 3.73047 (266.933 --> 2.66667, 282 --> 3.05263, 282.191 --> 4.3121, 2.41667 --> 2.08333, 2.87342 --> 2.77215, 4.27922 --> 4.27922 )
[LOG] Overall execution time: 165.432 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 165.79 sec (Real time) / 152.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2808 3 280 1 2522
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.041627 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029477/0 sec (0.017001/0 sec, 0.001321/0 sec, 0.010088/0 sec, 0.001067/0 sec )
[LOG] Nr of iterations: 18 (8, 5, 1, 4 )
[LOG] Total clause computation time: 0.015018/0 sec (0.013893/0.013893 sec, 0.000517/0.000517 sec, 0.000217/0.000217 sec, 0.000391/0.000391 sec )
[LOG] Total clause minimization time: 0.014239/0 sec (0.002989/0.002989 sec, 0.000776/0.000776 sec, 0.00985/0.00985 sec, 0.000624/0.000624 sec )
[LOG] Total clause size reduction: 574 --> 31 (364 --> 22, 204 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 31.8889 --> 1.72222 (45.5 --> 2.75, 40.8 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.043861 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 292 2 48 1 241
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.022723 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.014747/0 sec (0.008225/0 sec, 0.000513/0 sec, 0.005697/0 sec, 0.000312/0 sec )
[LOG] Nr of iterations: 11 (5, 3, 1, 2 )
[LOG] Total clause computation time: 0.007369/0 sec (0.007043/0.007043 sec, 0.000195/0.000195 sec, 2.4e-05/2.4e-05 sec, 0.000107/0.000107 sec )
[LOG] Total clause minimization time: 0.007259/0 sec (0.001117/0.001117 sec, 0.000303/0.000303 sec, 0.005657/0.005657 sec, 0.000182/0.000182 sec )
[LOG] Total clause size reduction: 339 --> 17 (224 --> 12, 110 --> 2, 3 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 30.8182 --> 1.54545 (44.8 --> 2.4, 36.6667 --> 0.666667, 3 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.024753 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.035059 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024536/0 sec (0.014162/0 sec, 0.000823/0 sec, 0.008953/0 sec, 0.000598/0 sec )
[LOG] Nr of iterations: 15 (6, 3, 4, 2 )
[LOG] Total clause computation time: 0.013053/0 sec (0.01224/0.01224 sec, 0.000311/0.000311 sec, 0.000359/0.000359 sec, 0.000143/0.000143 sec )
[LOG] Total clause minimization time: 0.0113/0 sec (0.001842/0.001842 sec, 0.000497/0.000497 sec, 0.008531/0.008531 sec, 0.00043/0.00043 sec )
[LOG] Total clause size reduction: 351 --> 22 (245 --> 12, 96 --> 2, 8 --> 6, 2 --> 2 )
[LOG] Average clause size reduction: 23.4 --> 1.46667 (40.8333 --> 2, 32 --> 0.666667, 2 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.036919 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 245 3 44 1 196
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.059302 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039832/0 sec (0.023354/0 sec, 0.002042/0 sec, 0.013105/0 sec, 0.001331/0 sec )
[LOG] Nr of iterations: 18 (8, 5, 1, 4 )
[LOG] Total clause computation time: 0.019773/0 sec (0.017794/0.017794 sec, 0.000923/0.000923 sec, 0.000462/0.000462 sec, 0.000594/0.000594 sec )
[LOG] Total clause minimization time: 0.01978/0 sec (0.005419/0.005419 sec, 0.001066/0.001066 sec, 0.012627/0.012627 sec, 0.000668/0.000668 sec )
[LOG] Total clause size reduction: 717 --> 31 (455 --> 22, 256 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 39.8333 --> 1.72222 (56.875 --> 2.75, 51.2 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.062096 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 394 3 60 1 330
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.092035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060965/0 sec (0.03714/0 sec, 0.003772/0 sec, 0.016621/0 sec, 0.003432/0 sec )
[LOG] Nr of iterations: 29 (15, 7, 1, 6 )
[LOG] Total clause computation time: 0.025582/0 sec (0.020502/0.020502 sec, 0.001676/0.001676 sec, 0.001674/0.001674 sec, 0.00173/0.00173 sec )
[LOG] Total clause minimization time: 0.034834/0 sec (0.016323/0.016323 sec, 0.001999/0.001999 sec, 0.01492/0.01492 sec, 0.001592/0.001592 sec )
[LOG] Total clause size reduction: 1442 --> 82 (1008 --> 69, 426 --> 6, 2 --> 1, 6 --> 6 )
[LOG] Average clause size reduction: 49.7241 --> 2.82759 (67.2 --> 4.6, 60.8571 --> 0.857143, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.094965 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 411 2 68 1 340
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074153 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052452/0 sec (0.034096/0 sec, 0.001734/0 sec, 0.015207/0 sec, 0.001415/0 sec )
[LOG] Nr of iterations: 19 (10, 4, 2, 3 )
[LOG] Total clause computation time: 0.029043/0 sec (0.027511/0.027511 sec, 0.000747/0.000747 sec, 0.000391/0.000391 sec, 0.000394/0.000394 sec )
[LOG] Total clause minimization time: 0.023069/0 sec (0.0064/0.0064 sec, 0.000932/0.000932 sec, 0.014774/0.014774 sec, 0.000963/0.000963 sec )
[LOG] Total clause size reduction: 785 --> 39 (585 --> 28, 192 --> 4, 4 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 41.3158 --> 2.05263 (58.5 --> 2.8, 48 --> 1, 2 --> 1.5, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.076965 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 398 3 60 1 333
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.76201 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.372185/1 sec (0.166652/0 sec, 0.062058/1 sec, 0.022277/0 sec, 0.089501/0 sec, 0.019209/0 sec, 0.012488/0 sec )
[LOG] Nr of iterations: 53 (13, 13, 9, 2, 9, 7 )
[LOG] Total clause computation time: 0.086973/0 sec (0.059945/0.059945 sec, 0.009295/0.009295 sec, 0.005321/0.005321 sec, 0.00368/0.00368 sec, 0.005548/0.005548 sec, 0.003184/0.003184 sec )
[LOG] Total clause minimization time: 0.281912/1 sec (0.105809/0.105809 sec, 0.052001/0.052001 sec, 0.016528/0.016528 sec, 0.085656/0.085656 sec, 0.013067/0.013067 sec, 0.008851/0.008851 sec )
[LOG] Total clause size reduction: 7722 --> 130 (2892 --> 49, 2880 --> 36, 1912 --> 14, 4 --> 3, 23 --> 17, 11 --> 11 )
[LOG] Average clause size reduction: 145.698 --> 2.45283 (222.462 --> 3.76923, 221.538 --> 2.76923, 212.444 --> 1.55556, 2 --> 1.5, 2.55556 --> 1.88889, 1.57143 --> 1.57143 )
[LOG] Overall execution time: 0.780645 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1760 2 236 1 1520
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093475 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065786/0 sec (0.038966/0 sec, 0.007788/0 sec, 0.014342/0 sec, 0.00469/0 sec )
[LOG] Nr of iterations: 42 (21, 11, 1, 9 )
[LOG] Total clause computation time: 0.024855/0 sec (0.020065/0.020065 sec, 0.002678/0.002678 sec, 0.000485/0.000485 sec, 0.001627/0.001627 sec )
[LOG] Total clause minimization time: 0.040066/0 sec (0.018431/0.018431 sec, 0.004915/0.004915 sec, 0.01383/0.01383 sec, 0.00289/0.00289 sec )
[LOG] Total clause size reduction: 2199 --> 137 (1460 --> 98, 720 --> 21, 2 --> 1, 17 --> 17 )
[LOG] Average clause size reduction: 52.3571 --> 3.2619 (69.5238 --> 4.66667, 65.4545 --> 1.90909, 2 --> 1, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 0.096285 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 420 3 68 1 348
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.881183 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 84 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.509687/0 sec (0.155956/0 sec, 0.105089/0 sec, 0.037898/0 sec, 0.021831/0 sec, 0.098768/0 sec, 0.060974/0 sec, 0.015448/0 sec, 0.013723/0 sec )
[LOG] Nr of iterations: 107 (19, 23, 14, 9, 2, 22, 10, 8 )
[LOG] Total clause computation time: 0.12322/0 sec (0.066387/0.066387 sec, 0.018278/0.018278 sec, 0.008697/0.008697 sec, 0.006361/0.006361 sec, 0.003217/0.003217 sec, 0.011389/0.011389 sec, 0.004716/0.004716 sec, 0.004175/0.004175 sec )
[LOG] Total clause minimization time: 0.379442/0 sec (0.08826/0.08826 sec, 0.085181/0.085181 sec, 0.028309/0.028309 sec, 0.014903/0.014903 sec, 0.095446/0.095446 sec, 0.04819/0.04819 sec, 0.010145/0.010145 sec, 0.009008/0.009008 sec )
[LOG] Total clause size reduction: 14302 --> 223 (4212 --> 35, 5126 --> 64, 3016 --> 25, 1848 --> 15, 3 --> 2, 64 --> 52, 18 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 133.664 --> 2.08411 (221.684 --> 1.84211, 222.87 --> 2.78261, 215.429 --> 1.78571, 205.333 --> 1.66667, 1.5 --> 1, 2.90909 --> 2.36364, 1.8 --> 1.5, 1.875 --> 1.875 )
[LOG] Overall execution time: 0.898999 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.04 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1741 2 228 1 1507
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 10.0725 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 238 new AND gates.
[LOG] Size before ABC: 472 AND gates.
[LOG] Size after ABC: 238 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.629/9 sec (0.948329/1 sec, 0.113724/0 sec, 1.40277/2 sec, 5.14945/5 sec, 0.471448/0 sec, 0.543277/1 sec )
[LOG] Nr of iterations: 340 (61, 21, 108, 25, 19, 106 )
[LOG] Total clause computation time: 0.635943/1 sec (0.146834/0.146834 sec, 0.025448/0.025448 sec, 0.231957/0.231957 sec, 0.024372/0.024372 sec, 0.035105/0.035105 sec, 0.172227/0.172227 sec )
[LOG] Total clause minimization time: 7.96288/8 sec (0.795063/0.795063 sec, 0.086405/0.086405 sec, 1.16228/1.16228 sec, 5.12291/5.12291 sec, 0.434729/0.434729 sec, 0.361491/0.361491 sec )
[LOG] Total clause size reduction: 71522 --> 1458 (22860 --> 543, 7600 --> 43, 40553 --> 400, 76 --> 49, 39 --> 29, 394 --> 394 )
[LOG] Average clause size reduction: 210.359 --> 4.28824 (374.754 --> 8.90164, 361.905 --> 2.04762, 375.491 --> 3.7037, 3.04 --> 1.96, 2.05263 --> 1.52632, 3.71698 --> 3.71698 )
[LOG] Overall execution time: 10.1138 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.29 sec (Real time) / 9.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3089 2 376 1 2708
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.355037 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.169839/0 sec (0.07167/0 sec, 0.0238/0 sec, 0.012707/0 sec, 0.039222/0 sec, 0.01537/0 sec, 0.00707/0 sec )
[LOG] Nr of iterations: 57 (14, 12, 7, 7, 11, 6 )
[LOG] Total clause computation time: 0.06953/0 sec (0.050523/0.050523 sec, 0.006641/0.006641 sec, 0.003268/0.003268 sec, 0.002916/0.002916 sec, 0.004099/0.004099 sec, 0.002083/0.002083 sec )
[LOG] Total clause minimization time: 0.097907/0 sec (0.020515/0.020515 sec, 0.016658/0.016658 sec, 0.009186/0.009186 sec, 0.036007/0.036007 sec, 0.010827/0.010827 sec, 0.004714/0.004714 sec )
[LOG] Total clause size reduction: 6626 --> 104 (2860 --> 25, 2409 --> 26, 1308 --> 10, 13 --> 11, 26 --> 22, 10 --> 10 )
[LOG] Average clause size reduction: 116.246 --> 1.82456 (204.286 --> 1.78571, 200.75 --> 2.16667, 186.857 --> 1.42857, 1.85714 --> 1.57143, 2.36364 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.370776 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1582 1 216 1 1363
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.07204 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047202/0 sec (0.027348/0 sec, 0.00446/0 sec, 0.012154/0 sec, 0.00324/0 sec )
[LOG] Nr of iterations: 27 (11, 8, 1, 7 )
[LOG] Total clause computation time: 0.022793/0 sec (0.019985/0.019985 sec, 0.001414/0.001414 sec, 0.000383/0.000383 sec, 0.001011/0.001011 sec )
[LOG] Total clause minimization time: 0.023937/0 sec (0.007156/0.007156 sec, 0.002925/0.002925 sec, 0.011754/0.011754 sec, 0.002102/0.002102 sec )
[LOG] Total clause size reduction: 1233 --> 54 (720 --> 25, 497 --> 14, 2 --> 1, 14 --> 14 )
[LOG] Average clause size reduction: 45.6667 --> 2 (65.4545 --> 2.27273, 62.125 --> 1.75, 2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.074908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.199883 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.138569/0 sec (0.058275/0 sec, 0.010317/0 sec, 0.061253/0 sec, 0.008724/0 sec )
[LOG] Nr of iterations: 28 (10, 9, 1, 8 )
[LOG] Total clause computation time: 0.057405/0 sec (0.046613/0.046613 sec, 0.005094/0.005094 sec, 0.002534/0.002534 sec, 0.003164/0.003164 sec )
[LOG] Total clause minimization time: 0.080382/0 sec (0.011369/0.011369 sec, 0.005004/0.005004 sec, 0.058682/0.058682 sec, 0.005327/0.005327 sec )
[LOG] Total clause size reduction: 1503 --> 48 (792 --> 21, 696 --> 13, 2 --> 1, 13 --> 13 )
[LOG] Average clause size reduction: 53.6786 --> 1.71429 (79.2 --> 2.1, 77.3333 --> 1.44444, 2 --> 1, 1.625 --> 1.625 )
[LOG] Overall execution time: 0.204142 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 624 3 84 1 536
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 46.2996 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.3214/45 sec (0.340323/1 sec, 0.361133/0 sec, 43.4385/44 sec, 0.181422/0 sec )
[LOG] Nr of iterations: 43 (9, 19, 1, 14 )
[LOG] Total clause computation time: 0.703744/1 sec (0.292808/0.292808 sec, 0.260374/0.260374 sec, 0.059854/0.059854 sec, 0.090708/0.090708 sec )
[LOG] Total clause minimization time: 43.6123/44 sec (0.046402/0.046402 sec, 0.098938/0.098938 sec, 43.3785/43.3785 sec, 0.088505/0.088505 sec )
[LOG] Total clause size reduction: 7209 --> 77 (2216 --> 16, 4968 --> 37, 2 --> 1, 23 --> 23 )
[LOG] Average clause size reduction: 167.651 --> 1.7907 (246.222 --> 1.77778, 261.474 --> 1.94737, 2 --> 1, 1.64286 --> 1.64286 )
[LOG] Overall execution time: 46.3283 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 46.49 sec (Real time) / 45.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2691 3 272 1 2415
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 55.8865 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 52.7394/53 sec (0.504997/1 sec, 0.519213/0 sec, 51.4571/52 sec, 0.258094/0 sec )
[LOG] Nr of iterations: 49 (11, 18, 3, 17 )
[LOG] Total clause computation time: 1.12685/1 sec (0.45726/0.45726 sec, 0.35692/0.35692 sec, 0.19577/0.19577 sec, 0.116898/0.116898 sec )
[LOG] Total clause minimization time: 51.6055/52 sec (0.045989/0.045989 sec, 0.160981/0.160981 sec, 51.2606/51.2606 sec, 0.137917/0.137917 sec )
[LOG] Total clause size reduction: 9324 --> 65 (3450 --> 18, 5848 --> 22, 4 --> 3, 22 --> 22 )
[LOG] Average clause size reduction: 190.286 --> 1.32653 (313.636 --> 1.63636, 324.889 --> 1.22222, 1.33333 --> 1, 1.29412 --> 1.29412 )
[LOG] Overall execution time: 55.9327 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 56.11 sec (Real time) / 54.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.78 sec (Real time) / 1.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4231 3 340 1 3886
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 31.0009 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 167 new AND gates.
[LOG] Size before ABC: 264 AND gates.
[LOG] Size after ABC: 167 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.8261/30 sec (1.45094/1 sec, 1.08461/1 sec, 0.437223/1 sec, 0.330338/0 sec, 0.015663/0 sec, 22.2981/22 sec, 0.969228/1 sec, 1.14024/2 sec, 0.95943/1 sec, 1.14034/1 sec )
[LOG] Nr of iterations: 172 (19, 29, 19, 18, 6, 17, 26, 16, 17, 5 )
[LOG] Total clause computation time: 3.38632/4 sec (0.602927/0.602927 sec, 0.096533/0.096533 sec, 0.111128/0.111128 sec, 0.090332/0.090332 sec, 0.006289/0.006289 sec, 1.20256/1.20256 sec, 0.334014/0.334014 sec, 0.174922/0.174922 sec, 0.400798/0.400798 sec, 0.366814/0.366814 sec )
[LOG] Total clause minimization time: 26.4184/26 sec (0.845399/0.845399 sec, 0.985485/0.985485 sec, 0.323884/0.323884 sec, 0.238047/0.238047 sec, 0.008766/0.008766 sec, 21.0933/21.0933 sec, 0.631763/0.631763 sec, 0.963073/0.963073 sec, 0.55606/0.55606 sec, 0.772686/0.772686 sec )
[LOG] Total clause size reduction: 3250 --> 585 (648 --> 76, 980 --> 121, 612 --> 57, 561 --> 58, 160 --> 9, 69 --> 56, 107 --> 99, 46 --> 42, 58 --> 58, 9 --> 9 )
[LOG] Average clause size reduction: 18.8953 --> 3.40116 (34.1053 --> 4, 33.7931 --> 4.17241, 32.2105 --> 3, 31.1667 --> 3.22222, 26.6667 --> 1.5, 4.05882 --> 3.29412, 4.11538 --> 3.80769, 2.875 --> 2.625, 3.41176 --> 3.41176, 1.8 --> 1.8 )
[LOG] Overall execution time: 31.0087 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.19 sec (Real time) / 30.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.03 sec (Real time) / 4.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 509 12 19 1 473
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 6642.13 sec CPU time.
[LOG] Relation determinization time: 6656 sec real time.
[LOG] Final circuit size: 2623 new AND gates.
[LOG] Size before ABC: 5247 AND gates.
[LOG] Size after ABC: 2623 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6477.94/6491 sec (583.34/584 sec, 446.649/448 sec, 245.396/245 sec, 219.647/221 sec, 0.346824/0 sec, 1766.92/1770 sec, 1017.72/1020 sec, 851.102/853 sec, 640.514/642 sec, 706.3/708 sec )
[LOG] Nr of iterations: 1762 (243, 337, 135, 172, 6, 235, 327, 133, 169, 5 )
[LOG] Total clause computation time: 2377.51/2396 sec (202.75/202.75 sec, 110.658/110.658 sec, 115.049/115.049 sec, 69.5623/69.5623 sec, 0.092238/0.092238 sec, 444.347/444.347 sec, 615.636/615.636 sec, 139.469/139.469 sec, 394.914/394.914 sec, 285.03/285.03 sec )
[LOG] Total clause minimization time: 4093.85/4087 sec (379.514/379.514 sec, 334.75/334.75 sec, 129.791/129.791 sec, 149.374/149.374 sec, 0.241891/0.241891 sec, 1321.75/1321.75 sec, 400.984/400.984 sec, 711.177/711.177 sec, 245.01/245.01 sec, 421.253/421.253 sec )
[LOG] Total clause size reduction: 47377 --> 11332 (11616 --> 1703, 15792 --> 2473, 6164 --> 830, 7695 --> 1070, 220 --> 9, 1633 --> 1406, 2379 --> 2087, 820 --> 696, 1049 --> 1049, 9 --> 9 )
[LOG] Average clause size reduction: 26.8882 --> 6.43133 (47.8025 --> 7.00823, 46.8605 --> 7.33828, 45.6593 --> 6.14815, 44.7384 --> 6.22093, 36.6667 --> 1.5, 6.94894 --> 5.98298, 7.27523 --> 6.38226, 6.16541 --> 5.23308, 6.2071 --> 6.2071, 1.8 --> 1.8 )
[LOG] Overall execution time: 6642.32 sec CPU time.
[LOG] Overall execution time: 6656 sec real time.
Synthesis time: 6655.71 sec (Real time) / 6599.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.22 sec (Real time) / 2.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2491.20 sec (Real time) / 2483.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 3099 18 25 1 3051
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.36326 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.263734/0 sec (0.078828/0 sec, 0.064854/0 sec, 0.001858/0 sec, 0.001695/0 sec, 0.000122/0 sec, 0.0016/0 sec, 0.001546/0 sec, 0.00153/0 sec, 0.00151/0 sec, 0.000198/0 sec, 0.000101/0 sec, 0.001572/0 sec, 0.001585/0 sec, 0.001463/0 sec, 0.001462/0 sec, 0.001433/0 sec, 0.001442/0 sec, 0.001457/0 sec, 0.000155/0 sec, 0.014037/0 sec, 0.002477/0 sec, 0.001234/0 sec, 0.005165/0 sec, 0.000335/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 0.000201/0 sec, 0.000105/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 7.2e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 6.7e-05/0 sec, 6.4e-05/0 sec, 6.2e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.3e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.3e-05/0 sec, 0.001901/0 sec, 8.1e-05/0 sec, 0.001099/0 sec, 0.001076/0 sec, 0.001084/0 sec, 0.001072/0 sec, 0.001086/0 sec, 0.00181/0 sec, 0.042721/0 sec, 0.000637/0 sec, 0.000173/0 sec, 0.000167/0 sec, 1e-06/0 sec, 0.000167/0 sec, 0.000159/0 sec, 0.00016/0 sec, 0.000158/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000156/0 sec, 0.000156/0 sec, 0.000154/0 sec, 0.000155/0 sec, 0.000155/0 sec, 0.000155/0 sec, 0.000155/0 sec, 1e-06/0 sec, 0.010274/0 sec, 0.00112/0 sec, 0.000174/0 sec, 0.003699/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.001103/0 sec, 2e-06/0 sec, 0.000174/0 sec, 0.000147/0 sec, 0.000147/0 sec, 0.000141/0 sec, 0.000145/0 sec, 0.000871/0 sec )
[LOG] Nr of iterations: 156 (3, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 4, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 3, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.120654/0 sec (0.074005/0.074005 sec, 0.013978/0.013978 sec, 0.000978/0.000978 sec, 0.000939/0.000939 sec, 0.000105/0.000105 sec, 0.000961/0.000961 sec, 0.00092/0.00092 sec, 0.000914/0.000914 sec, 0.000908/0.000908 sec, 0.000182/0.000182 sec, 8.6e-05/8.6e-05 sec, 0.000906/0.000906 sec, 0.000914/0.000914 sec, 0.000919/0.000919 sec, 0.000923/0.000923 sec, 0.000905/0.000905 sec, 0.000897/0.000897 sec, 0.000892/0.000892 sec, 0.000138/0.000138 sec, 0.002691/0.002691 sec, 0.000936/0.000936 sec, 0.000914/0.000914 sec, 0.001871/0.001871 sec, 0.000319/0.000319 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 0.000185/0.000185 sec, 8.9e-05/8.9e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5.7e-05/5.7e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 4.8e-05/4.8e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 0.000905/0.000905 sec, 6.6e-05/6.6e-05 sec, 0.000827/0.000827 sec, 0.000807/0.000807 sec, 0.000816/0.000816 sec, 0.000807/0.000807 sec, 0.000826/0.000826 sec, 0.000819/0.000819 sec, 0.000902/0.000902 sec, 5.1e-05/5.1e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 0/0 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0.001681/0.001681 sec, 6.4e-05/6.4e-05 sec, 5e-05/5e-05 sec, 0.001038/0.001038 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00013/0.00013 sec, 0/0 sec, 5.9e-05/5.9e-05 sec, 5.2e-05/5.2e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 5.7e-05/5.7e-05 sec )
[LOG] Total clause minimization time: 0.138338/0 sec (0.00476/0.00476 sec, 0.04974/0.04974 sec, 0.000827/0.000827 sec, 0.000713/0.000713 sec, 0/0 sec, 0.000594/0.000594 sec, 0.000585/0.000585 sec, 0.000579/0.000579 sec, 0.000563/0.000563 sec, 0/0 sec, 0/0 sec, 0.000628/0.000628 sec, 0.000632/0.000632 sec, 0.000503/0.000503 sec, 0.0005/0.0005 sec, 0.000494/0.000494 sec, 0.000503/0.000503 sec, 0.00052/0.00052 sec, 0/0 sec, 0.011241/0.011241 sec, 0.001506/0.001506 sec, 0.000279/0.000279 sec, 0.003178/0.003178 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000928/0.000928 sec, 0/0 sec, 0.000232/0.000232 sec, 0.00023/0.00023 sec, 0.000231/0.000231 sec, 0.000228/0.000228 sec, 0.000222/0.000222 sec, 0.000927/0.000927 sec, 0.041642/0.041642 sec, 0.000538/0.000538 sec, 7.7e-05/7.7e-05 sec, 7.4e-05/7.4e-05 sec, 0/0 sec, 7.5e-05/7.5e-05 sec, 7.2e-05/7.2e-05 sec, 7.1e-05/7.1e-05 sec, 7.2e-05/7.2e-05 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 0/0 sec, 0.008358/0.008358 sec, 0.000975/0.000975 sec, 9.2e-05/9.2e-05 sec, 0.00251/0.00251 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000898/0.000898 sec, 0/0 sec, 7.9e-05/7.9e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.6e-05/5.6e-05 sec, 0.000751/0.000751 sec )
[LOG] Total clause size reduction: 21966 --> 84 (1012 --> 2, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 1461 --> 10, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1, 2 --> 2, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 10, 1 --> 1, 0 --> 0, 3 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 140.808 --> 0.538462 (337.333 --> 0.666667, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 365.25 --> 2.5, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5, 1 --> 1, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.33333 --> 3.33333, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 0.382349 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2457 98 327 1 2029
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.448578 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 111 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.361268/1 sec (0.090791/0 sec, 0.03675/1 sec, 0.003673/0 sec, 0.003011/0 sec, 0.002834/0 sec, 0.002709/0 sec, 0.002602/0 sec, 0.002604/0 sec, 0.003107/0 sec, 0.000152/0 sec, 0.002882/0 sec, 0.002697/0 sec, 0.002561/0 sec, 0.002603/0 sec, 0.001508/0 sec, 0.006838/0 sec, 0.000199/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.2e-05/0 sec, 5.2e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.2e-05/0 sec, 5.2e-05/0 sec, 5.6e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 0.002113/0 sec, 0.002236/0 sec, 0.002167/0 sec, 8.7e-05/0 sec, 0.002011/0 sec, 0.002016/0 sec, 0.001901/0 sec, 0.001841/0 sec, 0.000554/0 sec, 0.000229/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.4e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.4e-05/0 sec, 0.048314/0 sec, 0.002728/0 sec, 0.001297/0 sec, 0.027902/0 sec, 0.000324/0 sec, 0.034197/0 sec, 0.000583/0 sec, 0.000176/0 sec, 0.000151/0 sec, 0.000146/0 sec, 0.000146/0 sec, 0.000143/0 sec, 0.000146/0 sec, 0.001243/0 sec, 1e-06/0 sec, 0.000231/0 sec, 0.000146/0 sec, 0.000143/0 sec, 0.000139/0 sec, 0.000142/0 sec, 0.002524/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000218/0 sec, 0.000151/0 sec, 0.000143/0 sec, 2e-06/0 sec, 0.00014/0 sec, 0.00014/0 sec, 0.000137/0 sec, 0.000139/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.031073/0 sec, 0.001004/0 sec, 0.00016/0 sec, 0.021746/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 189 (5, 10, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 12, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 1, 1, 11, 0 )
[LOG] Total clause computation time: 0.118084/1 sec (0.059322/0.059322 sec, 0.006725/0.006725 sec, 0.000776/0.000776 sec, 0.000784/0.000784 sec, 0.000759/0.000759 sec, 0.000758/0.000758 sec, 0.000748/0.000748 sec, 0.000751/0.000751 sec, 0.000925/0.000925 sec, 0.00014/0.00014 sec, 0.000765/0.000765 sec, 0.000806/0.000806 sec, 0.000774/0.000774 sec, 0.000804/0.000804 sec, 0.000787/0.000787 sec, 0.001588/0.001588 sec, 0.000186/0.000186 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 0.000774/0.000774 sec, 0.000718/0.000718 sec, 0.000712/0.000712 sec, 7.2e-05/7.2e-05 sec, 0.000708/0.000708 sec, 0.00071/0.00071 sec, 0.000708/0.000708 sec, 0.000701/0.000701 sec, 0.000542/0.000542 sec, 0.000216/0.000216 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 4.1e-05/4.1e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.1e-05/4.1e-05 sec, 0.008677/0.008677 sec, 0.000721/0.000721 sec, 0.000735/0.000735 sec, 0.007499/0.007499 sec, 0.000311/0.000311 sec, 0.000451/0.000451 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.4e-05/4.4e-05 sec, 0.000154/0.000154 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 0.000804/0.000804 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec, 4.5e-05/4.5e-05 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 4.2e-05/4.2e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006426/0.006426 sec, 6.2e-05/6.2e-05 sec, 4.3e-05/4.3e-05 sec, 0.006036/0.006036 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.237658/0 sec (0.031313/0.031313 sec, 0.029826/0.029826 sec, 0.002849/0.002849 sec, 0.002186/0.002186 sec, 0.002034/0.002034 sec, 0.001914/0.001914 sec, 0.001818/0.001818 sec, 0.001822/0.001822 sec, 0.002095/0.002095 sec, 0/0 sec, 0.002083/0.002083 sec, 0.001851/0.001851 sec, 0.001749/0.001749 sec, 0.001762/0.001762 sec, 0.000686/0.000686 sec, 0.005201/0.005201 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001301/0.001301 sec, 0.001481/0.001481 sec, 0.001417/0.001417 sec, 0/0 sec, 0.001269/0.001269 sec, 0.001258/0.001258 sec, 0.001156/0.001156 sec, 0.001103/0.001103 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.038921/0.038921 sec, 0.001981/0.001981 sec, 0.000528/0.000528 sec, 0.019824/0.019824 sec, 0/0 sec, 0.033665/0.033665 sec, 0.000495/0.000495 sec, 9.2e-05/9.2e-05 sec, 7.5e-05/7.5e-05 sec, 7.3e-05/7.3e-05 sec, 7.3e-05/7.3e-05 sec, 7.1e-05/7.1e-05 sec, 7.1e-05/7.1e-05 sec, 0.001018/0.001018 sec, 0/0 sec, 0.000155/0.000155 sec, 6.9e-05/6.9e-05 sec, 6.6e-05/6.6e-05 sec, 6.5e-05/6.5e-05 sec, 6.5e-05/6.5e-05 sec, 0.001579/0.001579 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000137/0.000137 sec, 7.2e-05/7.2e-05 sec, 7e-05/7e-05 sec, 0/0 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02398/0.02398 sec, 0.000877/0.000877 sec, 8.5e-05/8.5e-05 sec, 0.015106/0.015106 sec, 0/0 sec )
[LOG] Total clause size reduction: 22757 --> 179 (1680 --> 33, 3771 --> 9, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 2, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 3751 --> 23, 0 --> 0, 2 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 40 --> 37, 1 --> 1, 0 --> 0, 23 --> 23, 0 --> 0 )
[LOG] Average clause size reduction: 120.407 --> 0.94709 (336 --> 6.6, 377.1 --> 0.9, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 1, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 312.583 --> 1.91667, 0 --> 0, 2 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.33333 --> 3.08333, 1 --> 1, 0 --> 0, 2.09091 --> 2.09091, 0 --> 0 )
[LOG] Overall execution time: 0.463461 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2073 98 241 1 1732
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.088622 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071129/0 sec (0.025917/0 sec, 0.000637/0 sec, 0.000592/0 sec, 0.000878/0 sec, 5.8e-05/0 sec, 9e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 4.2e-05/0 sec, 0.000208/0 sec, 4.5e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 0.008491/0 sec, 0.000811/0 sec, 0.000371/0 sec, 0.00437/0 sec, 0.000224/0 sec, 0.017684/0 sec, 0.000136/0 sec, 6.4e-05/0 sec, 0.000386/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 0.00602/0 sec, 0.00042/0 sec, 7.2e-05/0 sec, 0.003385/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 59 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 2, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 6, 1, 1, 5, 0 )
[LOG] Total clause computation time: 0.030246/0 sec (0.022619/0.022619 sec, 0.0003/0.0003 sec, 0.000268/0.000268 sec, 0.0003/0.0003 sec, 5.3e-05/5.3e-05 sec, 8.4e-05/8.4e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 3.7e-05/3.7e-05 sec, 0.000202/0.000202 sec, 3.9e-05/3.9e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 0.001535/0.001535 sec, 0.000271/0.000271 sec, 0.000256/0.000256 sec, 0.001297/0.001297 sec, 0.000217/0.000217 sec, 0.000351/0.000351 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 3.8e-05/3.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001213/0.001213 sec, 2.8e-05/2.8e-05 sec, 1.6e-05/1.6e-05 sec, 0.00093/0.00093 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.039953/0 sec (0.003249/0.003249 sec, 0.000313/0.000313 sec, 0.000302/0.000302 sec, 0.000562/0.000562 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006807/0.006807 sec, 0.000526/0.000526 sec, 9.4e-05/9.4e-05 sec, 0.00294/0.00294 sec, 0/0 sec, 0.017287/0.017287 sec, 0.000103/0.000103 sec, 3.2e-05/3.2e-05 sec, 0.00032/0.00032 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004669/0.004669 sec, 0.000366/0.000366 sec, 4.2e-05/4.2e-05 sec, 0.002341/0.002341 sec, 0/0 sec )
[LOG] Total clause size reduction: 2143 --> 77 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 678 --> 22, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22 --> 20, 1 --> 1, 0 --> 0, 10 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 36.322 --> 1.30508 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 96.8571 --> 3.14286, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.66667 --> 3.33333, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.093649 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 740 28 80 1 631
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.066124 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053103/0 sec (0.020087/0 sec, 0.000558/0 sec, 0.000496/0 sec, 0.000696/0 sec, 4.1e-05/0 sec, 8.7e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 4.4e-05/0 sec, 0.000268/0 sec, 4e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.6e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 0.005911/0 sec, 0.00061/0 sec, 0.000281/0 sec, 0.00298/0 sec, 0.000221/0 sec, 0.014367/0 sec, 0.000161/0 sec, 5.8e-05/0 sec, 0.000269/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.003827/0 sec, 0.000459/0 sec, 7.1e-05/0 sec, 0.001385/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 1, 1, 3, 0 )
[LOG] Total clause computation time: 0.02266/0 sec (0.017499/0.017499 sec, 0.000229/0.000229 sec, 0.000207/0.000207 sec, 0.000259/0.000259 sec, 3.6e-05/3.6e-05 sec, 8.2e-05/8.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 3.9e-05/3.9e-05 sec, 0.000262/0.000262 sec, 3.4e-05/3.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 0.000997/0.000997 sec, 0.000218/0.000218 sec, 0.000194/0.000194 sec, 0.000796/0.000796 sec, 0.000214/0.000214 sec, 0.000206/0.000206 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 3.3e-05/3.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000739/0.000739 sec, 2.5e-05/2.5e-05 sec, 1.3e-05/1.3e-05 sec, 0.000423/0.000423 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.029707/0 sec (0.002541/0.002541 sec, 0.000312/0.000312 sec, 0.000271/0.000271 sec, 0.000424/0.000424 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004792/0.004792 sec, 0.000378/0.000378 sec, 7e-05/7e-05 sec, 0.002089/0.002089 sec, 0/0 sec, 0.014116/0.014116 sec, 0.000134/0.000134 sec, 3.2e-05/3.2e-05 sec, 0.000212/0.000212 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002975/0.002975 sec, 0.000414/0.000414 sec, 4.4e-05/4.4e-05 sec, 0.000903/0.000903 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 63 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 17, 1 --> 1, 0 --> 0, 5 --> 5, 0 --> 0 )
[LOG] Average clause size reduction: 24.7222 --> 1.16667 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.6 --> 3.4, 1 --> 1, 0 --> 0, 1.66667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.069863 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 552 16 56 1 478
