<stg><name>xfExtractPixels</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:0  %pos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pos_r)

]]></Node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch0:1  %val1_V_read_2 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %val1_V_read)

]]></Node>
<StgValue><ssdm name="val1_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch0:2  %tmp_buf_3_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_3_V_read)

]]></Node>
<StgValue><ssdm name="tmp_buf_3_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch0:3  %tmp_buf_2_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_2_V_read)

]]></Node>
<StgValue><ssdm name="tmp_buf_2_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch0:4  %tmp_buf_1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_1_V_read)

]]></Node>
<StgValue><ssdm name="tmp_buf_1_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch0:5  %tmp_buf_0_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_0_V_read)

]]></Node>
<StgValue><ssdm name="tmp_buf_0_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="1">
<![CDATA[
branch0:6  %zext_ln321 = zext i1 %pos_read to i2

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0:7  %write_flag = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_flag"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0:8  %write_flag4 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_flag4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0:9  %write_flag1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 false, i1 true, i2 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_flag1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0:10  %write_flag8 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 false, i2 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_flag8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
branch0:11  %select_ln78 = select i1 %write_flag, i24 %val1_V_read_2, i24 %tmp_buf_0_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
branch0:12  %select_ln78_1 = select i1 %write_flag4, i24 %val1_V_read_2, i24 %tmp_buf_1_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln78_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
branch0:13  %select_ln78_2 = select i1 %write_flag8, i24 %val1_V_read_2, i24 %tmp_buf_2_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln78_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
branch0:14  %select_ln78_3 = select i1 %write_flag1, i24 %val1_V_read_2, i24 %tmp_buf_3_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln78_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="96" op_0_bw="96" op_1_bw="24">
<![CDATA[
branch0:15  %mrv = insertvalue { i24, i24, i24, i24 } undef, i24 %select_ln78, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="96" op_0_bw="96" op_1_bw="24">
<![CDATA[
branch0:16  %mrv_1 = insertvalue { i24, i24, i24, i24 } %mrv, i24 %select_ln78_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="96" op_0_bw="96" op_1_bw="24">
<![CDATA[
branch0:17  %mrv_2 = insertvalue { i24, i24, i24, i24 } %mrv_1, i24 %select_ln78_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="96" op_0_bw="96" op_1_bw="24">
<![CDATA[
branch0:18  %mrv_3 = insertvalue { i24, i24, i24, i24 } %mrv_2, i24 %select_ln78_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="96">
<![CDATA[
branch0:19  ret { i24, i24, i24, i24 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
