C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/lmb_bram_if_cntlr_v4_0_21
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap lmb_bram_if_cntlr_v4_0_21 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/lmb_bram_if_cntlr_v4_0_21
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work lmb_bram_if_cntlr_v4_0_21 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/lmb_bram_if_cntlr_v4_0_21/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_cntlr_v4_0_21.nt64.cmf
