#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec  1 15:22:02 2016
# Process ID: 24290
# Current directory: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1
# Command line: vivado -log top_level.vds -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/top_level.vds
# Journal file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24295 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.281 ; gain = 155.137 ; free physical = 12436 ; free virtual = 21775
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:57]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'CLK_IBUFDS' to cell 'IBUFDS' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:206]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'refclk_ibuf' to cell 'IBUFDS_GTE2' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:224]
INFO: [Synth 8-3491] module 'pcie_7x_0' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:5' bound to instance 'pcie_0' of component 'pcie_7x_0' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:242]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:44]
	Parameter AXI_BUS_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'app' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:34' bound to instance 'app_0' of component 'app' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:279]
INFO: [Synth 8-638] synthesizing module 'app' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:83]
	Parameter AXI_BUS_WIDTH bound to: 64 - type: integer 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter axis_rx_tkeep_width_c bound to: 8 - type: integer 
	Parameter axis_rx_tuser_width_c bound to: 22 - type: integer 
	Parameter wb_address_width_c bound to: 8 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 32'b00000000000000000000000011111111 
INFO: [Synth 8-3491] module 'simple_counter' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:36' bound to instance 'u1' of component 'simple_counter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:292]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (1#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:44]
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 8 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'axis_rx' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/axis_rx.vhd:5' bound to instance 'u2' of component 'axis_rx' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:299]
INFO: [Synth 8-638] synthesizing module 'axis_rx' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/axis_rx.vhd:43]
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 8 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 255 - type: integer 
WARNING: [Synth 8-614] signal 'wb_we_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/axis_rx.vhd:281]
WARNING: [Synth 8-614] signal 'data_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/axis_rx.vhd:281]
WARNING: [Synth 8-614] signal 'address_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/axis_rx.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'axis_rx' (2#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/axis_rx.vhd:43]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bram_wbs' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:27' bound to instance 'u3' of component 'bram_wbs' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:337]
INFO: [Synth 8-638] synthesizing module 'bram_wbs' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:51]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_wbs' (3#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:51]
	Parameter axis_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'l2p_arbiter' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:46' bound to instance 'u4' of component 'l2p_arbiter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:360]
INFO: [Synth 8-638] synthesizing module 'l2p_arbiter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:100]
	Parameter axis_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'l2p_arbiter' (4#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:100]
INFO: [Synth 8-3491] module 'ila_0' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/realtime/ila_0_stub.vhdl:5' bound to instance 'debug_comp' of component 'ila_0' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:409]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/realtime/ila_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'app' (5#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'top_level' (6#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:57]
WARNING: [Synth 8-3331] design l2p_arbiter has unconnected port axis_tx_ready_i
WARNING: [Synth 8-3331] design bram_wbs has unconnected port wb_lock_i
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[7]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[6]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[5]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[4]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[3]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[2]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[1]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[0]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[21]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[20]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[19]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[18]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[17]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[16]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[15]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[14]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[13]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[12]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[11]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[10]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[9]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[8]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[7]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[6]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[5]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[4]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[3]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[2]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[1]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[0]
WARNING: [Synth 8-3331] design app has unconnected port user_lnk_up_i
WARNING: [Synth 8-3331] design app has unconnected port user_app_rdy_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_rdy_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[7]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[6]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[5]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[4]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[3]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[2]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[1]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[0]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_mmenable_i[2]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_mmenable_i[1]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_mmenable_i[0]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_msienable_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_msixenable_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_msixfm_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.727 ; gain = 209.582 ; free physical = 12379 ; free virtual = 21718
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.727 ; gain = 209.582 ; free physical = 12379 ; free virtual = 21718
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'app_0/debug_comp' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/new/app.vhd:409]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pcie_7x_0' instantiated as 'pcie_0' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:242]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/dcp/pcie_7x_0_in_context.xdc] for cell 'pcie_0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/dcp/pcie_7x_0_in_context.xdc] for cell 'pcie_0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/dcp_2/ila_0_in_context.xdc] for cell 'app_0/debug_comp'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-24290-spikepig.dhcp.lbl.gov/dcp_2/ila_0_in_context.xdc] for cell 'app_0/debug_comp'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc]
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.828 ; gain = 0.004 ; free physical = 12168 ; free virtual = 21508
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/debug_comp' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.828 ; gain = 572.684 ; free physical = 12167 ; free virtual = 21507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.828 ; gain = 572.684 ; free physical = 12167 ; free virtual = 21507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.828 ; gain = 572.684 ; free physical = 12167 ; free virtual = 21507
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_s_reg' in module 'axis_rx'
INFO: [Synth 8-5546] ROM "wb_we_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wb_we_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_dat_o_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RAM_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                 h1h0_rx |                             0001 |                             0001
                 d0h2_rx |                             0010 |                             0010
                      wb |                             0011 |                             0011
                 wb_read |                             0100 |                             0101
                  wait_1 |                             0101 |                             1000
                 h1h0_tx |                             0110 |                             0110
                  wait_2 |                             0111 |                             1001
                 d0h2_tx |                             1000 |                             0111
                  ignore |                             1001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_s_reg' using encoding 'sequential' in module 'axis_rx'
WARNING: [Synth 8-327] inferring latch for variable 'm_axis_tx_tdata_o_reg' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/axis_rx.vhd:288]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.828 ; gain = 572.684 ; free physical = 12167 ; free virtual = 21499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 260   
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	  22 Input      4 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 264   
	   9 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_rx 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
Module bram_wbs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 257   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module l2p_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.828 ; gain = 572.684 ; free physical = 12167 ; free virtual = 21499
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design l2p_arbiter has unconnected port axis_tx_ready_i
WARNING: [Synth 8-3331] design bram_wbs has unconnected port wb_lock_i
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[7]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[6]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[5]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[4]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[3]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[2]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[1]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tkeep_i[0]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[21]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[20]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[19]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[18]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[17]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[16]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[15]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[14]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[13]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[12]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[11]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[10]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[9]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[8]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[7]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[6]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[5]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[4]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[3]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[2]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[1]
WARNING: [Synth 8-3331] design axis_rx has unconnected port s_axis_rx_tuser_i[0]
WARNING: [Synth 8-3331] design app has unconnected port user_lnk_up_i
WARNING: [Synth 8-3331] design app has unconnected port user_app_rdy_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_rdy_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[7]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[6]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[5]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[4]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[3]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[2]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[1]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_do_i[0]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_mmenable_i[2]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_mmenable_i[1]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_mmenable_i[0]
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_msienable_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_msixenable_i
WARNING: [Synth 8-3331] design app has unconnected port cfg_interrupt_msixfm_i
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1547.828 ; gain = 572.684 ; free physical = 12168 ; free virtual = 21500
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1547.828 ; gain = 572.684 ; free physical = 12168 ; free virtual = 21500

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[8]' (FDCE) to 'app_0/u2/address_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[9]' (FDCE) to 'app_0/u2/address_s_reg[10]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[10]' (FDCE) to 'app_0/u2/address_s_reg[11]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[11]' (FDCE) to 'app_0/u2/address_s_reg[12]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[12]' (FDCE) to 'app_0/u2/address_s_reg[13]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[13]' (FDCE) to 'app_0/u2/address_s_reg[14]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[14]' (FDCE) to 'app_0/u2/address_s_reg[15]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[15]' (FDCE) to 'app_0/u2/address_s_reg[16]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[16]' (FDCE) to 'app_0/u2/address_s_reg[17]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[17]' (FDCE) to 'app_0/u2/address_s_reg[18]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[18]' (FDCE) to 'app_0/u2/address_s_reg[19]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[19]' (FDCE) to 'app_0/u2/address_s_reg[20]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[20]' (FDCE) to 'app_0/u2/address_s_reg[21]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[21]' (FDCE) to 'app_0/u2/address_s_reg[22]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[22]' (FDCE) to 'app_0/u2/address_s_reg[23]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[23]' (FDCE) to 'app_0/u2/address_s_reg[24]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[24]' (FDCE) to 'app_0/u2/address_s_reg[25]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[25]' (FDCE) to 'app_0/u2/address_s_reg[26]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[26]' (FDCE) to 'app_0/u2/address_s_reg[27]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[27]' (FDCE) to 'app_0/u2/address_s_reg[28]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/address_s_reg[28]' (FDCE) to 'app_0/u2/address_s_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/u2/\address_s_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/u2/\m_axis_tx_tdata_o_reg[1] )
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[10]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[1]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[11]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[12]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[13]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[14]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[15]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[16]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[17]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[18]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[19]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[20]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[21]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[22]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[23]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[24]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[25]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[26]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[27]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[28]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'app_0/u2/m_axis_tx_tdata_o_reg[29]' (LD) to 'app_0/u2/m_axis_tx_tdata_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/u2/\m_axis_tx_tdata_o_reg[31] )
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[31]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[29]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[28]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[27]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[26]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[25]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[24]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[23]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[22]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[21]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[20]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[19]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[18]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[17]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[16]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[15]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[14]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[13]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[12]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[11]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[10]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (m_axis_tx_tdata_o_reg[1]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[29]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[23]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[22]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[21]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[20]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[19]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[18]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[17]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[16]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[15]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[14]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[13]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[12]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[11]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[10]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[1]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[0]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[29]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[28]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[27]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[26]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[25]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[24]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[23]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[22]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[21]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[20]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[19]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[18]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[17]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[16]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[15]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[14]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[13]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[12]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[11]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[10]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[9]) is unused and will be removed from module axis_rx.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[8]) is unused and will be removed from module axis_rx.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1547.832 ; gain = 572.688 ; free physical = 11819 ; free virtual = 21293
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1547.832 ; gain = 572.688 ; free physical = 11819 ; free virtual = 21293

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie_0/user_clk_out' to pin 'pcie_0/bbstub_user_clk_out/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1547.832 ; gain = 572.688 ; free physical = 11795 ; free virtual = 21261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11653 ; free virtual = 21119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11664 ; free virtual = 21124
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11664 ; free virtual = 21124

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11664 ; free virtual = 21124
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11663 ; free virtual = 21123
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11663 ; free virtual = 21123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11663 ; free virtual = 21123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11663 ; free virtual = 21123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11663 ; free virtual = 21123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11663 ; free virtual = 21123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pcie_7x_0     |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |ila_0_bbox     |     1|
|2     |pcie_7x_0_bbox |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |     8|
|5     |IBUFDS_GTE2    |     1|
|6     |LUT1           |    32|
|7     |LUT2           |    28|
|8     |LUT3           |     3|
|9     |LUT4           |    21|
|10    |LUT5           |    90|
|11    |LUT6           |  2502|
|12    |MUXF7          |  1088|
|13    |MUXF8          |   544|
|14    |FDCE           |  8419|
|15    |FDRE           |   143|
|16    |LD             |    42|
|17    |IBUF           |    15|
|18    |IBUFDS         |     1|
|19    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               | 13078|
|2     |  app_0  |app            | 12920|
|3     |    u2   |axis_rx        |   260|
|4     |    u4   |l2p_arbiter    |   232|
|5     |    u1   |simple_counter |    66|
|6     |    u3   |bram_wbs       | 12361|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.441 ; gain = 721.297 ; free physical = 11663 ; free virtual = 21123
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1696.441 ; gain = 267.055 ; free physical = 11663 ; free virtual = 21123
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.449 ; gain = 721.305 ; free physical = 11663 ; free virtual = 21123
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'bram_wbs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  LD => LDCE: 42 instances

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 169 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.449 ; gain = 642.746 ; free physical = 11666 ; free virtual = 21126
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1728.461 ; gain = 0.000 ; free physical = 11665 ; free virtual = 21126
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 15:22:47 2016...
