set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
    {{"Slow -9L 1.0V 85 Model"} {example1_9l_1000mv_85c_slow.svo example1_9l_1000mv_85c_v_slow.sdo}}
    {{"Slow -9L 1.0V 0 Model"} {example1_9l_1000mv_0c_slow.svo example1_9l_1000mv_0c_v_slow.sdo}}
    {{"Fast -M 1.0V 0 Model"} {example1_min_1000mv_0c_fast.svo example1_min_1000mv_0c_v_fast.sdo}}
}
