$comment
	File created using the following command:
		vcd file projeto1.msim.vcd -direction
$end
$date
	Sun Oct 18 22:23:30 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module projeto1_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY [3] $end
$var wire 1 M KEY [2] $end
$var wire 1 N KEY [1] $end
$var wire 1 O KEY [0] $end
$var wire 1 P pinoTeste [9] $end
$var wire 1 Q pinoTeste [8] $end
$var wire 1 R pinoTeste [7] $end
$var wire 1 S pinoTeste [6] $end
$var wire 1 T pinoTeste [5] $end
$var wire 1 U pinoTeste [4] $end
$var wire 1 V pinoTeste [3] $end
$var wire 1 W pinoTeste [2] $end
$var wire 1 X pinoTeste [1] $end
$var wire 1 Y pinoTeste [0] $end
$var wire 1 Z SW [8] $end
$var wire 1 [ SW [7] $end
$var wire 1 \ SW [6] $end
$var wire 1 ] SW [5] $end
$var wire 1 ^ SW [4] $end
$var wire 1 _ SW [3] $end
$var wire 1 ` SW [2] $end
$var wire 1 a SW [1] $end
$var wire 1 b SW [0] $end
$var wire 1 c t_BT [7] $end
$var wire 1 d t_BT [6] $end
$var wire 1 e t_BT [5] $end
$var wire 1 f t_BT [4] $end
$var wire 1 g t_BT [3] $end
$var wire 1 h t_BT [2] $end
$var wire 1 i t_BT [1] $end
$var wire 1 j t_BT [0] $end
$var wire 1 k t_outMem [7] $end
$var wire 1 l t_outMem [6] $end
$var wire 1 m t_outMem [5] $end
$var wire 1 n t_outMem [4] $end
$var wire 1 o t_outMem [3] $end
$var wire 1 p t_outMem [2] $end
$var wire 1 q t_outMem [1] $end
$var wire 1 r t_outMem [0] $end

$scope module i1 $end
$var wire 1 s gnd $end
$var wire 1 t vcc $end
$var wire 1 u unknown $end
$var wire 1 v devoe $end
$var wire 1 w devclrn $end
$var wire 1 x devpor $end
$var wire 1 y ww_devoe $end
$var wire 1 z ww_devclrn $end
$var wire 1 { ww_devpor $end
$var wire 1 | ww_CLOCK_50 $end
$var wire 1 } ww_SW [8] $end
$var wire 1 ~ ww_SW [7] $end
$var wire 1 !! ww_SW [6] $end
$var wire 1 "! ww_SW [5] $end
$var wire 1 #! ww_SW [4] $end
$var wire 1 $! ww_SW [3] $end
$var wire 1 %! ww_SW [2] $end
$var wire 1 &! ww_SW [1] $end
$var wire 1 '! ww_SW [0] $end
$var wire 1 (! ww_KEY [3] $end
$var wire 1 )! ww_KEY [2] $end
$var wire 1 *! ww_KEY [1] $end
$var wire 1 +! ww_KEY [0] $end
$var wire 1 ,! ww_HEX0 [6] $end
$var wire 1 -! ww_HEX0 [5] $end
$var wire 1 .! ww_HEX0 [4] $end
$var wire 1 /! ww_HEX0 [3] $end
$var wire 1 0! ww_HEX0 [2] $end
$var wire 1 1! ww_HEX0 [1] $end
$var wire 1 2! ww_HEX0 [0] $end
$var wire 1 3! ww_HEX1 [6] $end
$var wire 1 4! ww_HEX1 [5] $end
$var wire 1 5! ww_HEX1 [4] $end
$var wire 1 6! ww_HEX1 [3] $end
$var wire 1 7! ww_HEX1 [2] $end
$var wire 1 8! ww_HEX1 [1] $end
$var wire 1 9! ww_HEX1 [0] $end
$var wire 1 :! ww_HEX2 [6] $end
$var wire 1 ;! ww_HEX2 [5] $end
$var wire 1 <! ww_HEX2 [4] $end
$var wire 1 =! ww_HEX2 [3] $end
$var wire 1 >! ww_HEX2 [2] $end
$var wire 1 ?! ww_HEX2 [1] $end
$var wire 1 @! ww_HEX2 [0] $end
$var wire 1 A! ww_HEX3 [6] $end
$var wire 1 B! ww_HEX3 [5] $end
$var wire 1 C! ww_HEX3 [4] $end
$var wire 1 D! ww_HEX3 [3] $end
$var wire 1 E! ww_HEX3 [2] $end
$var wire 1 F! ww_HEX3 [1] $end
$var wire 1 G! ww_HEX3 [0] $end
$var wire 1 H! ww_HEX4 [6] $end
$var wire 1 I! ww_HEX4 [5] $end
$var wire 1 J! ww_HEX4 [4] $end
$var wire 1 K! ww_HEX4 [3] $end
$var wire 1 L! ww_HEX4 [2] $end
$var wire 1 M! ww_HEX4 [1] $end
$var wire 1 N! ww_HEX4 [0] $end
$var wire 1 O! ww_HEX5 [6] $end
$var wire 1 P! ww_HEX5 [5] $end
$var wire 1 Q! ww_HEX5 [4] $end
$var wire 1 R! ww_HEX5 [3] $end
$var wire 1 S! ww_HEX5 [2] $end
$var wire 1 T! ww_HEX5 [1] $end
$var wire 1 U! ww_HEX5 [0] $end
$var wire 1 V! ww_pinoTeste [9] $end
$var wire 1 W! ww_pinoTeste [8] $end
$var wire 1 X! ww_pinoTeste [7] $end
$var wire 1 Y! ww_pinoTeste [6] $end
$var wire 1 Z! ww_pinoTeste [5] $end
$var wire 1 [! ww_pinoTeste [4] $end
$var wire 1 \! ww_pinoTeste [3] $end
$var wire 1 ]! ww_pinoTeste [2] $end
$var wire 1 ^! ww_pinoTeste [1] $end
$var wire 1 _! ww_pinoTeste [0] $end
$var wire 1 `! ww_t_outMem [7] $end
$var wire 1 a! ww_t_outMem [6] $end
$var wire 1 b! ww_t_outMem [5] $end
$var wire 1 c! ww_t_outMem [4] $end
$var wire 1 d! ww_t_outMem [3] $end
$var wire 1 e! ww_t_outMem [2] $end
$var wire 1 f! ww_t_outMem [1] $end
$var wire 1 g! ww_t_outMem [0] $end
$var wire 1 h! ww_t_BT [7] $end
$var wire 1 i! ww_t_BT [6] $end
$var wire 1 j! ww_t_BT [5] $end
$var wire 1 k! ww_t_BT [4] $end
$var wire 1 l! ww_t_BT [3] $end
$var wire 1 m! ww_t_BT [2] $end
$var wire 1 n! ww_t_BT [1] $end
$var wire 1 o! ww_t_BT [0] $end
$var wire 1 p! \CLOCK_50~input_o\ $end
$var wire 1 q! \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 r! \processador|fetch|somPC|Add0~1_sumout\ $end
$var wire 1 s! \processador|fetch|registerPC|DOUT[0]~feeder_combout\ $end
$var wire 1 t! \processador|fetch|somPC|Add0~22\ $end
$var wire 1 u! \processador|fetch|somPC|Add0~25_sumout\ $end
$var wire 1 v! \~GND~combout\ $end
$var wire 1 w! \processador|fetch|ROM|memROM~6_combout\ $end
$var wire 1 x! \processador|fetch|ROM|memROM~7_combout\ $end
$var wire 1 y! \processador|fetch|ROM|memROM~5_combout\ $end
$var wire 1 z! \processador|UC|Equal7~2_combout\ $end
$var wire 1 {! \processador|arquitetura|flag|flipFlop|DOUT~0_combout\ $end
$var wire 1 |! \processador|UC|operacao[0]~2_combout\ $end
$var wire 1 }! \processador|UC|comb~3_combout\ $end
$var wire 1 ~! \processador|UC|comb~2_combout\ $end
$var wire 1 !" \processador|fetch|ROM|memROM~18_combout\ $end
$var wire 1 "" \processador|fetch|ROM|memROM~19_combout\ $end
$var wire 1 #" \processador|UC|habilitaResgistrador~1_combout\ $end
$var wire 1 $" \processador|UC|habilitaResgistrador~0_combout\ $end
$var wire 1 %" \processador|fetch|ROM|memROM~24_combout\ $end
$var wire 1 &" \processador|fetch|ROM|memROM~25_combout\ $end
$var wire 1 '" \processador|fetch|ROM|memROM~22_combout\ $end
$var wire 1 (" \processador|fetch|ROM|memROM~21_combout\ $end
$var wire 1 )" \processador|fetch|ROM|memROM~20_combout\ $end
$var wire 1 *" \processador|fetch|ROM|memROM~23_combout\ $end
$var wire 1 +" \processador|arquitetura|memReg|registrador~140_combout\ $end
$var wire 1 ," \processador|arquitetura|memReg|registrador~57_q\ $end
$var wire 1 -" \processador|arquitetura|memReg|registrador~141_combout\ $end
$var wire 1 ." \processador|arquitetura|memReg|registrador~49_q\ $end
$var wire 1 /" \processador|arquitetura|memReg|registrador~142_combout\ $end
$var wire 1 0" \processador|arquitetura|memReg|registrador~65_q\ $end
$var wire 1 1" \processador|arquitetura|memReg|registrador~143_combout\ $end
$var wire 1 2" \processador|arquitetura|memReg|registrador~25_q\ $end
$var wire 1 3" \processador|arquitetura|memReg|registrador~146_combout\ $end
$var wire 1 4" \processador|arquitetura|memReg|registrador~33_q\ $end
$var wire 1 5" \processador|arquitetura|memReg|registrador~144_combout\ $end
$var wire 1 6" \processador|arquitetura|memReg|registrador~41_q\ $end
$var wire 1 7" \processador|arquitetura|memReg|registrador~145_combout\ $end
$var wire 1 8" \processador|arquitetura|memReg|registrador~17_q\ $end
$var wire 1 9" \processador|arquitetura|memReg|registrador~128_combout\ $end
$var wire 1 :" \processador|arquitetura|memReg|registrador~96_combout\ $end
$var wire 1 ;" \processador|fetch|ROM|memROM~8_combout\ $end
$var wire 1 <" \processador|fetch|somPC|Add0~30\ $end
$var wire 1 =" \processador|fetch|somPC|Add0~33_sumout\ $end
$var wire 1 >" \processador|fetch|somPC|Add0~34\ $end
$var wire 1 ?" \processador|fetch|somPC|Add0~37_sumout\ $end
$var wire 1 @" \processador|fetch|ROM|memROM~0_combout\ $end
$var wire 1 A" \processador|fetch|ROM|memROM~9_combout\ $end
$var wire 1 B" \processador|UC|Equal7~0_combout\ $end
$var wire 1 C" \processador|arquitetura|muxInstRAM|saida_MUX[5]~1_combout\ $end
$var wire 1 D" \processador|arquitetura|ULA|Equal7~0_combout\ $end
$var wire 1 E" \processador|fetch|ROM|memROM~27_combout\ $end
$var wire 1 F" \processador|fetch|ROM|memROM~12_combout\ $end
$var wire 1 G" \processador|fetch|ROM|memROM~26_combout\ $end
$var wire 1 H" \processador|fetch|ROM|memROM~30_combout\ $end
$var wire 1 I" \processador|fetch|ROM|memROM~14_combout\ $end
$var wire 1 J" \processador|fetch|ROM|memROM~10_combout\ $end
$var wire 1 K" \processador|fetch|ROM|memROM~29_combout\ $end
$var wire 1 L" \processador|fetch|ROM|memROM~2_combout\ $end
$var wire 1 M" \processador|fetch|ROM|memROM~28_combout\ $end
$var wire 1 N" \processador|fetch|ROM|memROM~1_combout\ $end
$var wire 1 O" \de|Equal3~0_combout\ $end
$var wire 1 P" \de|enderecoChave[3]~0_combout\ $end
$var wire 1 Q" \processador|fetch|ROM|memROM~11_combout\ $end
$var wire 1 R" \de|enderecoChave[3]~1_combout\ $end
$var wire 1 S" \de|Equal2~0_combout\ $end
$var wire 1 T" \SW[8]~input_o\ $end
$var wire 1 U" \processador|fetch|ROM|memROM~17_combout\ $end
$var wire 1 V" \processador|fetch|ROM|memROM~16_combout\ $end
$var wire 1 W" \out_dataRAM[0]~8_combout\ $end
$var wire 1 X" \processador|fetch|ROM|memROM~13_combout\ $end
$var wire 1 Y" \baseTempo|leituraUmSegundo[0]~0_combout\ $end
$var wire 1 Z" \KEY[0]~input_o\ $end
$var wire 1 [" \out_dataRAM[0]~6_combout\ $end
$var wire 1 \" \baseTempo|leituraUmSegundo[0]~2_combout\ $end
$var wire 1 ]" \baseTempo|leituraUmSegundo[0]~1_combout\ $end
$var wire 1 ^" \KEY[2]~input_o\ $end
$var wire 1 _" \KEY[1]~input_o\ $end
$var wire 1 `" \KEY[3]~input_o\ $end
$var wire 1 a" \out_dataRAM[0]~5_combout\ $end
$var wire 1 b" \out_dataRAM[0]~9_combout\ $end
$var wire 1 c" \de|enderecoChave~4_combout\ $end
$var wire 1 d" \de|enderecoChave[2]~2_combout\ $end
$var wire 1 e" \SW[2]~input_o\ $end
$var wire 1 f" \SW[1]~input_o\ $end
$var wire 1 g" \de|enderecoChave[1]~3_combout\ $end
$var wire 1 h" \SW[3]~input_o\ $end
$var wire 1 i" \SW[0]~input_o\ $end
$var wire 1 j" \out_dataRAM[0]~12_combout\ $end
$var wire 1 k" \SW[6]~input_o\ $end
$var wire 1 l" \SW[5]~input_o\ $end
$var wire 1 m" \SW[7]~input_o\ $end
$var wire 1 n" \SW[4]~input_o\ $end
$var wire 1 o" \out_dataRAM[0]~0_combout\ $end
$var wire 1 p" \de|habilitaChave~0_combout\ $end
$var wire 1 q" \baseTempo|baseTempo|contador[0]~0_combout\ $end
$var wire 1 r" \baseTempo|baseTempo|tick~0_combout\ $end
$var wire 1 s" \baseTempo|baseTempo|tick~feeder_combout\ $end
$var wire 1 t" \baseTempo|baseTempo|tick~q\ $end
$var wire 1 u" \baseTempo|registraUmSegundo|DOUT~feeder_combout\ $end
$var wire 1 v" \processador|UC|Equal7~1_combout\ $end
$var wire 1 w" \de|limpaLeitura~0_combout\ $end
$var wire 1 x" \de|limpaLeitura~combout\ $end
$var wire 1 y" \baseTempo|registraUmSegundo|DOUT~q\ $end
$var wire 1 z" \out_dataRAM[0]~4_combout\ $end
$var wire 1 {" \out_dataRAM[0]~11_combout\ $end
$var wire 1 |" \out_dataRAM[0]~10_combout\ $end
$var wire 1 }" \processador|arquitetura|muxInstRAM|saida_MUX[0]~4_combout\ $end
$var wire 1 ~" \processador|arquitetura|ULA|Add0~34_cout\ $end
$var wire 1 !# \processador|arquitetura|ULA|Add0~9_sumout\ $end
$var wire 1 "# \processador|arquitetura|ULA|saida[0]~8_combout\ $end
$var wire 1 ## \processador|arquitetura|memReg|registrador~44_q\ $end
$var wire 1 $# \processador|arquitetura|memReg|registrador~28_q\ $end
$var wire 1 %# \processador|arquitetura|memReg|registrador~20_q\ $end
$var wire 1 &# \processador|arquitetura|memReg|registrador~36_q\ $end
$var wire 1 '# \processador|arquitetura|memReg|registrador~12_q\ $end
$var wire 1 (# \processador|arquitetura|memReg|registrador~108_combout\ $end
$var wire 1 )# \processador|arquitetura|memReg|registrador~52_q\ $end
$var wire 1 *# \processador|arquitetura|memReg|registrador~60_q\ $end
$var wire 1 +# \processador|arquitetura|memReg|registrador~76_combout\ $end
$var wire 1 ,# \processador|arquitetura|ULA|Add0~10\ $end
$var wire 1 -# \processador|arquitetura|ULA|Add0~14\ $end
$var wire 1 .# \processador|arquitetura|ULA|Add0~17_sumout\ $end
$var wire 1 /# \processador|arquitetura|ULA|saida[2]~4_combout\ $end
$var wire 1 0# \processador|arquitetura|ULA|saida[2]~10_combout\ $end
$var wire 1 1# \processador|arquitetura|memReg|registrador~22_q\ $end
$var wire 1 2# \processador|arquitetura|memReg|registrador~30_q\ $end
$var wire 1 3# \processador|arquitetura|memReg|registrador~38_q\ $end
$var wire 1 4# \processador|arquitetura|memReg|registrador~14_q\ $end
$var wire 1 5# \processador|arquitetura|memReg|registrador~116_combout\ $end
$var wire 1 6# \processador|arquitetura|memReg|registrador~62_q\ $end
$var wire 1 7# \processador|arquitetura|memReg|registrador~54_q\ $end
$var wire 1 8# \processador|arquitetura|memReg|registrador~46_q\ $end
$var wire 1 9# \processador|arquitetura|memReg|registrador~84_combout\ $end
$var wire 1 :# \processador|arquitetura|ULA|Add0~18\ $end
$var wire 1 ;# \processador|arquitetura|ULA|Add0~21_sumout\ $end
$var wire 1 <# \processador|arquitetura|ULA|saida[3]~5_combout\ $end
$var wire 1 =# \processador|arquitetura|ULA|saida[3]~11_combout\ $end
$var wire 1 ># \processador|arquitetura|memReg|registrador~55_q\ $end
$var wire 1 ?# \processador|arquitetura|memReg|registrador~63_q\ $end
$var wire 1 @# \processador|arquitetura|memReg|registrador~47_q\ $end
$var wire 1 A# \processador|arquitetura|memReg|registrador~39_q\ $end
$var wire 1 B# \processador|arquitetura|memReg|registrador~23_q\ $end
$var wire 1 C# \processador|arquitetura|memReg|registrador~31_q\ $end
$var wire 1 D# \processador|arquitetura|memReg|registrador~15_q\ $end
$var wire 1 E# \processador|arquitetura|memReg|registrador~120_combout\ $end
$var wire 1 F# \processador|arquitetura|memReg|registrador~88_combout\ $end
$var wire 1 G# \processador|arquitetura|ULA|Add0~22\ $end
$var wire 1 H# \processador|arquitetura|ULA|Add0~1_sumout\ $end
$var wire 1 I# \processador|arquitetura|muxInstRAM|saida_MUX[4]~0_combout\ $end
$var wire 1 J# \processador|arquitetura|ULA|saida[4]~0_combout\ $end
$var wire 1 K# \processador|arquitetura|memReg|registrador~48_q\ $end
$var wire 1 L# \processador|arquitetura|memReg|registrador~56_q\ $end
$var wire 1 M# \processador|arquitetura|memReg|registrador~64_q\ $end
$var wire 1 N# \processador|arquitetura|memReg|registrador~40_q\ $end
$var wire 1 O# \processador|arquitetura|memReg|registrador~32_q\ $end
$var wire 1 P# \processador|arquitetura|memReg|registrador~24_q\ $end
$var wire 1 Q# \processador|arquitetura|memReg|registrador~16_q\ $end
$var wire 1 R# \processador|arquitetura|memReg|registrador~124_combout\ $end
$var wire 1 S# \processador|arquitetura|memReg|registrador~92_combout\ $end
$var wire 1 T# \processador|arquitetura|ULA|Add0~2\ $end
$var wire 1 U# \processador|arquitetura|ULA|Add0~5_sumout\ $end
$var wire 1 V# \processador|arquitetura|ULA|saida[5]~1_combout\ $end
$var wire 1 W# \processador|arquitetura|flag|flipFlop|DOUT~2_combout\ $end
$var wire 1 X# \processador|arquitetura|muxInstRAM|saida_MUX[0]~3_combout\ $end
$var wire 1 Y# \out_dataRAM[0]~7_combout\ $end
$var wire 1 Z# \processador|arquitetura|muxInstRAM|saida_MUX[0]~2_combout\ $end
$var wire 1 [# \processador|arquitetura|ULA|saida[0]~3_combout\ $end
$var wire 1 \# \processador|arquitetura|ULA|saida[1]~2_combout\ $end
$var wire 1 ]# \processador|arquitetura|ULA|Add0~13_sumout\ $end
$var wire 1 ^# \processador|arquitetura|flag|flipFlop|DOUT~1_combout\ $end
$var wire 1 _# \processador|arquitetura|ULA|saida[6]~6_combout\ $end
$var wire 1 `# \processador|arquitetura|ULA|saida[6]~12_combout\ $end
$var wire 1 a# \processador|arquitetura|memReg|registrador~50_q\ $end
$var wire 1 b# \processador|arquitetura|memReg|registrador~58feeder_combout\ $end
$var wire 1 c# \processador|arquitetura|memReg|registrador~58_q\ $end
$var wire 1 d# \processador|arquitetura|memReg|registrador~66_q\ $end
$var wire 1 e# \processador|arquitetura|memReg|registrador~26_q\ $end
$var wire 1 f# \processador|arquitetura|memReg|registrador~34_q\ $end
$var wire 1 g# \processador|arquitetura|memReg|registrador~42_q\ $end
$var wire 1 h# \processador|arquitetura|memReg|registrador~18_q\ $end
$var wire 1 i# \processador|arquitetura|memReg|registrador~132_combout\ $end
$var wire 1 j# \processador|arquitetura|memReg|registrador~100_combout\ $end
$var wire 1 k# \processador|arquitetura|ULA|Add0~6\ $end
$var wire 1 l# \processador|arquitetura|ULA|Add0~25_sumout\ $end
$var wire 1 m# \processador|arquitetura|ULA|Add0~26\ $end
$var wire 1 n# \processador|arquitetura|ULA|Add0~29_sumout\ $end
$var wire 1 o# \processador|arquitetura|ULA|saida[7]~13_combout\ $end
$var wire 1 p# \processador|arquitetura|memReg|registrador~59_q\ $end
$var wire 1 q# \processador|arquitetura|memReg|registrador~35_q\ $end
$var wire 1 r# \processador|arquitetura|memReg|registrador~43_q\ $end
$var wire 1 s# \processador|arquitetura|memReg|registrador~27_q\ $end
$var wire 1 t# \processador|arquitetura|memReg|registrador~19_q\ $end
$var wire 1 u# \processador|arquitetura|memReg|registrador~136_combout\ $end
$var wire 1 v# \processador|arquitetura|memReg|registrador~67_q\ $end
$var wire 1 w# \processador|arquitetura|memReg|registrador~51_q\ $end
$var wire 1 x# \processador|arquitetura|memReg|registrador~104_combout\ $end
$var wire 1 y# \processador|arquitetura|ULA|saida[7]~7_combout\ $end
$var wire 1 z# \processador|arquitetura|flag|flipFlop|DOUT~3_combout\ $end
$var wire 1 {# \processador|arquitetura|flag|flipFlop|DOUT~4_combout\ $end
$var wire 1 |# \processador|arquitetura|flag|flipFlop|DOUT~q\ $end
$var wire 1 }# \processador|UC|sel_muxJump~0_combout\ $end
$var wire 1 ~# \processador|fetch|somPC|Add0~26\ $end
$var wire 1 !$ \processador|fetch|somPC|Add0~29_sumout\ $end
$var wire 1 "$ \processador|fetch|ROM|memROM~3_combout\ $end
$var wire 1 #$ \processador|fetch|ROM|memROM~15_combout\ $end
$var wire 1 $$ \processador|fetch|somPC|Add0~2\ $end
$var wire 1 %$ \processador|fetch|somPC|Add0~5_sumout\ $end
$var wire 1 &$ \processador|fetch|somPC|Add0~6\ $end
$var wire 1 '$ \processador|fetch|somPC|Add0~9_sumout\ $end
$var wire 1 ($ \processador|fetch|somPC|Add0~10\ $end
$var wire 1 )$ \processador|fetch|somPC|Add0~13_sumout\ $end
$var wire 1 *$ \processador|fetch|somPC|Add0~14\ $end
$var wire 1 +$ \processador|fetch|somPC|Add0~17_sumout\ $end
$var wire 1 ,$ \processador|fetch|somPC|Add0~18\ $end
$var wire 1 -$ \processador|fetch|somPC|Add0~21_sumout\ $end
$var wire 1 .$ \processador|fetch|ROM|memROM~4_combout\ $end
$var wire 1 /$ \processador|UC|operacao[2]~1_combout\ $end
$var wire 1 0$ \processador|UC|operacao[1]~0_combout\ $end
$var wire 1 1$ \processador|UC|comb~1_combout\ $end
$var wire 1 2$ \processador|UC|comb~0_combout\ $end
$var wire 1 3$ \processador|arquitetura|ULA|saida[1]~9_combout\ $end
$var wire 1 4$ \processador|arquitetura|memReg|registrador~21_q\ $end
$var wire 1 5$ \processador|arquitetura|memReg|registrador~29_q\ $end
$var wire 1 6$ \processador|arquitetura|memReg|registrador~37_q\ $end
$var wire 1 7$ \processador|arquitetura|memReg|registrador~13_q\ $end
$var wire 1 8$ \processador|arquitetura|memReg|registrador~112_combout\ $end
$var wire 1 9$ \processador|arquitetura|memReg|registrador~45_q\ $end
$var wire 1 :$ \processador|arquitetura|memReg|registrador~53_q\ $end
$var wire 1 ;$ \processador|arquitetura|memReg|registrador~61_q\ $end
$var wire 1 <$ \processador|arquitetura|memReg|registrador~80_combout\ $end
$var wire 1 =$ \display|display0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 >$ \de|habilitaDisplay~0_combout\ $end
$var wire 1 ?$ \de|enderecoDisplay[2]~1_combout\ $end
$var wire 1 @$ \de|enderecoDisplay[0]~0_combout\ $end
$var wire 1 A$ \processador|fetch|ROM|memROM~31_combout\ $end
$var wire 1 B$ \de|enderecoDisplay[1]~2_combout\ $end
$var wire 1 C$ \display|Equal0~0_combout\ $end
$var wire 1 D$ \display|display0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 E$ \display|display0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 F$ \display|display0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 G$ \display|display0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 H$ \display|display0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 I$ \display|display0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 J$ \display|Equal0~1_combout\ $end
$var wire 1 K$ \display|Equal0~2_combout\ $end
$var wire 1 L$ \display|Equal0~3_combout\ $end
$var wire 1 M$ \display|Equal0~4_combout\ $end
$var wire 1 N$ \display|Equal0~5_combout\ $end
$var wire 1 O$ \baseTempo|leituraUmSegundo[0]~3_combout\ $end
$var wire 1 P$ \processador|fetch|registerPC|DOUT\ [9] $end
$var wire 1 Q$ \processador|fetch|registerPC|DOUT\ [8] $end
$var wire 1 R$ \processador|fetch|registerPC|DOUT\ [7] $end
$var wire 1 S$ \processador|fetch|registerPC|DOUT\ [6] $end
$var wire 1 T$ \processador|fetch|registerPC|DOUT\ [5] $end
$var wire 1 U$ \processador|fetch|registerPC|DOUT\ [4] $end
$var wire 1 V$ \processador|fetch|registerPC|DOUT\ [3] $end
$var wire 1 W$ \processador|fetch|registerPC|DOUT\ [2] $end
$var wire 1 X$ \processador|fetch|registerPC|DOUT\ [1] $end
$var wire 1 Y$ \processador|fetch|registerPC|DOUT\ [0] $end
$var wire 1 Z$ \baseTempo|baseTempo|contador\ [1] $end
$var wire 1 [$ \baseTempo|baseTempo|contador\ [0] $end
$var wire 1 \$ \display|display0|saida7seg\ [6] $end
$var wire 1 ]$ \display|display0|saida7seg\ [5] $end
$var wire 1 ^$ \display|display0|saida7seg\ [4] $end
$var wire 1 _$ \display|display0|saida7seg\ [3] $end
$var wire 1 `$ \display|display0|saida7seg\ [2] $end
$var wire 1 a$ \display|display0|saida7seg\ [1] $end
$var wire 1 b$ \display|display0|saida7seg\ [0] $end
$var wire 1 c$ \display|display5|saida7seg\ [6] $end
$var wire 1 d$ \display|display5|saida7seg\ [5] $end
$var wire 1 e$ \display|display5|saida7seg\ [4] $end
$var wire 1 f$ \display|display5|saida7seg\ [3] $end
$var wire 1 g$ \display|display5|saida7seg\ [2] $end
$var wire 1 h$ \display|display5|saida7seg\ [1] $end
$var wire 1 i$ \display|display5|saida7seg\ [0] $end
$var wire 1 j$ \display|display4|saida7seg\ [6] $end
$var wire 1 k$ \display|display4|saida7seg\ [5] $end
$var wire 1 l$ \display|display4|saida7seg\ [4] $end
$var wire 1 m$ \display|display4|saida7seg\ [3] $end
$var wire 1 n$ \display|display4|saida7seg\ [2] $end
$var wire 1 o$ \display|display4|saida7seg\ [1] $end
$var wire 1 p$ \display|display4|saida7seg\ [0] $end
$var wire 1 q$ \display|display3|saida7seg\ [6] $end
$var wire 1 r$ \display|display3|saida7seg\ [5] $end
$var wire 1 s$ \display|display3|saida7seg\ [4] $end
$var wire 1 t$ \display|display3|saida7seg\ [3] $end
$var wire 1 u$ \display|display3|saida7seg\ [2] $end
$var wire 1 v$ \display|display3|saida7seg\ [1] $end
$var wire 1 w$ \display|display3|saida7seg\ [0] $end
$var wire 1 x$ \display|display2|saida7seg\ [6] $end
$var wire 1 y$ \display|display2|saida7seg\ [5] $end
$var wire 1 z$ \display|display2|saida7seg\ [4] $end
$var wire 1 {$ \display|display2|saida7seg\ [3] $end
$var wire 1 |$ \display|display2|saida7seg\ [2] $end
$var wire 1 }$ \display|display2|saida7seg\ [1] $end
$var wire 1 ~$ \display|display2|saida7seg\ [0] $end
$var wire 1 !% \display|display1|saida7seg\ [6] $end
$var wire 1 "% \display|display1|saida7seg\ [5] $end
$var wire 1 #% \display|display1|saida7seg\ [4] $end
$var wire 1 $% \display|display1|saida7seg\ [3] $end
$var wire 1 %% \display|display1|saida7seg\ [2] $end
$var wire 1 &% \display|display1|saida7seg\ [1] $end
$var wire 1 '% \display|display1|saida7seg\ [0] $end
$var wire 1 (% \processador|UC|operacao\ [2] $end
$var wire 1 )% \processador|UC|operacao\ [1] $end
$var wire 1 *% \processador|UC|operacao\ [0] $end
$var wire 1 +% \display|display0|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,% \display|display0|ALT_INV_rascSaida7seg[1]~1_combout\ $end
$var wire 1 -% \display|ALT_INV_Equal0~0_combout\ $end
$var wire 1 .% \processador|UC|ALT_INV_Equal7~1_combout\ $end
$var wire 1 /% \de|ALT_INV_habilitaDisplay~0_combout\ $end
$var wire 1 0% \de|ALT_INV_enderecoDisplay[1]~2_combout\ $end
$var wire 1 1% \de|ALT_INV_enderecoDisplay[2]~1_combout\ $end
$var wire 1 2% \de|ALT_INV_enderecoDisplay[0]~0_combout\ $end
$var wire 1 3% \de|ALT_INV_Equal2~0_combout\ $end
$var wire 1 4% \processador|fetch|ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 5% \processador|fetch|ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 6% \display|display0|ALT_INV_rascSaida7seg[0]~0_combout\ $end
$var wire 1 7% \baseTempo|ALT_INV_leituraUmSegundo[0]~2_combout\ $end
$var wire 1 8% \processador|fetch|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 9% \processador|fetch|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 :% \processador|fetch|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 ;% \processador|fetch|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 <% \processador|fetch|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 =% \baseTempo|ALT_INV_leituraUmSegundo[0]~1_combout\ $end
$var wire 1 >% \processador|fetch|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 ?% \processador|fetch|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 @% \processador|UC|ALT_INV_Equal7~0_combout\ $end
$var wire 1 A% \processador|fetch|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 B% \processador|fetch|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 C% \processador|fetch|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 D% \processador|fetch|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 E% \processador|fetch|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 F% \baseTempo|ALT_INV_leituraUmSegundo[0]~0_combout\ $end
$var wire 1 G% \processador|fetch|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 H% \processador|fetch|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 I% \processador|fetch|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 J% \baseTempo|registraUmSegundo|ALT_INV_DOUT~q\ $end
$var wire 1 K% \ALT_INV_out_dataRAM[0]~12_combout\ $end
$var wire 1 L% \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 M% \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 N% \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 O% \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 P% \ALT_INV_out_dataRAM[0]~0_combout\ $end
$var wire 1 Q% \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 R% \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 S% \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 T% \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 U% \processador|arquitetura|memReg|ALT_INV_registrador~136_combout\ $end
$var wire 1 V% \processador|arquitetura|memReg|ALT_INV_registrador~132_combout\ $end
$var wire 1 W% \processador|arquitetura|memReg|ALT_INV_registrador~128_combout\ $end
$var wire 1 X% \processador|arquitetura|memReg|ALT_INV_registrador~124_combout\ $end
$var wire 1 Y% \processador|arquitetura|memReg|ALT_INV_registrador~120_combout\ $end
$var wire 1 Z% \processador|arquitetura|memReg|ALT_INV_registrador~116_combout\ $end
$var wire 1 [% \processador|arquitetura|memReg|ALT_INV_registrador~112_combout\ $end
$var wire 1 \% \processador|arquitetura|memReg|ALT_INV_registrador~108_combout\ $end
$var wire 1 ]% \processador|fetch|somPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ^% \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\ $end
$var wire 1 _% \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\ $end
$var wire 1 `% \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\ $end
$var wire 1 a% \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\ $end
$var wire 1 b% \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\ $end
$var wire 1 c% \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\ $end
$var wire 1 d% \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\ $end
$var wire 1 e% \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\ $end
$var wire 1 f% \processador|fetch|registerPC|ALT_INV_DOUT\ [9] $end
$var wire 1 g% \processador|fetch|registerPC|ALT_INV_DOUT\ [8] $end
$var wire 1 h% \processador|fetch|registerPC|ALT_INV_DOUT\ [7] $end
$var wire 1 i% \processador|fetch|registerPC|ALT_INV_DOUT\ [6] $end
$var wire 1 j% \processador|fetch|registerPC|ALT_INV_DOUT\ [5] $end
$var wire 1 k% \processador|fetch|registerPC|ALT_INV_DOUT\ [4] $end
$var wire 1 l% \processador|fetch|registerPC|ALT_INV_DOUT\ [3] $end
$var wire 1 m% \processador|fetch|registerPC|ALT_INV_DOUT\ [2] $end
$var wire 1 n% \processador|fetch|registerPC|ALT_INV_DOUT\ [1] $end
$var wire 1 o% \processador|fetch|registerPC|ALT_INV_DOUT\ [0] $end
$var wire 1 p% \processador|UC|ALT_INV_operacao[0]~2_combout\ $end
$var wire 1 q% \processador|UC|ALT_INV_comb~1_combout\ $end
$var wire 1 r% \processador|UC|ALT_INV_comb~0_combout\ $end
$var wire 1 s% \processador|UC|ALT_INV_operacao[2]~1_combout\ $end
$var wire 1 t% \processador|UC|ALT_INV_operacao[1]~0_combout\ $end
$var wire 1 u% \baseTempo|baseTempo|ALT_INV_tick~0_combout\ $end
$var wire 1 v% \baseTempo|baseTempo|ALT_INV_contador\ [0] $end
$var wire 1 w% \processador|arquitetura|memReg|ALT_INV_registrador~35_q\ $end
$var wire 1 x% \processador|arquitetura|memReg|ALT_INV_registrador~19_q\ $end
$var wire 1 y% \processador|arquitetura|memReg|ALT_INV_registrador~43_q\ $end
$var wire 1 z% \processador|arquitetura|memReg|ALT_INV_registrador~27_q\ $end
$var wire 1 {% \processador|arquitetura|memReg|ALT_INV_registrador~34_q\ $end
$var wire 1 |% \processador|arquitetura|memReg|ALT_INV_registrador~18_q\ $end
$var wire 1 }% \processador|arquitetura|memReg|ALT_INV_registrador~42_q\ $end
$var wire 1 ~% \processador|arquitetura|memReg|ALT_INV_registrador~26_q\ $end
$var wire 1 !& \processador|arquitetura|ULA|ALT_INV_saida[6]~12_combout\ $end
$var wire 1 "& \processador|arquitetura|memReg|ALT_INV_registrador~33_q\ $end
$var wire 1 #& \processador|arquitetura|memReg|ALT_INV_registrador~17_q\ $end
$var wire 1 $& \processador|arquitetura|memReg|ALT_INV_registrador~41_q\ $end
$var wire 1 %& \processador|arquitetura|memReg|ALT_INV_registrador~25_q\ $end
$var wire 1 && \processador|arquitetura|memReg|ALT_INV_registrador~32_q\ $end
$var wire 1 '& \processador|arquitetura|memReg|ALT_INV_registrador~16_q\ $end
$var wire 1 (& \processador|arquitetura|memReg|ALT_INV_registrador~40_q\ $end
$var wire 1 )& \processador|arquitetura|memReg|ALT_INV_registrador~24_q\ $end
$var wire 1 *& \processador|arquitetura|memReg|ALT_INV_registrador~31_q\ $end
$var wire 1 +& \processador|arquitetura|memReg|ALT_INV_registrador~15_q\ $end
$var wire 1 ,& \processador|arquitetura|memReg|ALT_INV_registrador~39_q\ $end
$var wire 1 -& \processador|arquitetura|memReg|ALT_INV_registrador~23_q\ $end
$var wire 1 .& \processador|arquitetura|memReg|ALT_INV_registrador~30_q\ $end
$var wire 1 /& \processador|arquitetura|memReg|ALT_INV_registrador~14_q\ $end
$var wire 1 0& \processador|arquitetura|memReg|ALT_INV_registrador~38_q\ $end
$var wire 1 1& \processador|arquitetura|memReg|ALT_INV_registrador~22_q\ $end
$var wire 1 2& \processador|arquitetura|memReg|ALT_INV_registrador~29_q\ $end
$var wire 1 3& \processador|arquitetura|memReg|ALT_INV_registrador~13_q\ $end
$var wire 1 4& \processador|arquitetura|memReg|ALT_INV_registrador~37_q\ $end
$var wire 1 5& \processador|arquitetura|memReg|ALT_INV_registrador~21_q\ $end
$var wire 1 6& \processador|arquitetura|memReg|ALT_INV_registrador~28_q\ $end
$var wire 1 7& \processador|arquitetura|memReg|ALT_INV_registrador~12_q\ $end
$var wire 1 8& \processador|arquitetura|memReg|ALT_INV_registrador~36_q\ $end
$var wire 1 9& \processador|arquitetura|memReg|ALT_INV_registrador~20_q\ $end
$var wire 1 :& \processador|UC|ALT_INV_habilitaResgistrador~0_combout\ $end
$var wire 1 ;& \processador|fetch|ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 <& \processador|fetch|ROM|ALT_INV_memROM~24_combout\ $end
$var wire 1 =& \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~4_combout\ $end
$var wire 1 >& \ALT_INV_out_dataRAM[0]~10_combout\ $end
$var wire 1 ?& \ALT_INV_out_dataRAM[0]~9_combout\ $end
$var wire 1 @& \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~3_combout\ $end
$var wire 1 A& \processador|arquitetura|ULA|ALT_INV_saida[7]~7_combout\ $end
$var wire 1 B& \processador|arquitetura|ULA|ALT_INV_saida[6]~6_combout\ $end
$var wire 1 C& \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~2_combout\ $end
$var wire 1 D& \processador|arquitetura|ULA|ALT_INV_saida[3]~5_combout\ $end
$var wire 1 E& \processador|arquitetura|ULA|ALT_INV_saida[2]~4_combout\ $end
$var wire 1 F& \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~1_combout\ $end
$var wire 1 G& \processador|arquitetura|ULA|ALT_INV_saida[0]~3_combout\ $end
$var wire 1 H& \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~3_combout\ $end
$var wire 1 I& \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~2_combout\ $end
$var wire 1 J& \ALT_INV_out_dataRAM[0]~8_combout\ $end
$var wire 1 K& \ALT_INV_out_dataRAM[0]~7_combout\ $end
$var wire 1 L& \ALT_INV_out_dataRAM[0]~6_combout\ $end
$var wire 1 M& \ALT_INV_out_dataRAM[0]~5_combout\ $end
$var wire 1 N& \ALT_INV_out_dataRAM[0]~4_combout\ $end
$var wire 1 O& \de|ALT_INV_enderecoChave[3]~1_combout\ $end
$var wire 1 P& \de|ALT_INV_enderecoChave[3]~0_combout\ $end
$var wire 1 Q& \de|ALT_INV_Equal3~0_combout\ $end
$var wire 1 R& \de|ALT_INV_habilitaChave~0_combout\ $end
$var wire 1 S& \processador|arquitetura|ULA|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 T& \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~0_combout\ $end
$var wire 1 U& \processador|UC|ALT_INV_Equal7~2_combout\ $end
$var wire 1 V& \processador|arquitetura|ULA|ALT_INV_saida[5]~1_combout\ $end
$var wire 1 W& \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[5]~1_combout\ $end
$var wire 1 X& \processador|arquitetura|ULA|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 Y& \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 Z& \de|ALT_INV_limpaLeitura~combout\ $end
$var wire 1 [& \de|ALT_INV_limpaLeitura~0_combout\ $end
$var wire 1 \& \baseTempo|baseTempo|ALT_INV_tick~q\ $end
$var wire 1 ]& \processador|arquitetura|memReg|ALT_INV_registrador~67_q\ $end
$var wire 1 ^& \processador|arquitetura|memReg|ALT_INV_registrador~51_q\ $end
$var wire 1 _& \processador|arquitetura|memReg|ALT_INV_registrador~59_q\ $end
$var wire 1 `& \processador|arquitetura|memReg|ALT_INV_registrador~66_q\ $end
$var wire 1 a& \processador|arquitetura|memReg|ALT_INV_registrador~50_q\ $end
$var wire 1 b& \processador|arquitetura|memReg|ALT_INV_registrador~58_q\ $end
$var wire 1 c& \processador|arquitetura|memReg|ALT_INV_registrador~65_q\ $end
$var wire 1 d& \processador|arquitetura|memReg|ALT_INV_registrador~49_q\ $end
$var wire 1 e& \processador|arquitetura|memReg|ALT_INV_registrador~57_q\ $end
$var wire 1 f& \processador|arquitetura|memReg|ALT_INV_registrador~64_q\ $end
$var wire 1 g& \processador|arquitetura|memReg|ALT_INV_registrador~48_q\ $end
$var wire 1 h& \processador|arquitetura|memReg|ALT_INV_registrador~56_q\ $end
$var wire 1 i& \processador|arquitetura|memReg|ALT_INV_registrador~63_q\ $end
$var wire 1 j& \processador|arquitetura|memReg|ALT_INV_registrador~47_q\ $end
$var wire 1 k& \processador|arquitetura|memReg|ALT_INV_registrador~55_q\ $end
$var wire 1 l& \processador|arquitetura|memReg|ALT_INV_registrador~62_q\ $end
$var wire 1 m& \processador|arquitetura|memReg|ALT_INV_registrador~46_q\ $end
$var wire 1 n& \processador|arquitetura|memReg|ALT_INV_registrador~54_q\ $end
$var wire 1 o& \processador|arquitetura|memReg|ALT_INV_registrador~61_q\ $end
$var wire 1 p& \processador|arquitetura|memReg|ALT_INV_registrador~45_q\ $end
$var wire 1 q& \processador|arquitetura|memReg|ALT_INV_registrador~53_q\ $end
$var wire 1 r& \processador|arquitetura|memReg|ALT_INV_registrador~60_q\ $end
$var wire 1 s& \processador|fetch|ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 t& \processador|fetch|ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 u& \processador|fetch|ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 v& \processador|fetch|ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 w& \processador|fetch|ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 x& \processador|fetch|ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 y& \processador|arquitetura|memReg|ALT_INV_registrador~44_q\ $end
$var wire 1 z& \processador|arquitetura|memReg|ALT_INV_registrador~52_q\ $end
$var wire 1 {& \processador|fetch|ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 |& \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~q\ $end
$var wire 1 }& \display|ALT_INV_Equal0~5_combout\ $end
$var wire 1 ~& \display|ALT_INV_Equal0~4_combout\ $end
$var wire 1 !' \display|ALT_INV_Equal0~3_combout\ $end
$var wire 1 "' \display|ALT_INV_Equal0~2_combout\ $end
$var wire 1 #' \display|ALT_INV_Equal0~1_combout\ $end
$var wire 1 $' \display|display0|ALT_INV_rascSaida7seg[6]~6_combout\ $end
$var wire 1 %' \display|display0|ALT_INV_rascSaida7seg[5]~5_combout\ $end
$var wire 1 &' \display|display0|ALT_INV_rascSaida7seg[4]~4_combout\ $end
$var wire 1 '' \display|display0|ALT_INV_rascSaida7seg[3]~3_combout\ $end
$var wire 1 (' \ALT_INV_SW[2]~input_o\ $end
$var wire 1 )' \ALT_INV_SW[0]~input_o\ $end
$var wire 1 *' \ALT_INV_SW[3]~input_o\ $end
$var wire 1 +' \ALT_INV_SW[1]~input_o\ $end
$var wire 1 ,' \ALT_INV_SW[6]~input_o\ $end
$var wire 1 -' \ALT_INV_SW[4]~input_o\ $end
$var wire 1 .' \ALT_INV_SW[7]~input_o\ $end
$var wire 1 /' \ALT_INV_SW[5]~input_o\ $end
$var wire 1 0' \ALT_INV_SW[8]~input_o\ $end
$var wire 1 1' \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 2' \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 3' \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 4' \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 5' \processador|UC|ALT_INV_operacao\ [1] $end
$var wire 1 6' \processador|UC|ALT_INV_operacao\ [0] $end
$var wire 1 7' \display|display5|ALT_INV_saida7seg\ [6] $end
$var wire 1 8' \display|display5|ALT_INV_saida7seg\ [5] $end
$var wire 1 9' \display|display5|ALT_INV_saida7seg\ [4] $end
$var wire 1 :' \display|display5|ALT_INV_saida7seg\ [3] $end
$var wire 1 ;' \display|display5|ALT_INV_saida7seg\ [2] $end
$var wire 1 <' \display|display5|ALT_INV_saida7seg\ [1] $end
$var wire 1 =' \display|display5|ALT_INV_saida7seg\ [0] $end
$var wire 1 >' \display|display4|ALT_INV_saida7seg\ [6] $end
$var wire 1 ?' \display|display4|ALT_INV_saida7seg\ [5] $end
$var wire 1 @' \display|display4|ALT_INV_saida7seg\ [4] $end
$var wire 1 A' \display|display4|ALT_INV_saida7seg\ [3] $end
$var wire 1 B' \display|display4|ALT_INV_saida7seg\ [2] $end
$var wire 1 C' \display|display4|ALT_INV_saida7seg\ [1] $end
$var wire 1 D' \display|display4|ALT_INV_saida7seg\ [0] $end
$var wire 1 E' \display|display3|ALT_INV_saida7seg\ [6] $end
$var wire 1 F' \display|display3|ALT_INV_saida7seg\ [5] $end
$var wire 1 G' \display|display3|ALT_INV_saida7seg\ [4] $end
$var wire 1 H' \display|display3|ALT_INV_saida7seg\ [3] $end
$var wire 1 I' \display|display3|ALT_INV_saida7seg\ [2] $end
$var wire 1 J' \display|display3|ALT_INV_saida7seg\ [1] $end
$var wire 1 K' \display|display3|ALT_INV_saida7seg\ [0] $end
$var wire 1 L' \display|display2|ALT_INV_saida7seg\ [6] $end
$var wire 1 M' \display|display2|ALT_INV_saida7seg\ [5] $end
$var wire 1 N' \display|display2|ALT_INV_saida7seg\ [4] $end
$var wire 1 O' \display|display2|ALT_INV_saida7seg\ [3] $end
$var wire 1 P' \display|display2|ALT_INV_saida7seg\ [2] $end
$var wire 1 Q' \display|display2|ALT_INV_saida7seg\ [1] $end
$var wire 1 R' \display|display2|ALT_INV_saida7seg\ [0] $end
$var wire 1 S' \display|display1|ALT_INV_saida7seg\ [6] $end
$var wire 1 T' \display|display1|ALT_INV_saida7seg\ [5] $end
$var wire 1 U' \display|display1|ALT_INV_saida7seg\ [4] $end
$var wire 1 V' \display|display1|ALT_INV_saida7seg\ [3] $end
$var wire 1 W' \display|display1|ALT_INV_saida7seg\ [2] $end
$var wire 1 X' \display|display1|ALT_INV_saida7seg\ [1] $end
$var wire 1 Y' \display|display1|ALT_INV_saida7seg\ [0] $end
$var wire 1 Z' \display|display0|ALT_INV_saida7seg\ [6] $end
$var wire 1 [' \display|display0|ALT_INV_saida7seg\ [5] $end
$var wire 1 \' \display|display0|ALT_INV_saida7seg\ [4] $end
$var wire 1 ]' \display|display0|ALT_INV_saida7seg\ [3] $end
$var wire 1 ^' \display|display0|ALT_INV_saida7seg\ [2] $end
$var wire 1 _' \display|display0|ALT_INV_saida7seg\ [1] $end
$var wire 1 `' \display|display0|ALT_INV_saida7seg\ [0] $end
$var wire 1 a' \processador|fetch|ROM|ALT_INV_memROM~31_combout\ $end
$var wire 1 b' \processador|UC|ALT_INV_habilitaResgistrador~1_combout\ $end
$var wire 1 c' \processador|fetch|ROM|ALT_INV_memROM~30_combout\ $end
$var wire 1 d' \de|ALT_INV_enderecoChave~4_combout\ $end
$var wire 1 e' \processador|fetch|ROM|ALT_INV_memROM~29_combout\ $end
$var wire 1 f' \de|ALT_INV_enderecoChave[1]~3_combout\ $end
$var wire 1 g' \de|ALT_INV_enderecoChave[2]~2_combout\ $end
$var wire 1 h' \processador|fetch|ROM|ALT_INV_memROM~28_combout\ $end
$var wire 1 i' \ALT_INV_out_dataRAM[0]~11_combout\ $end
$var wire 1 j' \processador|fetch|ROM|ALT_INV_memROM~27_combout\ $end
$var wire 1 k' \processador|fetch|ROM|ALT_INV_memROM~26_combout\ $end
$var wire 1 l' \processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\ $end
$var wire 1 m' \processador|UC|ALT_INV_comb~3_combout\ $end
$var wire 1 n' \processador|UC|ALT_INV_comb~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0s
1t
xu
1v
1w
1x
1y
1z
1{
0|
0p!
0q!
1r!
1s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
1u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
1}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
1,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
1:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
1G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
1T#
0U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
1k#
0l#
1m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
0!$
1"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
1.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
1>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
1I$
0J$
0K$
0L$
0M$
0N$
0O$
1+%
1,%
1-%
1.%
0/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
0A%
1B%
1C%
0D%
0E%
1F%
1G%
1H%
0I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
0]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1p%
1q%
1r%
1s%
1t%
1u%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
0=&
0>&
1?&
0@&
1A&
1B&
0C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
0v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
0$'
1%'
1&'
1''
1('
1)'
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
0L
0M
0N
0O
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
xZ$
0[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
xc$
xd$
xe$
xf$
xg$
xh$
xi$
xj$
xk$
xl$
xm$
xn$
xo$
xp$
xq$
xr$
xs$
xt$
xu$
xv$
xw$
xx$
xy$
xz$
x{$
x|$
x}$
x~$
x!%
x"%
x#%
x$%
x%%
x&%
x'%
x(%
1)%
1*%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1v%
05'
06'
x7'
x8'
x9'
x:'
x;'
x<'
x='
x>'
x?'
x@'
xA'
xB'
xC'
xD'
xE'
xF'
xG'
xH'
xI'
xJ'
xK'
xL'
xM'
xN'
xO'
xP'
xQ'
xR'
xS'
xT'
xU'
xV'
xW'
xX'
xY'
xZ'
x['
x\'
x]'
x^'
x_'
x`'
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
$end
#10000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
1%"
0)"
1v&
0<&
1]%
0u%
1_!
1%$
1s"
0s!
1&"
1Y
0;&
11"
07"
#20000
0!
0|
0p!
0q!
#30000
1!
1|
1p!
1q!
1t"
0[$
0Y$
1X$
0\&
1y"
0n%
1o%
1v%
0r"
0J%
1q"
1r"
1r!
0$$
0%"
1("
1)"
0%$
1&$
1u%
0v&
0u&
1<&
0]%
0u%
1^!
0_!
0s"
1'$
1%$
0&$
1s"
1s!
0&"
1*"
0Y
1X
0'$
0s&
1;&
01"
13"
#40000
0!
0|
0p!
0q!
#50000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
0r"
0r!
1$$
1%"
0)"
1v&
0<&
1]%
1u%
1_!
0%$
1&$
0s"
0s!
1&"
1Y
1'$
0;&
03"
15"
#60000
0!
0|
0p!
0q!
#70000
1!
1|
1p!
1q!
0t"
0[$
0Y$
0X$
1W$
1\&
0m%
1n%
1o%
1v%
1r"
1q"
0r"
1r!
0$$
1%$
0&$
1!"
0%"
0("
1)"
0'$
1($
0u%
0v&
1u&
1<&
0x&
0]%
1u%
1]!
0^!
0_!
1s"
1)$
1'$
0($
0%$
0s"
1s!
1""
0&"
0*"
0Y
0X
1W
0)$
1s&
1;&
0w&
1-"
05"
#80000
0!
0|
0p!
0q!
#90000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
1%"
0)"
1v&
0<&
1]%
0u%
1_!
1%$
1s"
0s!
1&"
1Y
0;&
1+"
0-"
19"
1(#
15#
1E#
1R#
1i#
1u#
18$
0[%
0U%
0V%
0X%
0Y%
0Z%
0\%
0W%
#100000
0!
0|
0p!
0q!
#110000
1!
1|
1p!
1q!
1t"
0[$
0Y$
1X$
0\&
0n%
1o%
1v%
0r"
1q"
1r"
1r!
0$$
0!"
0%"
0%$
1&$
0.$
1u%
1D%
1<&
1x&
0]%
0u%
1^!
0_!
0s"
0'$
1($
1%$
0&$
1s"
1s!
0""
0&"
1$"
1v"
1/$
0Y
1X
1'$
0($
1)$
0s%
0.%
0:&
1;&
1w&
1:"
1+#
19#
1F#
1S#
1j#
1x#
1<$
09"
0(#
05#
0E#
0R#
0i#
0u#
08$
0+"
1C$
1}!
11$
0)$
0q%
0m'
0-%
1[%
1U%
1V%
1X%
1Y%
1Z%
1\%
1W%
0d%
0^%
0_%
0a%
0b%
0c%
0e%
0`%
1U#
1!#
1.#
1;#
1H#
1l#
1n#
1]#
1D$
1E$
1F$
0I$
0:"
0+#
09#
0F#
0S#
0j#
0x#
0<$
0b$
0a$
0`$
0_$
0^$
0]$
1\$
0Z'
1['
1\'
1]'
1^'
1_'
1`'
1d%
1^%
1_%
1a%
1b%
1c%
1e%
1`%
1$'
0''
0+%
0,%
0Q%
0L%
0M%
0T%
0N%
0O%
0R%
0S%
1f!
1`!
1a!
1c!
1d!
1e!
1g!
1b!
0U#
0!#
0.#
0;#
0H#
0l#
0n#
0]#
0D$
0E$
0F$
1I$
1a$
1`$
1_$
0\$
1r
1q
1p
1o
1n
1m
1l
1k
1Z'
0]'
0^'
0_'
0$'
1''
1+%
1,%
1Q%
1L%
1M%
1T%
1N%
1O%
1R%
1S%
1,!
0-!
0.!
0/!
00!
01!
02!
0f!
0`!
0a!
0c!
0d!
0e!
0g!
0b!
0a$
0`$
0_$
1\$
0(
0'
0&
0%
0$
0#
1"
0r
0q
0p
0o
0n
0m
0l
0k
0Z'
1]'
1^'
1_'
0,!
1/!
10!
11!
1'
1&
1%
0"
1,!
0/!
00!
01!
0'
0&
0%
1"
#120000
0!
0|
0p!
0q!
#130000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
0r"
0r!
1$$
1%"
1N"
0H%
0<&
1]%
1u%
1_!
0%$
1&$
0s"
0s!
1&"
1#$
1Y
0'$
1($
05%
0;&
0}"
1!#
0,#
1X#
1@$
1)$
02%
0H&
0R%
1=&
1]#
0-#
1"#
1[#
0C$
1J$
0Q%
1.#
0:#
0#'
1-%
0G&
0O%
0'%
0&%
0%%
0$%
0#%
0"%
1!%
1;#
0G#
0N%
0S'
1T'
1U'
1V'
1W'
1X'
1Y'
1H#
0T#
0T%
1U#
0k#
13!
04!
05!
06!
07!
08!
09!
0S%
1l#
0m#
0/
0.
0-
0,
0+
0*
1)
0M%
1n#
0L%
#140000
0!
0|
0p!
0q!
#150000
1!
1|
1p!
1q!
0t"
0[$
0Y$
0X$
0W$
1V$
1\&
0l%
1m%
1n%
1o%
1v%
1r"
1q"
0r"
1r!
0$$
1%$
0&$
1'$
0($
0%"
1("
1L"
0N"
0)$
1*$
0u%
1H%
0G%
0u&
1<&
0]%
1u%
1\!
0]!
0^!
0_!
1s"
1+$
1)$
0*$
0'$
0%$
0s"
1s!
0&"
1*"
1M"
1V"
1O"
0#$
0Y
0X
0W
1V
0+$
15%
0Q&
04%
0h'
0s&
1;&
0]#
1\#
1B$
1}"
0!#
1,#
0X#
0@$
12%
1H&
1R%
0=&
00%
0S&
1Q%
1]#
13$
0"#
0[#
0J$
1K$
0Q%
0"'
1#'
1G&
0~$
0}$
0|$
0{$
0z$
0y$
1x$
0L'
1M'
1N'
1O'
1P'
1Q'
1R'
1:!
0;!
0<!
0=!
0>!
0?!
0@!
06
05
04
03
02
01
10
#160000
0!
0|
0p!
0q!
#170000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
1%"
1N"
0H%
0<&
1]%
0u%
1_!
1%$
1s"
0s!
1&"
0O"
1Y"
1#$
1Y
05%
0F%
1Q&
0;&
0}"
1!#
0,#
1X#
1@$
02%
0H&
0R%
1=&
0]#
1"#
1[#
0K$
1L$
1Q%
0!'
1"'
0G&
0w$
0v$
0u$
0t$
0s$
0r$
1q$
0E'
1F'
1G'
1H'
1I'
1J'
1K'
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0=
0<
0;
0:
09
08
17
#180000
0!
0|
0p!
0q!
#190000
1!
1|
1p!
1q!
1t"
0[$
0Y$
1X$
0\&
0n%
1o%
1v%
0r"
1q"
1r"
1r!
0$$
1!"
0%"
0("
1J"
0L"
0N"
0%$
1&$
1u%
1H%
1G%
0<%
1u&
1<&
0x&
0]%
0u%
1^!
0_!
0s"
1'$
1%$
0&$
1s"
1s!
1""
0&"
0*"
1K"
1Q"
0B$
0M"
0V"
0Y"
0#$
0Y
1X
0'$
15%
1F%
14%
1h'
10%
0;%
0e'
1s&
1;&
0w&
0.#
1/#
1J$
0L$
1]#
0\#
1?$
1}"
0!#
1,#
0X#
0@$
12%
1H&
1R%
0=&
01%
1S&
0Q%
1!'
0#'
0E&
1O%
0]#
1-#
10#
0W#
03$
0"#
0[#
0J$
1M$
1Q%
1.#
0~&
1#'
1G&
1C&
0O%
0p$
0o$
0n$
0m$
0l$
0k$
1j$
0>'
1?'
1@'
1A'
1B'
1C'
1D'
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0D
0C
0B
0A
0@
0?
1>
#200000
0!
0|
0p!
0q!
#210000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
0r"
0r!
1$$
1%"
1'"
1)"
1N"
0H%
0v&
0t&
0<&
1]%
1u%
1_!
0%$
1&$
0s"
0s!
1&"
1#$
1Y
1'$
05%
0;&
19"
1(#
15#
1E#
1R#
1i#
1u#
18$
0}"
1!#
0,#
1X#
1@$
02%
0H&
0R%
1=&
0[%
0U%
0V%
0X%
0Y%
0Z%
0\%
0W%
1]#
0-#
1"#
1[#
0M$
1N$
0Q%
0.#
0}&
1~&
0G&
1O%
0i$
0h$
0g$
0f$
0e$
0d$
1c$
07'
18'
19'
1:'
1;'
1<'
1='
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0K
0J
0I
0H
0G
0F
1E
#220000
0!
0|
0p!
0q!
#230000
1!
1|
1p!
1q!
0t"
0[$
0Y$
0X$
1W$
1\&
0m%
1n%
1o%
1v%
1r"
1q"
0r"
1r!
0$$
1%$
0&$
1y!
0%"
0'"
1("
0)"
1F"
0J"
1L"
0'$
1($
0u%
0G%
1<%
0:%
1v&
0u&
1t&
1<&
0C%
0]%
1u%
1]!
0^!
0_!
1s"
0)$
1*$
1'$
0($
0%$
0s"
1s!
0$"
1B"
0v"
0/$
0&"
1*"
1G"
1P"
1S"
1X"
0K"
0Q"
1M"
1V"
1Y"
0Y
0X
1W
1)$
0*$
1+$
0F%
04%
0h'
1;%
1e'
09%
03%
0P&
0k'
0s&
1;&
1s%
1.%
0@%
1:&
1]"
1}"
0!#
1,#
0X#
0N$
0}!
01$
1/"
09"
0(#
05#
0E#
0R#
0i#
0u#
08$
1.#
1\"
0/#
0>$
0?$
0@$
0+$
12%
11%
1/%
1E&
07%
0O%
1[%
1U%
1V%
1X%
1Y%
1Z%
1\%
1W%
1q%
1m'
1}&
1H&
1R%
0=&
0=%
0]#
1-#
1z"
0"#
0[#
1O$
00#
1W#
1Q%
0.#
1:#
0C&
1G&
0N&
1O%
1{"
0|"
1Y#
0;#
1G#
1N%
0K&
1>&
0i'
1o!
0H#
1T#
1!#
0,#
0}"
1Z#
1T%
1j
0U#
1k#
0I&
1=&
0R%
1]#
0-#
1S%
1"#
1[#
0l#
1m#
0Q%
1.#
0:#
1M%
0G&
0n#
0O%
1;#
0G#
1L%
0N%
1H#
0T#
0T%
1U#
0k#
0S%
1l#
0m#
0M%
1n#
0L%
#240000
0!
0|
0p!
0q!
#250000
1!
1|
1p!
1q!
1[$
1*#
1Y$
0o%
0r&
0v%
0q"
1r"
1+#
0r!
1$$
0x!
1'"
0F"
0L"
1G%
1:%
0t&
1A%
1]%
0e%
0u%
1_!
1%$
1s"
0!#
1,#
1=$
1F$
1G$
1H$
0s!
1z!
1$"
0B"
10$
0G"
0P"
0S"
0X"
1B$
0M"
0V"
0Y"
1Y
1F%
14%
1h'
00%
19%
13%
1P&
1k'
0t%
1@%
0:&
0U&
0%'
0&'
0''
06%
1R%
1g!
0]#
1-#
0/"
0]"
1X#
0Z#
11$
12$
0\"
1>$
1@$
0B$
0z"
0O$
1Q%
1r
0.#
1:#
1N&
10%
02%
0/%
17%
0r%
0q%
1I&
0H&
1=%
1O%
0)%
0{"
1|"
0Y#
0;#
1G#
1N%
1K&
0>&
1i'
15'
0o!
0H#
1T#
0"#
1J#
1V#
0[#
1`#
1o#
0z#
1T%
0j
0U#
1k#
1@&
0!&
1G&
0V&
0X&
0J#
1S%
1^#
1b#
0l#
1m#
1X&
0V#
1M%
0F&
0n#
1V&
0`#
1L%
1!&
0o#
1z#
0b#
0@&
1{#
#260000
0!
0|
0p!
0q!
#270000
1!
1|
1p!
1q!
1t"
0[$
1|#
0Y$
1X$
0\&
0n%
1o%
0|&
1v%
0r"
1q"
1r"
1r!
0$$
0y!
0!"
0'"
0("
1F"
0N"
0%$
1&$
1u%
1H%
0:%
1u&
1t&
1x&
1C%
0]%
0u%
1^!
0_!
0s"
0'$
1($
1%$
0&$
1s"
1s!
0z!
1#"
0$"
1}#
1/$
00$
0""
0*"
1G"
1P"
1S"
1X"
0#$
0Y
1X
1'$
0($
0)$
1*$
15%
09%
03%
0P&
0k'
1s&
1w&
1t%
0s%
1:&
0b'
1U&
1{!
0^#
1}!
02$
0+#
1H#
0T#
0>$
1\"
1I#
1}"
1!#
0X#
0@$
1+$
1)$
0*$
12%
1H&
0R%
0=&
0Y&
07%
1/%
0T%
1e%
1r%
0m'
1F&
0T&
0+$
1U#
0k#
0!#
0=$
0F$
0G$
0H$
1J#
1"#
0S%
1l#
0m#
0X&
1%'
1&'
1''
16%
1R%
0g!
1V#
0M%
0"#
1n#
0V&
0r
1`#
0z#
0L%
1@&
0!&
1o#
1b#
#280000
0!
0|
0p!
0q!
#290000
1!
1|
1p!
1q!
1[$
0X$
0W$
0V$
1U$
0k%
1l%
1m%
1n%
0v%
0q"
0r"
0%$
0'$
1)"
0)$
1x!
1J"
1+$
0<%
0A%
0v&
1u%
1[!
0\!
0]!
0^!
0s"
0#"
1$"
1v"
0}#
1K"
1Q"
1w"
0X
0W
0V
1U
0[&
0;%
0e'
0.%
0:&
1b'
1.#
0:#
0\"
1x"
0Z&
17%
0O%
1;#
0G#
10#
0W#
0y"
0N%
0H#
1J%
1C&
1=#
1T%
0J#
1X&
#300000
0!
0|
0p!
0q!
#310000
1!
1|
1p!
1q!
0t"
0[$
1Y$
1\&
0o%
1v%
1r"
1q"
0r"
0r!
1$$
0x!
1y!
0)"
0F"
1H"
0J"
1N"
1A$
0u%
0a'
0H%
1<%
0c'
1:%
1v&
0C%
1A%
1]%
1u%
1_!
1s"
1%$
0s"
0s!
1z!
0v"
0/$
10$
0G"
0P"
0S"
0X"
1I"
0K"
0Q"
0w"
1#$
1Y
05%
1[&
1;%
1e'
08%
19%
13%
1P&
1k'
0t%
1s%
1.%
0U&
0{!
1^#
0}!
12$
1H#
0I#
1U"
1g"
0;#
0.#
1:#
0x"
1c"
1p"
0}"
1!#
0,#
1X#
0H&
0R%
1=&
0R&
0d'
1Z&
1O%
1N%
0f'
0{&
1Y&
0T%
0r%
1m'
0F&
1T&
1]#
0-#
1;#
0{#
1J#
0=#
00#
1W#
1"#
0^#
0N%
0Q%
1.#
0:#
1F&
0C&
0X&
13$
1=#
0W#
0O%
0;#
1C&
10#
1N%
0=#
#320000
0!
0|
0p!
0q!
#330000
1!
1|
1p!
1q!
1[$
0|#
0Y$
1X$
0n%
1o%
1|&
0v%
0q"
1r"
1r!
0$$
0y!
1("
1)"
1F"
0H"
1J"
0%$
1&$
0A$
1a'
0<%
1c'
0:%
0v&
0u&
1C%
0]%
0u%
1^!
0_!
1'$
1%$
0&$
1s"
1s!
0z!
1#"
0$"
1/$
00$
1G"
1P"
1S"
1X"
0I"
1K"
1Q"
0Y
1X
0'$
0;%
0e'
18%
09%
03%
0P&
0k'
1t%
0s%
1:&
0b'
1U&
1}!
02$
0H#
1I#
0U"
0g"
1;#
0c"
0.#
0p"
1R&
1O%
1d'
0N%
1f'
1{&
0Y&
1T%
1r%
0m'
0J#
1=#
00#
1X&
#340000
0!
0|
0p!
0q!
#350000
1!
1|
1p!
1q!
1t"
0[$
1Y$
0\&
1y"
0o%
1v%
0r"
0J%
1q"
1r"
0r!
1$$
1w!
0)"
0F"
0J"
1u%
1<%
1:%
1v&
0B%
1]%
0u%
1_!
0s"
0%$
1&$
1s"
0s!
1|!
0#"
0/$
10$
0G"
0P"
0S"
0X"
0K"
0Q"
1Y
1'$
1;%
1e'
19%
13%
1P&
1k'
0t%
1s%
1b'
0p%
17"
1~!
12$
1H#
0I#
1.#
1>$
1@$
02%
0/%
0O%
1Y&
0T%
0r%
0n'
0*%
1J#
10#
0X&
16'
1D"
0l'
0~"
0!#
1,#
0]#
0.#
0;#
0H#
0U#
0l#
0n#
1L%
1M%
1S%
1T%
1N%
1O%
1Q%
1R%
1]#
1!#
0,#
0"#
03$
00#
0=#
1W#
0J#
0V#
0`#
0o#
1z#
0R%
0Q%
0]#
0@&
1!&
1V&
1X&
0C&
13$
1"#
1Q%
0b#
03$
#360000
0!
0|
0p!
0q!
#370000
1!
1|
1p!
1q!
1[$
1'#
0Y$
0X$
1W$
0m%
1n%
1o%
07&
0v%
0q"
0r"
1r!
0$$
1%$
0&$
1y!
0("
1)"
1J"
1L"
0N"
0'$
1($
1(#
1H%
0G%
0<%
0v&
1u&
0C%
0]%
1u%
1]!
0^!
0_!
1)$
1'$
0($
0%$
0\%
0s"
1s!
0|!
1#"
1}#
1/$
00$
1K"
1Q"
1M"
1V"
1O"
0#$
0Y
0X
1W
1+#
0)$
15%
0Q&
04%
0h'
0;%
0e'
1t%
0s%
0b'
1p%
0e%
07"
0~!
02$
1.#
1]#
0>$
1p"
1}"
0!#
0X#
0@$
1!#
1=$
1F$
1G$
1H$
12%
1H&
1R%
0=&
0R&
1/%
0Q%
0O%
1r%
1n'
0%'
0&'
0''
06%
0R%
1g!
10#
0W#
13$
0"#
1"#
1C&
1r
#380000
0!
0|
0p!
0q!
#390000
1!
1|
1p!
1q!
0t"
0[$
1X$
0U$
1\&
1k%
0n%
1v%
1r"
1q"
0r"
0)"
1%$
0w!
1x!
0y!
0J"
0L"
0+$
0u%
1G%
1<%
1C%
0A%
1B%
1v&
1u%
0[!
1^!
1s"
0s"
0#"
1$"
1v"
0}#
0K"
0Q"
1B$
0M"
0O"
0V"
1X
0U
14%
1Q&
1h'
00%
1;%
1e'
0.%
0:&
1b'
0.#
0]#
0p"
1>$
0B$
10%
0/%
1R&
1Q%
1O%
00#
1W#
03$
1C$
0-%
0C&
1b$
1_$
1^$
1]$
0['
0\'
0]'
0`'
1-!
1.!
1/!
12!
1(
1%
1$
1#
#400000
0!
0|
0p!
0q!
#410000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
1%"
1N"
0H%
0<&
1]%
0u%
1_!
0%$
1&$
1s"
0s!
1&"
1#$
1Y
0'$
1($
05%
0;&
0(#
0}"
0!#
1,#
1X#
1@$
1)$
02%
0H&
1R%
1=&
1\%
1]#
0+#
0"#
0C$
1J$
0Q%
0#'
1-%
1e%
13$
1!#
0,#
0=$
0F$
0G$
0H$
1'%
1$%
1#%
1"%
0T'
0U'
0V'
0Y'
1%'
1&'
1''
16%
0R%
0g!
0]#
1"#
0'%
0$%
0#%
0"%
1Q%
0r
1T'
1U'
1V'
1Y'
14!
15!
16!
19!
03$
1/
1,
1+
1*
04!
05!
06!
09!
0/
0,
0+
0*
#420000
0!
0|
0p!
0q!
#430000
1!
1|
1p!
1q!
1t"
0[$
0Y$
0X$
0W$
1V$
0\&
0l%
1m%
1n%
1o%
1v%
0r"
1q"
1r"
1r!
0$$
1%$
0&$
1'$
0($
0%"
1("
1L"
0N"
0)$
1*$
1u%
1H%
0G%
0u&
1<&
0]%
0u%
1\!
0]!
0^!
0_!
0s"
1+$
1)$
0*$
0'$
0%$
1s"
1s!
0&"
1*"
1M"
1V"
1O"
0#$
0Y
0X
0W
1V
0+$
15%
0Q&
04%
0h'
0s&
1;&
1]#
1B$
1}"
0!#
0X#
0@$
12%
1H&
1R%
0=&
00%
0Q%
13$
0"#
0J$
1K$
0"'
1#'
#440000
0!
0|
0p!
0q!
#450000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
0r"
0r!
1$$
1%"
1N"
0H%
0<&
1]%
1u%
1_!
1%$
0s"
0s!
1&"
0O"
1Y"
1#$
1Y
05%
0F%
1Q&
0;&
0}"
1!#
1X#
1@$
02%
0H&
0R%
1=&
1"#
0K$
1L$
0!'
1"'
#460000
0!
0|
0p!
0q!
#470000
1!
1|
1p!
1q!
0t"
0[$
0Y$
1X$
1\&
0n%
1o%
1v%
1r"
1q"
0r"
1r!
0$$
1!"
0%"
0("
1J"
0L"
0N"
0%$
1&$
0u%
1H%
1G%
0<%
1u&
1<&
0x&
0]%
1u%
1^!
0_!
1s"
1'$
1%$
0&$
0s"
1s!
1""
0&"
0*"
1K"
1Q"
0B$
0M"
0V"
0Y"
0#$
0Y
1X
0'$
15%
1F%
14%
1h'
10%
0;%
0e'
1s&
1;&
0w&
1.#
1J$
0L$
0]#
1?$
1}"
0!#
0X#
0@$
12%
1H&
1R%
0=&
01%
1Q%
1!'
0#'
0O%
10#
0W#
03$
0"#
0J$
1M$
0~&
1#'
1C&
#480000
0!
0|
0p!
0q!
#490000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
1%"
1'"
1)"
1N"
0H%
0v&
0t&
0<&
1]%
0u%
1_!
0%$
1&$
1s"
0s!
1&"
1#$
1Y
1'$
05%
0;&
19"
1(#
15#
1E#
1R#
1i#
1u#
18$
0}"
1!#
1X#
1@$
02%
0H&
0R%
1=&
0[%
0U%
0V%
0X%
0Y%
0Z%
0\%
0W%
1"#
0M$
1N$
0}&
1~&
#500000
0!
0|
0p!
0q!
#510000
1!
1|
1p!
1q!
1t"
0[$
0Y$
0X$
1W$
0\&
0m%
1n%
1o%
1v%
0r"
1q"
1r"
1r!
0$$
1%$
0&$
1y!
0%"
0'"
1("
0)"
1F"
0J"
1L"
0'$
1($
1u%
0G%
1<%
0:%
1v&
0u&
1t&
1<&
0C%
0]%
0u%
1]!
0^!
0_!
0s"
0)$
1*$
1'$
0($
0%$
1s"
1s!
0$"
1B"
0v"
0/$
0&"
1*"
1G"
1P"
1S"
1X"
0K"
0Q"
1M"
1V"
1Y"
0Y
0X
1W
1)$
0*$
1+$
0F%
04%
0h'
1;%
1e'
09%
03%
0P&
0k'
0s&
1;&
1s%
1.%
0@%
1:&
1]"
1}"
0!#
0X#
0N$
0}!
01$
1/"
09"
0(#
05#
0E#
0R#
0i#
0u#
08$
0.#
1\"
0>$
0?$
0@$
0+$
12%
11%
1/%
07%
1O%
1[%
1U%
1V%
1X%
1Y%
1Z%
1\%
1W%
1q%
1m'
1}&
1H&
1R%
0=&
0=%
1z"
0"#
1*%
1)%
1+#
00#
1W#
1O$
0C&
0e%
05'
06'
0N&
1{"
0|"
1Y#
0D"
1!#
1=$
1F$
1G$
1H$
0%'
0&'
0''
06%
0R%
1l'
0K&
1>&
0i'
1o!
1g!
0}"
1Z#
1~"
1]#
1.#
1;#
1H#
1U#
1l#
1n#
1j
1r
0L%
0M%
0S%
0T%
0N%
0O%
0Q%
0I&
1=&
0!#
1,#
1"#
1[#
1R%
0]#
1-#
0G&
1Q%
0.#
1:#
1O%
0;#
1G#
1N%
0H#
1T#
1T%
0U#
1k#
1S%
0l#
1m#
1M%
0n#
1L%
#520000
0!
0|
0p!
0q!
#530000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
0r"
0r!
1$$
0x!
1'"
0F"
0L"
1G%
1:%
0t&
1A%
1]%
1u%
1_!
1%$
0s"
0s!
1z!
1$"
0B"
10$
0G"
0P"
0S"
0X"
1B$
0M"
0V"
0Y"
1Y
1F%
14%
1h'
00%
19%
13%
1P&
1k'
0t%
1@%
0:&
0U&
0/"
0]"
1X#
0Z#
11$
12$
0\"
1>$
1@$
0B$
0z"
0O$
1N&
10%
02%
0/%
17%
0r%
0q%
1I&
0H&
1=%
0)%
0{"
1|"
0Y#
1K&
0>&
1i'
15'
0o!
0"#
0[#
0j
1G&
1^#
0F&
1{#
#540000
0!
0|
0p!
0q!
#550000
1!
1|
1p!
1q!
0t"
0[$
1|#
0Y$
1X$
1\&
0n%
1o%
0|&
1v%
1r"
1q"
0r"
1r!
0$$
0y!
0!"
0'"
0("
1F"
0N"
0%$
1&$
0u%
1H%
0:%
1u&
1t&
1x&
1C%
0]%
1u%
1^!
0_!
1s"
0'$
1($
1%$
0&$
0s"
1s!
0z!
1#"
0$"
1}#
1/$
00$
0""
0*"
1G"
1P"
1S"
1X"
0#$
0Y
1X
1'$
0($
0)$
1*$
15%
09%
03%
0P&
0k'
1s&
1w&
1t%
0s%
1:&
0b'
1U&
1{!
0^#
1}!
02$
1(#
0+#
1H#
0T#
0>$
1\"
1I#
1}"
1!#
0X#
0@$
1+$
1)$
0*$
12%
1H&
0R%
0=&
0Y&
07%
1/%
0T%
1e%
0\%
1r%
0m'
1F&
0T&
0+$
1U#
0k#
1+#
0!#
0=$
0F$
0G$
0H$
1J#
1"#
0S%
1l#
0m#
0X&
1%'
1&'
1''
16%
1R%
0e%
0g!
1V#
0M%
1!#
1=$
1F$
1G$
1H$
0"#
1n#
0V&
0r
1`#
0z#
0L%
0%'
0&'
0''
06%
0R%
1g!
1@&
0!&
1"#
1o#
1r
1b#
#560000
0!
0|
0p!
0q!
#570000
1!
1|
1p!
1q!
1[$
0X$
0W$
0V$
1U$
0k%
1l%
1m%
1n%
0v%
0q"
1r"
0%$
0'$
1)"
0)$
1x!
1J"
1+$
0<%
0A%
0v&
0u%
1[!
0\!
0]!
0^!
1s"
0#"
1$"
1v"
0}#
1K"
1Q"
1w"
0X
0W
0V
1U
0[&
0;%
0e'
0.%
0:&
1b'
1.#
0:#
0\"
1x"
0Z&
17%
0O%
1;#
0G#
10#
0W#
0y"
0N%
0H#
1J%
1C&
1=#
1T%
0J#
1X&
#580000
0!
0|
0p!
0q!
#590000
1!
1|
1p!
1q!
1t"
0[$
1Y$
0\&
0o%
1v%
0r"
1q"
1r"
0r!
1$$
0x!
1y!
0)"
0F"
1H"
0J"
1N"
1A$
1u%
0a'
0H%
1<%
0c'
1:%
1v&
0C%
1A%
1]%
0u%
1_!
0s"
1%$
1s"
0s!
1z!
0v"
0/$
10$
0G"
0P"
0S"
0X"
1I"
0K"
0Q"
0w"
1#$
1Y
05%
1[&
1;%
1e'
08%
19%
13%
1P&
1k'
0t%
1s%
1.%
0U&
0{!
0}!
12$
1H#
0I#
1U"
1g"
0;#
0.#
1:#
0x"
1c"
1p"
0}"
0!#
1X#
0H&
1R%
1=&
0R&
0d'
1Z&
1O%
1N%
0f'
0{&
1Y&
0T%
0r%
1m'
1T&
1;#
0{#
1J#
0=#
00#
1W#
0"#
1^#
0N%
0F&
0C&
0X&
1=#
0W#
1C&
#600000
0!
0|
0p!
0q!
#610000
1!
1|
1p!
1q!
1[$
0|#
0Y$
1X$
0n%
1o%
1|&
0v%
0q"
0r"
1r!
0$$
0y!
1("
1)"
1F"
0H"
1J"
0%$
1&$
0A$
1a'
0<%
1c'
0:%
0v&
0u&
1C%
0]%
1u%
1^!
0_!
1'$
1%$
0&$
0s"
1s!
0z!
1#"
0$"
1/$
00$
1G"
1P"
1S"
1X"
0I"
1K"
1Q"
0Y
1X
0'$
0;%
0e'
18%
09%
03%
0P&
0k'
1t%
0s%
1:&
0b'
1U&
0^#
1}!
02$
0H#
1I#
0U"
0g"
0;#
1G#
0c"
1.#
0:#
0p"
1R&
0O%
1d'
1N%
1f'
1{&
0Y&
1T%
1r%
0m'
1F&
1;#
0G#
1H#
0J#
0=#
10#
0T%
0N%
0H#
1X&
1=#
1J#
1T%
0X&
0J#
1X&
#620000
0!
0|
0p!
0q!
#630000
1!
1|
1p!
1q!
0t"
0[$
1Y$
1\&
0o%
1v%
1r"
1q"
0r"
0r!
1$$
1w!
0)"
0F"
0J"
0u%
1<%
1:%
1v&
0B%
1]%
1u%
1_!
1s"
0%$
1&$
0s"
0s!
1|!
0#"
0/$
10$
0G"
0P"
0S"
0X"
0K"
0Q"
1Y
1'$
1;%
1e'
19%
13%
1P&
1k'
0t%
1s%
1b'
0p%
17"
1~!
12$
1H#
0I#
0.#
1:#
1>$
1@$
02%
0/%
1O%
1Y&
0T%
0r%
0n'
0;#
1G#
0*%
1J#
00#
1N%
0H#
1T#
0X&
16'
0=#
1W#
1T%
1D"
0U#
1k#
0C&
0J#
1S%
0l'
0l#
1m#
1X&
0~"
1!#
1]#
0-#
1.#
0:#
1;#
0G#
1H#
0T#
1U#
0k#
1l#
0m#
0n#
0V#
1M%
1n#
1V&
1L%
0M%
0S%
0T%
0N%
0O%
0Q%
0R%
0`#
0n#
0l#
0U#
0H#
0;#
0.#
0!#
0L%
1"#
13$
10#
1=#
0W#
1J#
1V#
1`#
0o#
1R%
1O%
1N%
1T%
1S%
1M%
1L%
1!&
1o#
0!&
0V&
0X&
1C&
0b#
0o#
0`#
1z#
0V#
0J#
0=#
00#
1W#
0"#
1b#
0C&
1X&
1V&
0@&
1!&
0b#
#640000
0!
0|
0p!
0q!
#650000
1!
1|
1p!
1q!
1[$
0'#
0Y$
0X$
1W$
17$
03&
0m%
1n%
1o%
17&
0v%
0q"
1r"
1r!
0$$
1%$
0&$
1y!
0("
1)"
1J"
1L"
0N"
0'$
1($
0(#
18$
1H%
0G%
0<%
0v&
1u&
0C%
0]%
0u%
1]!
0^!
0_!
1)$
1'$
0($
0%$
0[%
1\%
1s"
1s!
0|!
1#"
1}#
1/$
00$
1K"
1Q"
1M"
1V"
1O"
0#$
0Y
0X
1W
0+#
1<$
0)$
15%
0Q&
04%
0h'
0;%
0e'
1t%
0s%
0b'
1p%
0d%
1e%
07"
0~!
02$
1.#
0]#
1-#
0>$
1p"
1}"
1!#
0,#
0X#
0@$
0!#
1]#
0=$
1E$
0F$
0G$
0I$
12%
1H&
0R%
0=&
0R&
1/%
1Q%
0O%
1r%
1n'
0]#
0.#
1:#
1$'
1&'
1''
0+%
16%
0Q%
1R%
1f!
0g!
10#
0W#
03$
1"#
1O%
1Q%
0"#
13$
1;#
1C&
0r
1q
03$
00#
1W#
0N%
0C&
1=#
0W#
1C&
#660000
0!
0|
0p!
0q!
#670000
1!
1|
1p!
1q!
1t"
0[$
1X$
0U$
0\&
1y"
1k%
0n%
1v%
0r"
0J%
1q"
1r"
0)"
1%$
0w!
1x!
0y!
0J"
0L"
0+$
1u%
1G%
1<%
1C%
0A%
1B%
1v&
0u%
0[!
1^!
0s"
1s"
0#"
1$"
1v"
0}#
0K"
0Q"
1B$
0M"
0O"
0V"
1X
0U
14%
1Q&
1h'
00%
1;%
1e'
0.%
0:&
1b'
1.#
0:#
1]#
0-#
0p"
1>$
0B$
10%
0/%
1R&
0Q%
0O%
0.#
0;#
10#
13$
1C$
1N%
1O%
0-%
00#
0=#
1W#
0b$
1`$
0_$
0^$
0\$
0C&
1Z'
1\'
1]'
0^'
1`'
0,!
0.!
0/!
10!
02!
0(
1&
0%
0$
0"
#680000
0!
0|
0p!
0q!
#690000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
0r"
0r!
1$$
1%"
1N"
0H%
0<&
1]%
1u%
1_!
0%$
1&$
0s"
0s!
1&"
1#$
1Y
0'$
1($
05%
0;&
08$
0}"
1!#
1X#
1@$
1)$
02%
0H&
0R%
1=&
1[%
0<$
1"#
0C$
1J$
0#'
1-%
1d%
0]#
0E$
0H$
1I$
1%%
1"%
0!%
1S'
0T'
0W'
0$'
1%'
1+%
1Q%
0f!
03$
0%%
0"%
1!%
0q
0S'
1T'
1W'
03!
14!
17!
1-
1*
0)
13!
04!
07!
0-
0*
1)
#700000
0!
0|
0p!
0q!
#710000
1!
1|
1p!
1q!
0t"
0[$
0Y$
0X$
0W$
1V$
1\&
0l%
1m%
1n%
1o%
1v%
1r"
1q"
0r"
1r!
0$$
1%$
0&$
1'$
0($
0%"
1("
1L"
0N"
0)$
1*$
0u%
1H%
0G%
0u&
1<&
0]%
1u%
1\!
0]!
0^!
0_!
1s"
1+$
1)$
0*$
0'$
0%$
0s"
1s!
0&"
1*"
1M"
1V"
1O"
0#$
0Y
0X
0W
1V
0+$
15%
0Q&
04%
0h'
0s&
1;&
1]#
1B$
1}"
0!#
0X#
0@$
12%
1H&
1R%
0=&
00%
0Q%
13$
0"#
0J$
1K$
0"'
1#'
#720000
0!
0|
0p!
0q!
#730000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
1%"
1N"
0H%
0<&
1]%
0u%
1_!
1%$
1s"
0s!
1&"
0O"
1Y"
1#$
1Y
05%
0F%
1Q&
0;&
0}"
1!#
1X#
1@$
02%
0H&
0R%
1=&
1"#
0K$
1L$
0!'
1"'
#740000
0!
0|
0p!
0q!
#750000
1!
1|
1p!
1q!
1t"
0[$
0Y$
1X$
0\&
0n%
1o%
1v%
0r"
1q"
1r"
1r!
0$$
1!"
0%"
0("
1J"
0L"
0N"
0%$
1&$
1u%
1H%
1G%
0<%
1u&
1<&
0x&
0]%
0u%
1^!
0_!
0s"
1'$
1%$
0&$
1s"
1s!
1""
0&"
0*"
1K"
1Q"
0B$
0M"
0V"
0Y"
0#$
0Y
1X
0'$
15%
1F%
14%
1h'
10%
0;%
0e'
1s&
1;&
0w&
1.#
1J$
0L$
0]#
1?$
1}"
0!#
0X#
0@$
12%
1H&
1R%
0=&
01%
1Q%
1!'
0#'
0O%
10#
0W#
03$
0"#
0J$
1M$
0~&
1#'
1C&
#760000
0!
0|
0p!
0q!
#770000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
0r"
0r!
1$$
1%"
1'"
1)"
1N"
0H%
0v&
0t&
0<&
1]%
1u%
1_!
0%$
1&$
0s"
0s!
1&"
1#$
1Y
1'$
05%
0;&
19"
1(#
15#
1E#
1R#
1i#
1u#
18$
0}"
1!#
1X#
1@$
02%
0H&
0R%
1=&
0[%
0U%
0V%
0X%
0Y%
0Z%
0\%
0W%
1"#
0M$
1N$
0}&
1~&
#780000
0!
0|
0p!
0q!
#790000
1!
1|
1p!
1q!
0t"
0[$
0Y$
0X$
1W$
1\&
0m%
1n%
1o%
1v%
1r"
1q"
0r"
1r!
0$$
1%$
0&$
1y!
0%"
0'"
1("
0)"
1F"
0J"
1L"
0'$
1($
0u%
0G%
1<%
0:%
1v&
0u&
1t&
1<&
0C%
0]%
1u%
1]!
0^!
0_!
1s"
0)$
1*$
1'$
0($
0%$
0s"
1s!
0$"
1B"
0v"
0/$
0&"
1*"
1G"
1P"
1S"
1X"
0K"
0Q"
1M"
1V"
1Y"
0Y
0X
1W
1)$
0*$
1+$
0F%
04%
0h'
1;%
1e'
09%
03%
0P&
0k'
0s&
1;&
1s%
1.%
0@%
1:&
1]"
1}"
0!#
0X#
0N$
0}!
01$
1/"
09"
0(#
05#
0E#
0R#
0i#
0u#
08$
0.#
1\"
0>$
0?$
0@$
0+$
12%
11%
1/%
07%
1O%
1[%
1U%
1V%
1X%
1Y%
1Z%
1\%
1W%
1q%
1m'
1}&
1H&
1R%
0=&
0=%
1z"
0"#
1*%
1)%
1+#
00#
1W#
1O$
0C&
0e%
05'
06'
0N&
1{"
0|"
1Y#
0D"
1!#
1=$
1F$
1G$
1H$
0%'
0&'
0''
06%
0R%
1l'
0K&
1>&
0i'
1o!
1g!
0}"
1Z#
1~"
1]#
1.#
1;#
1H#
1U#
1l#
1n#
1j
1r
0L%
0M%
0S%
0T%
0N%
0O%
0Q%
0I&
1=&
0!#
1,#
1"#
1[#
1R%
0]#
1-#
0G&
1Q%
0.#
1:#
1O%
0;#
1G#
1N%
0H#
1T#
1T%
0U#
1k#
1S%
0l#
1m#
1M%
0n#
1L%
#800000
0!
0|
0p!
0q!
#810000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
0x!
1'"
0F"
0L"
1G%
1:%
0t&
1A%
1]%
0u%
1_!
1%$
1s"
0s!
1z!
1$"
0B"
10$
0G"
0P"
0S"
0X"
1B$
0M"
0V"
0Y"
1Y
1F%
14%
1h'
00%
19%
13%
1P&
1k'
0t%
1@%
0:&
0U&
0/"
0]"
1X#
0Z#
11$
12$
0\"
1>$
1@$
0B$
0z"
0O$
1N&
10%
02%
0/%
17%
0r%
0q%
1I&
0H&
1=%
0)%
0{"
1|"
0Y#
1K&
0>&
1i'
15'
0o!
0"#
0[#
0j
1G&
1^#
0F&
1{#
#820000
0!
0|
0p!
0q!
#830000
1!
1|
1p!
1q!
1t"
0[$
1|#
0Y$
1X$
0\&
0n%
1o%
0|&
1v%
0r"
1q"
1r"
1r!
0$$
0y!
0!"
0'"
0("
1F"
0N"
0%$
1&$
1u%
1H%
0:%
1u&
1t&
1x&
1C%
0]%
0u%
1^!
0_!
0s"
0'$
1($
1%$
0&$
1s"
1s!
0z!
1#"
0$"
1}#
1/$
00$
0""
0*"
1G"
1P"
1S"
1X"
0#$
0Y
1X
1'$
0($
0)$
1*$
15%
09%
03%
0P&
0k'
1s&
1w&
1t%
0s%
1:&
0b'
1U&
1{!
0^#
1}!
02$
0+#
18$
1H#
0T#
0>$
1\"
1I#
1}"
1!#
0X#
0@$
1+$
1)$
0*$
12%
1H&
0R%
0=&
0Y&
07%
1/%
0T%
0[%
1e%
1r%
0m'
1F&
0T&
0+$
1U#
0k#
0!#
0=$
0F$
0G$
0H$
1<$
1J#
1"#
0S%
1l#
0m#
0X&
0d%
1%'
1&'
1''
16%
1R%
0g!
1V#
0M%
0"#
1]#
1E$
1H$
0I$
1n#
0V&
0r
1`#
0z#
0L%
1$'
0%'
0+%
0Q%
1f!
1@&
0!&
13$
1o#
1q
1b#
#840000
0!
0|
0p!
0q!
#850000
1!
1|
1p!
1q!
1[$
0X$
0W$
0V$
1U$
0k%
1l%
1m%
1n%
0v%
0q"
0r"
0%$
0'$
1)"
0)$
1x!
1J"
1+$
0<%
0A%
0v&
1u%
1[!
0\!
0]!
0^!
0s"
0#"
1$"
1v"
0}#
1K"
1Q"
1w"
0X
0W
0V
1U
0[&
0;%
0e'
0.%
0:&
1b'
1.#
0:#
0\"
1x"
0Z&
17%
0O%
1;#
0G#
10#
0W#
0y"
0N%
0H#
1J%
1C&
1=#
1T%
0J#
1X&
#860000
0!
0|
0p!
0q!
#870000
1!
1|
1p!
1q!
0t"
0[$
1Y$
1\&
0o%
1v%
1r"
1q"
0r"
0r!
1$$
0x!
1y!
0)"
0F"
1H"
0J"
1N"
1A$
0u%
0a'
0H%
1<%
0c'
1:%
1v&
0C%
1A%
1]%
1u%
1_!
1s"
1%$
0s"
0s!
1z!
0v"
0/$
10$
0G"
0P"
0S"
0X"
1I"
0K"
0Q"
0w"
1#$
1Y
05%
1[&
1;%
1e'
08%
19%
13%
1P&
1k'
0t%
1s%
1.%
0U&
0{!
0}!
12$
1H#
0I#
1U"
1g"
0;#
0.#
1:#
0x"
1c"
1p"
0}"
1!#
0,#
1X#
0H&
0R%
1=&
0R&
0d'
1Z&
1O%
1N%
0f'
0{&
1Y&
0T%
0r%
1m'
1T&
0]#
1;#
0{#
1J#
0=#
00#
1W#
1"#
0N%
1Q%
0C&
0X&
03$
1=#
0W#
1C&
#880000
0!
0|
0p!
0q!
#890000
1!
1|
1p!
1q!
1[$
0|#
0Y$
1X$
0n%
1o%
1|&
0v%
0q"
1r"
1r!
0$$
0y!
1("
1)"
1F"
0H"
1J"
0%$
1&$
0A$
1a'
0<%
1c'
0:%
0v&
0u&
1C%
0]%
0u%
1^!
0_!
1'$
1%$
0&$
1s"
1s!
0z!
1#"
0$"
1/$
00$
1G"
1P"
1S"
1X"
0I"
1K"
1Q"
0Y
1X
0'$
0;%
0e'
18%
09%
03%
0P&
0k'
1t%
0s%
1:&
0b'
1U&
1}!
02$
0H#
1I#
0U"
0g"
0;#
1G#
0c"
1.#
0:#
0p"
1R&
0O%
1d'
1N%
1f'
1{&
0Y&
1T%
1r%
0m'
1;#
0G#
1H#
0J#
0=#
10#
0T%
0N%
0H#
1X&
1=#
1J#
1T%
0X&
0J#
1X&
#900000
0!
0|
0p!
0q!
#910000
1!
1|
1p!
1q!
1t"
0[$
1Y$
0\&
1y"
0o%
1v%
0r"
0J%
1q"
1r"
0r!
1$$
1w!
0)"
0F"
0J"
1u%
1<%
1:%
1v&
0B%
1]%
0u%
1_!
0s"
0%$
1&$
1s"
0s!
1|!
0#"
0/$
10$
0G"
0P"
0S"
0X"
0K"
0Q"
1Y
1'$
1;%
1e'
19%
13%
1P&
1k'
0t%
1s%
1b'
0p%
17"
1~!
12$
1H#
0I#
0.#
1:#
1>$
1@$
02%
0/%
1O%
1Y&
0T%
0r%
0n'
0;#
1G#
0*%
1J#
00#
1N%
0H#
1T#
0X&
16'
0=#
1W#
1T%
1D"
0U#
1k#
0C&
0J#
1S%
0l'
0l#
1m#
1X&
0~"
0!#
1,#
1]#
0-#
1.#
0:#
1;#
0G#
1H#
0T#
1U#
0k#
1l#
0m#
0n#
0V#
1M%
1n#
1V&
1L%
0M%
0S%
0T%
0N%
0O%
0Q%
1R%
0`#
0n#
0l#
0U#
0H#
0;#
0.#
0]#
1-#
1!#
0,#
0L%
0"#
13$
10#
1=#
0W#
1J#
1V#
1`#
0o#
0R%
1Q%
1O%
1N%
1T%
1S%
1M%
1L%
1!&
1o#
1]#
0-#
1.#
0!&
0V&
0X&
1C&
0b#
0o#
0`#
1z#
0V#
0J#
0=#
00#
1W#
03$
1"#
0O%
0Q%
1b#
0.#
0C&
1X&
1V&
0@&
1!&
13$
10#
0W#
1O%
0b#
1C&
00#
1W#
0C&
#920000
0!
0|
0p!
0q!
#930000
1!
1|
1p!
1q!
1[$
1'#
0Y$
0X$
1W$
0m%
1n%
1o%
07&
0v%
0q"
0r"
1r!
0$$
1%$
0&$
1y!
0("
1)"
1J"
1L"
0N"
0'$
1($
1(#
1H%
0G%
0<%
0v&
1u&
0C%
0]%
1u%
1]!
0^!
0_!
1)$
1'$
0($
0%$
0\%
0s"
1s!
0|!
1#"
1}#
1/$
00$
1K"
1Q"
1M"
1V"
1O"
0#$
0Y
0X
1W
1+#
0)$
15%
0Q&
04%
0h'
0;%
0e'
1t%
0s%
0b'
1p%
0e%
07"
0~!
02$
1.#
0]#
1-#
0>$
1p"
1}"
0!#
0X#
0@$
1!#
0E$
1G$
12%
1H&
1R%
0=&
0R&
1/%
1Q%
0O%
1r%
1n'
0.#
1:#
0&'
1+%
0R%
1g!
10#
0W#
03$
0"#
1O%
1"#
1;#
1C&
1r
00#
1W#
0N%
0C&
1=#
0W#
1C&
#940000
0!
0|
0p!
0q!
#950000
1!
1|
1p!
1q!
0t"
0[$
1X$
0U$
1\&
1k%
0n%
1v%
1r"
1q"
0r"
0)"
1%$
0w!
1x!
0y!
0J"
0L"
0+$
0u%
1G%
1<%
1C%
0A%
1B%
1v&
1u%
0[!
1^!
1s"
0s"
0#"
1$"
1v"
0}#
0K"
0Q"
1B$
0M"
0O"
0V"
1X
0U
14%
1Q&
1h'
00%
1;%
1e'
0.%
0:&
1b'
1.#
0:#
1]#
0-#
0p"
1>$
0B$
10%
0/%
1R&
0Q%
0O%
0.#
0;#
10#
13$
1C$
1N%
1O%
0-%
00#
0=#
1W#
0`$
1^$
0C&
0\'
1^'
1.!
00!
0&
1$
#960000
0!
0|
0p!
0q!
#970000
1!
1|
1p!
1q!
1[$
1Y$
0o%
0v%
0q"
1r"
0r!
1$$
1%"
1N"
0H%
0<&
1]%
0u%
1_!
0%$
1&$
1s"
0s!
1&"
1#$
1Y
0'$
1($
05%
0;&
0(#
08$
0}"
0!#
1,#
1X#
1@$
1)$
02%
0H&
1R%
1=&
1[%
1\%
0]#
1-#
0+#
0<$
0"#
0C$
1J$
1Q%
1.#
0#'
1-%
1d%
1e%
03$
0O%
1!#
0,#
1]#
0-#
0G$
0H$
1I$
1#%
1"%
0!%
10#
0W#
1S'
0T'
0U'
0$'
1%'
1&'
0Q%
0R%
0f!
0g!
0.#
0]#
1C&
1"#
13$
0#%
0"%
1!%
1Q%
1O%
0r
0q
0S'
1T'
1U'
03!
14!
15!
00#
1W#
03$
0C&
1+
1*
0)
13!
04!
05!
0+
0*
1)
#980000
0!
0|
0p!
0q!
#990000
1!
1|
1p!
1q!
1t"
0[$
0Y$
0X$
0W$
1V$
0\&
0l%
1m%
1n%
1o%
1v%
0r"
1q"
1r"
1r!
0$$
1%$
0&$
1'$
0($
0%"
1("
1L"
0N"
0)$
1*$
1u%
1H%
0G%
0u&
1<&
0]%
0u%
1\!
0]!
0^!
0_!
0s"
1+$
1)$
0*$
0'$
0%$
1s"
1s!
0&"
1*"
1M"
1V"
1O"
0#$
0Y
0X
0W
1V
0+$
15%
0Q&
04%
0h'
0s&
1;&
1]#
1B$
1}"
0!#
0X#
0@$
12%
1H&
1R%
0=&
00%
0Q%
13$
0"#
0J$
1K$
0"'
1#'
#1000000
