[
    {
        "header": "Abstract",
        "images": []
    },
    {
        "header": "1Introduction",
        "images": []
    },
    {
        "header": "2Background and Motivation",
        "images": []
    },
    {
        "header": "3Methodology",
        "images": [
            {
                "img": "https://arxiv.org/html/2601.18067/x1.png",
                "caption": "Figure 1:Overview of the EvolVE search framework.",
                "position": 346
            },
            {
                "img": "https://arxiv.org/html/2601.18067/x2.png",
                "caption": "Figure 2:Comparative procedural flow for IGR and MCTS.",
                "position": 353
            }
        ]
    },
    {
        "header": "4Experiments",
        "images": [
            {
                "img": "https://arxiv.org/html/2601.18067/x3.png",
                "caption": "Figure 3:Performance scaling of MCTS across benchmarks and models.",
                "position": 612
            },
            {
                "img": "https://arxiv.org/html/2601.18067/x4.png",
                "caption": "Figure 4:Convergence efficiency gains from STG on Mod-VerilogEval v2 benchmark.",
                "position": 615
            },
            {
                "img": "https://arxiv.org/html/2601.18067/x5.png",
                "caption": "Figure 5:PPA improvements relative to human baselines on the IC-RTL benchmark.",
                "position": 689
            },
            {
                "img": "https://arxiv.org/html/2601.18067/x6.png",
                "caption": "Figure 6:Area and Latency evaluation on the IC-RTL benchmark.",
                "position": 741
            }
        ]
    },
    {
        "header": "5Conclusion",
        "images": []
    },
    {
        "header": "References",
        "images": []
    },
    {
        "header": "Appendix ADetailed Evolutionary Framework",
        "images": []
    },
    {
        "header": "Appendix BBenchmark Improvements",
        "images": []
    },
    {
        "header": "Appendix CSiliconmind 7b Model",
        "images": []
    },
    {
        "header": "Appendix DIC-RTL Detailed Results",
        "images": []
    }
]