library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity ULA is
	generic (n: natural := 4);
	port (A: in std_logic_vector(n-1 downto 0);
			B: in std_logic_vector(n-1 downto 0);
			sel: in std_logic_vector(2 downto 0);
			saida: out std_logic_vector(n-1 downto 0)
			);
end ULA;

architecture comportamento of ULA is
begin
	saida <= (A + B) when sel = '000' else
				(A - B) when sel = '001' else
				(A or B) when sel = '010' else
				(A and B) when sel = '011' else
				NOT(A) when sel = '100' else
				('1' When A < B else '0');
end comportamento;