#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 23 22:05:53 2023
# Process ID: 19352
# Current directory: C:/Users/USER/Xilinx/FPGA_lab/led_flash
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1068 C:\Users\USER\Xilinx\FPGA_lab\led_flash\led_flash.xpr
# Log file: C:/Users/USER/Xilinx/FPGA_lab/led_flash/vivado.log
# Journal file: C:/Users/USER/Xilinx/FPGA_lab/led_flash\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Xilinx/FPGA_lab/led_flash/led_flash.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 910.645 ; gain = 254.207
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 22:43:20 2023...
