$date
	Sun Sep 04 21:17:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module clock_tb $end
$var wire 1 ! clk $end
$var reg 1 " apulse $end
$var reg 1 # hlt $end
$var reg 1 $ mpulse $end
$var reg 1 % select $end
$scope module uut $end
$var wire 1 " apulse $end
$var wire 1 ! clk $end
$var wire 1 # hlt $end
$var wire 1 $ mpulse $end
$var wire 1 % select $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
1"
1!
$end
#1
0!
0"
#2
1!
1"
#3
0!
0"
#4
1!
1"
#5
0!
0"
#6
1!
1"
#7
0!
0"
#8
1!
1"
#9
0!
0"
#10
1$
1!
1"
#11
0!
0"
#12
1!
1"
#13
0!
0"
#14
1!
1"
#15
0!
0"
#16
1!
1"
#17
0!
0"
#18
1!
1"
#19
0!
0"
#20
0%
1!
1"
#21
0"
#22
1"
#23
0"
#24
1"
#25
0!
0$
0"
#26
1"
#27
0"
#28
1"
#29
0"
#30
1"
#31
0"
#32
1"
#33
0"
#34
1"
#35
1#
0"
#36
1"
#37
0"
#38
1"
#39
0"
#40
1$
1"
#41
0"
#42
1"
#43
0"
#44
1"
#45
0"
#46
1"
#47
0"
#48
1"
#49
0"
#50
1%
1"
#51
0"
#52
1"
#53
0"
#54
1"
#55
0"
#56
1"
#57
0"
#58
1"
#59
0"
#60
1"
