INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/MIPS/MIPS.sim/sim_1/impl/timing/xsim/MIPS_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Adder_0
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-311] analyzing module Flipflop
INFO: [VRFC 10-311] analyzing module Hex2LED
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module MIPS_FPGA
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux_1
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/MIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
