Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 14:41:52 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file symmetric_fir_timing_summary_routed.rpt -pb symmetric_fir_timing_summary_routed.pb -rpx symmetric_fir_timing_summary_routed.rpx -warn_on_violation
| Design       : symmetric_fir
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      220         
TIMING-18  Warning   Missing input or output delay  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.192        0.000                      0                  128        0.165        0.000                      0                  128        2.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               3.192        0.000                      0                  128        0.165        0.000                      0                  128        2.000        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 ud7_out1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud8_out1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.419ns (27.296%)  route 1.116ns (72.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.564     4.569    clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  ud7_out1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.419     4.988 r  ud7_out1_reg[14]/Q
                         net (fo=3, routed)           1.116     6.104    ud7_out1[14]
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     9.210    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[14]/C
                         clock pessimism              0.322     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X12Y38         FDCE (Setup_fdce_C_D)       -0.201     9.296    ud8_out1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 ud1_out1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud2_out1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.518ns (33.950%)  route 1.008ns (66.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.630     4.635    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     5.153 r  ud1_out1_reg[8]/Q
                         net (fo=2, routed)           1.008     6.161    ud1_out1[8]
    SLICE_X13Y37         FDCE                                         r  ud2_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.446     9.209    clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  ud2_out1_reg[8]/C
                         clock pessimism              0.322     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X13Y37         FDCE (Setup_fdce_C_D)       -0.081     9.415    ud2_out1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 ud7_out1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud8_out1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.478ns (35.447%)  route 0.870ns (64.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud7_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud7_out1_reg[9]/Q
                         net (fo=3, routed)           0.870     5.915    ud7_out1[9]
    SLICE_X12Y37         FDCE                                         r  ud8_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.446     9.209    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  ud8_out1_reg[9]/C
                         clock pessimism              0.322     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)       -0.202     9.294    ud8_out1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 ud7_out1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud8_out1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.478ns (36.138%)  route 0.845ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud7_out1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud7_out1_reg[8]/Q
                         net (fo=3, routed)           0.845     5.889    ud7_out1[8]
    SLICE_X12Y37         FDCE                                         r  ud8_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.446     9.209    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  ud8_out1_reg[8]/C
                         clock pessimism              0.322     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)       -0.200     9.296    ud8_out1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 ud7_out1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud8_out1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.419ns (31.690%)  route 0.903ns (68.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.557     4.562    clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  ud7_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.419     4.981 r  ud7_out1_reg[2]/Q
                         net (fo=3, routed)           0.903     5.884    ud7_out1[2]
    SLICE_X12Y35         FDCE                                         r  ud8_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.445     9.208    clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  ud8_out1_reg[2]/C
                         clock pessimism              0.322     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X12Y35         FDCE (Setup_fdce_C_D)       -0.201     9.294    ud8_out1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 ud7_out1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud8_out1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.419ns (32.788%)  route 0.859ns (67.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     4.565    clk_IBUF_BUFG
    SLICE_X11Y32         FDCE                                         r  ud7_out1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.419     4.984 r  ud7_out1_reg[11]/Q
                         net (fo=3, routed)           0.859     5.843    ud7_out1[11]
    SLICE_X12Y37         FDCE                                         r  ud8_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.446     9.209    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  ud8_out1_reg[11]/C
                         clock pessimism              0.322     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)       -0.217     9.279    ud8_out1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 ud3_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud4_out1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.456ns (31.777%)  route 0.979ns (68.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 9.204 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.562     4.567    clk_IBUF_BUFG
    SLICE_X11Y34         FDCE                                         r  ud3_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.456     5.023 r  ud3_out1_reg[15]/Q
                         net (fo=16, routed)          0.979     6.002    ud3_out1[15]
    SLICE_X10Y31         FDCE                                         r  ud4_out1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.441     9.204    clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  ud4_out1_reg[15]/C
                         clock pessimism              0.335     9.539    
                         clock uncertainty           -0.035     9.504    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)       -0.031     9.473    ud4_out1_reg[15]
  -------------------------------------------------------------------
                         required time                          9.473    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 ud1_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud2_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.518ns (38.834%)  route 0.816ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.630     4.635    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     5.153 r  ud1_out1_reg[7]/Q
                         net (fo=2, routed)           0.816     5.969    ud1_out1[7]
    SLICE_X12Y36         FDCE                                         r  ud2_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.445     9.208    clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  ud2_out1_reg[7]/C
                         clock pessimism              0.322     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)       -0.031     9.464    ud2_out1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 ud7_out1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud8_out1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.114%)  route 0.809ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.564     4.569    clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  ud7_out1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.419     4.988 r  ud7_out1_reg[12]/Q
                         net (fo=3, routed)           0.809     5.798    ud7_out1[12]
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     9.210    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[12]/C
                         clock pessimism              0.322     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X12Y38         FDCE (Setup_fdce_C_D)       -0.203     9.294    ud8_out1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 ud1_out1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud2_out1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.518ns (38.566%)  route 0.825ns (61.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.564     4.569    clk_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  ud1_out1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     5.087 r  ud1_out1_reg[12]/Q
                         net (fo=2, routed)           0.825     5.912    ud1_out1[12]
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
    P14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     9.210    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[12]/C
                         clock pessimism              0.322     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X13Y38         FDCE (Setup_fdce_C_D)       -0.067     9.430    ud2_out1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  3.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ud1_out1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud2_out1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  ud1_out1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  ud1_out1_reg[11]/Q
                         net (fo=2, routed)           0.061     1.613    ud1_out1[11]
    SLICE_X11Y35         FDCE                                         r  ud2_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.831     1.903    clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  ud2_out1_reg[11]/C
                         clock pessimism             -0.502     1.401    
    SLICE_X11Y35         FDCE (Hold_fdce_C_D)         0.047     1.448    ud2_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ud1_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud2_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.469%)  route 0.062ns (27.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  ud1_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  ud1_out1_reg[6]/Q
                         net (fo=2, routed)           0.062     1.614    ud1_out1[6]
    SLICE_X11Y36         FDCE                                         r  ud2_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.831     1.903    clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  ud2_out1_reg[6]/C
                         clock pessimism             -0.502     1.401    
    SLICE_X11Y36         FDCE (Hold_fdce_C_D)         0.047     1.448    ud2_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ud7_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud8_out1_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.114%)  route 0.078ns (37.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  ud7_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.128     1.513 r  ud7_out1_reg[4]/Q
                         net (fo=3, routed)           0.078     1.591    ud7_out1[4]
    SLICE_X10Y31         FDCE                                         r  ud8_out1_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.827     1.899    clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  ud8_out1_reg[4]_lopt_replica/C
                         clock pessimism             -0.501     1.398    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.010     1.408    ud8_out1_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ud5_out1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud6_out1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.558     1.384    clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  ud5_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.525 r  ud5_out1_reg[2]/Q
                         net (fo=2, routed)           0.123     1.648    ud5_out1[2]
    SLICE_X11Y30         FDCE                                         r  ud6_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.826     1.898    clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  ud6_out1_reg[2]/C
                         clock pessimism             -0.514     1.384    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.075     1.459    ud6_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ud4_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud5_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  ud4_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  ud4_out1_reg[6]/Q
                         net (fo=2, routed)           0.122     1.648    ud4_out1[6]
    SLICE_X11Y31         FDCE                                         r  ud5_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.827     1.899    clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  ud5_out1_reg[6]/C
                         clock pessimism             -0.514     1.385    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.072     1.457    ud5_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ud5_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud6_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  ud5_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  ud5_out1_reg[4]/Q
                         net (fo=2, routed)           0.125     1.651    ud5_out1[4]
    SLICE_X11Y31         FDCE                                         r  ud6_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.827     1.899    clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  ud6_out1_reg[4]/C
                         clock pessimism             -0.514     1.385    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.075     1.460    ud6_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ud1_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud2_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.461%)  route 0.144ns (50.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X11Y34         FDCE                                         r  ud1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  ud1_out1_reg[1]/Q
                         net (fo=2, routed)           0.144     1.673    ud1_out1[1]
    SLICE_X12Y34         FDCE                                         r  ud2_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.902    clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  ud2_out1_reg[1]/C
                         clock pessimism             -0.480     1.422    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.059     1.481    ud2_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ud4_out1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud5_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.461%)  route 0.144ns (50.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  ud4_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  ud4_out1_reg[5]/Q
                         net (fo=2, routed)           0.144     1.670    ud4_out1[5]
    SLICE_X12Y31         FDCE                                         r  ud5_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.827     1.899    clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  ud5_out1_reg[5]/C
                         clock pessimism             -0.480     1.419    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.059     1.478    ud5_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ud5_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud6_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  ud5_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  ud5_out1_reg[6]/Q
                         net (fo=2, routed)           0.128     1.654    ud5_out1[6]
    SLICE_X10Y31         FDCE                                         r  ud6_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.827     1.899    clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  ud6_out1_reg[6]/C
                         clock pessimism             -0.501     1.398    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.063     1.461    ud6_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ud6_out1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud7_out1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.560     1.386    clk_IBUF_BUFG
    SLICE_X11Y32         FDCE                                         r  ud6_out1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141     1.527 r  ud6_out1_reg[10]/Q
                         net (fo=2, routed)           0.128     1.656    ud6_out1[10]
    SLICE_X10Y32         FDCE                                         r  ud7_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.828     1.900    clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  ud7_out1_reg[10]/C
                         clock pessimism             -0.501     1.399    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.063     1.462    ud7_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X7Y35    ud1_out1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X10Y35   ud1_out1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X10Y35   ud1_out1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X10Y35   ud1_out1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X13Y37   ud1_out1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X10Y35   ud1_out1_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X11Y35   ud1_out1_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X11Y34   ud1_out1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X9Y33    ud1_out1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X7Y35    ud1_out1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X7Y35    ud1_out1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X13Y37   ud1_out1_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X13Y37   ud1_out1_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X7Y35    ud1_out1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X7Y35    ud1_out1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y35   ud1_out1_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X13Y37   ud1_out1_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X13Y37   ud1_out1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.663ns  (logic 10.665ns (60.378%)  route 6.999ns (39.622%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    11.290 r  a5_out1/P[32]
                         net (fo=1, routed)           3.733    15.023    y_out_OBUF[32]
    D16                  OBUF (Prop_obuf_I_O)         2.641    17.663 r  y_out_OBUF[32]_inst/O
                         net (fo=0)                   0.000    17.663    y_out[32]
    D16                                                               r  y_out[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.627ns  (logic 10.649ns (60.413%)  route 6.978ns (39.587%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    11.290 r  a5_out1/P[30]
                         net (fo=1, routed)           3.712    15.002    y_out_OBUF[30]
    E16                  OBUF (Prop_obuf_I_O)         2.625    17.627 r  y_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.627    y_out[30]
    E16                                                               r  y_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.580ns  (logic 10.664ns (60.659%)  route 6.916ns (39.341%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[34])
                                                      1.518    11.290 r  a5_out1/P[34]
                         net (fo=1, routed)           3.650    14.940    y_out_OBUF[34]
    C17                  OBUF (Prop_obuf_I_O)         2.639    17.580 r  y_out_OBUF[34]_inst/O
                         net (fo=0)                   0.000    17.580    y_out[34]
    C17                                                               r  y_out[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.520ns  (logic 10.661ns (60.853%)  route 6.858ns (39.147%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[33])
                                                      1.518    11.290 r  a5_out1/P[33]
                         net (fo=1, routed)           3.593    14.883    y_out_OBUF[33]
    B18                  OBUF (Prop_obuf_I_O)         2.637    17.520 r  y_out_OBUF[33]_inst/O
                         net (fo=0)                   0.000    17.520    y_out[33]
    B18                                                               r  y_out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.466ns  (logic 10.649ns (60.968%)  route 6.817ns (39.032%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    11.290 r  a5_out1/P[29]
                         net (fo=1, routed)           3.552    14.842    y_out_OBUF[29]
    E17                  OBUF (Prop_obuf_I_O)         2.625    17.466 r  y_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.466    y_out[29]
    E17                                                               r  y_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.464ns  (logic 10.641ns (60.929%)  route 6.823ns (39.071%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    11.290 r  a5_out1/P[28]
                         net (fo=1, routed)           3.558    14.848    y_out_OBUF[28]
    D18                  OBUF (Prop_obuf_I_O)         2.617    17.464 r  y_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.464    y_out[28]
    D18                                                               r  y_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.404ns  (logic 10.639ns (61.130%)  route 6.765ns (38.870%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.290 r  a5_out1/P[22]
                         net (fo=1, routed)           3.499    14.789    y_out_OBUF[22]
    G16                  OBUF (Prop_obuf_I_O)         2.615    17.404 r  y_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    17.404    y_out[22]
    G16                                                               r  y_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.386ns  (logic 10.637ns (61.184%)  route 6.749ns (38.816%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    11.290 r  a5_out1/P[21]
                         net (fo=1, routed)           3.483    14.773    y_out_OBUF[21]
    G17                  OBUF (Prop_obuf_I_O)         2.613    17.386 r  y_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    17.386    y_out[21]
    G17                                                               r  y_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.348ns  (logic 10.635ns (61.301%)  route 6.713ns (38.699%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    11.290 r  a5_out1/P[26]
                         net (fo=1, routed)           3.448    14.738    y_out_OBUF[26]
    D14                  OBUF (Prop_obuf_I_O)         2.610    17.348 r  y_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    17.348    y_out[26]
    D14                                                               r  y_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[13]
                            (input port)
  Destination:            y_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.288ns  (logic 10.642ns (61.554%)  route 6.647ns (38.446%))
  Logic Levels:           5  (DSP48E1=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  h_in3[13] (IN)
                         net (fo=0)                   0.000     0.000    h_in3[13]
    K2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  h_in3_IBUF[13]_inst/O
                         net (fo=1, routed)           3.262     4.204    h_in3_IBUF[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.055 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.057    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.770 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.772    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    11.290 r  a5_out1/P[25]
                         net (fo=1, routed)           3.381    14.671    y_out_OBUF[25]
    D15                  OBUF (Prop_obuf_I_O)         2.618    17.288 r  y_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.288    y_out[25]
    D15                                                               r  y_out[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.270ns (65.503%)  route 0.669ns (34.497%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  clk_enable (IN)
                         net (fo=0)                   0.000     0.000    clk_enable
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_enable_IBUF_inst/O
                         net (fo=145, routed)         0.669     0.836    ce_out_OBUF
    R15                  OBUF (Prop_obuf_I_O)         1.103     1.939 r  ce_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.939    ce_out
    R15                                                               r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.905ns  (logic 1.837ns (47.034%)  route 2.069ns (52.966%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      0.571     2.020 r  a5_out1/P[0]
                         net (fo=1, routed)           0.789     2.809    y_out_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.096     3.905 r  y_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.905    y_out[0]
    K13                                                               r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.937ns  (logic 1.854ns (47.103%)  route 2.082ns (52.897%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      0.571     2.020 r  a5_out1/P[2]
                         net (fo=1, routed)           0.803     2.823    y_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.114     3.937 r  y_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.937    y_out[2]
    J13                                                               r  y_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.956ns  (logic 1.866ns (47.168%)  route 2.090ns (52.832%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[3])
                                                      0.571     2.020 r  a5_out1/P[3]
                         net (fo=1, routed)           0.811     2.831    y_out_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.125     3.956 r  y_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.956    y_out[3]
    J15                                                               r  y_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.959ns  (logic 1.859ns (46.951%)  route 2.100ns (53.049%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[1])
                                                      0.571     2.020 r  a5_out1/P[1]
                         net (fo=1, routed)           0.821     2.841    y_out_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.118     3.959 r  y_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.959    y_out[1]
    J14                                                               r  y_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.959ns  (logic 1.861ns (47.016%)  route 2.098ns (52.984%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[4])
                                                      0.571     2.020 r  a5_out1/P[4]
                         net (fo=1, routed)           0.818     2.838    y_out_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         1.120     3.959 r  y_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.959    y_out[4]
    K14                                                               r  y_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.967ns  (logic 1.879ns (47.363%)  route 2.088ns (52.637%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      0.571     2.020 r  a5_out1/P[5]
                         net (fo=1, routed)           0.809     2.829    y_out_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         1.138     3.967 r  y_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.967    y_out[5]
    H17                                                               r  y_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.992ns  (logic 1.874ns (46.944%)  route 2.118ns (53.056%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[15])
                                                      0.571     2.020 r  a5_out1/P[15]
                         net (fo=1, routed)           0.838     2.859    y_out_OBUF[15]
    E13                  OBUF (Prop_obuf_I_O)         1.133     3.992 r  y_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.992    y_out[15]
    E13                                                               r  y_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.996ns  (logic 1.878ns (47.002%)  route 2.118ns (52.998%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[6])
                                                      0.571     2.020 r  a5_out1/P[6]
                         net (fo=1, routed)           0.839     2.859    y_out_OBUF[6]
    H16                  OBUF (Prop_obuf_I_O)         1.137     3.996 r  y_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.996    y_out[6]
    H16                                                               r  y_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in2[15]
                            (input port)
  Destination:            y_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.016ns  (logic 1.848ns (46.011%)  route 2.168ns (53.989%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  h_in2[15] (IN)
                         net (fo=0)                   0.000     0.000    h_in2[15]
    N2                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  h_in2_IBUF[15]_inst/O
                         net (fo=3, routed)           1.279     1.449    h_in2_IBUF[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[15]_P[12])
                                                      0.571     2.020 r  a5_out1/P[12]
                         net (fo=1, routed)           0.889     2.909    y_out_OBUF[12]
    K16                  OBUF (Prop_obuf_I_O)         1.107     4.016 r  y_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.016    y_out[12]
    K16                                                               r  y_out[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.808ns  (logic 11.567ns (68.816%)  route 5.241ns (31.184%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.001 r  a5_out1/P[32]
                         net (fo=1, routed)           3.733    18.734    y_out_OBUF[32]
    D16                  OBUF (Prop_obuf_I_O)         2.641    21.374 r  y_out_OBUF[32]_inst/O
                         net (fo=0)                   0.000    21.374    y_out[32]
    D16                                                               r  y_out[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.771ns  (logic 11.551ns (68.871%)  route 5.221ns (31.129%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    15.001 r  a5_out1/P[30]
                         net (fo=1, routed)           3.712    18.713    y_out_OBUF[30]
    E16                  OBUF (Prop_obuf_I_O)         2.625    21.337 r  y_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    21.337    y_out[30]
    E16                                                               r  y_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.724ns  (logic 11.565ns (69.154%)  route 5.159ns (30.846%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[34])
                                                      1.518    15.001 r  a5_out1/P[34]
                         net (fo=1, routed)           3.650    18.651    y_out_OBUF[34]
    C17                  OBUF (Prop_obuf_I_O)         2.639    21.290 r  y_out_OBUF[34]_inst/O
                         net (fo=0)                   0.000    21.290    y_out[34]
    C17                                                               r  y_out[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.664ns  (logic 11.563ns (69.388%)  route 5.101ns (30.612%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[33])
                                                      1.518    15.001 r  a5_out1/P[33]
                         net (fo=1, routed)           3.593    18.593    y_out_OBUF[33]
    B18                  OBUF (Prop_obuf_I_O)         2.637    21.231 r  y_out_OBUF[33]_inst/O
                         net (fo=0)                   0.000    21.231    y_out[33]
    B18                                                               r  y_out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.611ns  (logic 11.551ns (69.536%)  route 5.060ns (30.464%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    15.001 r  a5_out1/P[29]
                         net (fo=1, routed)           3.552    18.553    y_out_OBUF[29]
    E17                  OBUF (Prop_obuf_I_O)         2.625    21.177 r  y_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    21.177    y_out[29]
    E17                                                               r  y_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.609ns  (logic 11.543ns (69.497%)  route 5.066ns (30.503%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    15.001 r  a5_out1/P[28]
                         net (fo=1, routed)           3.558    18.558    y_out_OBUF[28]
    D18                  OBUF (Prop_obuf_I_O)         2.617    21.175 r  y_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    21.175    y_out[28]
    D18                                                               r  y_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.549ns  (logic 11.541ns (69.740%)  route 5.008ns (30.260%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    15.001 r  a5_out1/P[22]
                         net (fo=1, routed)           3.499    18.500    y_out_OBUF[22]
    G16                  OBUF (Prop_obuf_I_O)         2.615    21.115 r  y_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    21.115    y_out[22]
    G16                                                               r  y_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.531ns  (logic 11.539ns (69.805%)  route 4.991ns (30.195%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    15.001 r  a5_out1/P[21]
                         net (fo=1, routed)           3.483    18.484    y_out_OBUF[21]
    G17                  OBUF (Prop_obuf_I_O)         2.613    21.097 r  y_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    21.097    y_out[21]
    G17                                                               r  y_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.493ns  (logic 11.536ns (69.949%)  route 4.956ns (30.051%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    15.001 r  a5_out1/P[26]
                         net (fo=1, routed)           3.448    18.449    y_out_OBUF[26]
    D14                  OBUF (Prop_obuf_I_O)         2.610    21.059 r  y_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    21.059    y_out[26]
    D14                                                               r  y_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud6_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.433ns  (logic 11.544ns (70.246%)  route 4.889ns (29.754%))
  Logic Levels:           4  (DSP48E1=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.561     4.566    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  ud6_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.478     5.044 r  ud6_out1_reg[15]/Q
                         net (fo=11, routed)          1.504     6.549    ud6_out1[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_D[24]_PCOUT[47])
                                                      5.217    11.766 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.768    m3_out1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.481 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.483    a6_out1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    15.001 r  a5_out1/P[25]
                         net (fo=1, routed)           3.381    18.382    y_out_OBUF[25]
    D15                  OBUF (Prop_obuf_I_O)         2.618    20.999 r  y_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    20.999    y_out[25]
    D15                                                               r  y_out[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ud8_out1_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.266ns (66.741%)  route 0.631ns (33.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.414    clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  ud8_out1_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  ud8_out1_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.631     2.209    ud8_out1_reg[15]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.102     3.311 r  delayed_xout_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.311    delayed_xout[15]
    T15                                                               r  delayed_xout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.266ns (63.596%)  route 0.725ns (36.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.561     1.387    clk_IBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  ud8_out1_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.164     1.551 r  ud8_out1_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.725     2.276    ud8_out1_reg[6]_lopt_replica_1
    T12                  OBUF (Prop_obuf_I_O)         1.102     3.378 r  delayed_xout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.378    delayed_xout[6]
    T12                                                               r  delayed_xout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.284ns (65.132%)  route 0.687ns (34.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.589     1.415    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud8_out1_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.579 r  ud8_out1_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.687     2.267    ud8_out1_reg[14]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         1.120     3.387 r  delayed_xout_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.387    delayed_xout[14]
    U15                                                               r  delayed_xout[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.280ns (63.426%)  route 0.738ns (36.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  ud8_out1_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164     1.549 r  ud8_out1_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.738     2.287    ud8_out1_reg[4]_lopt_replica_1
    R11                  OBUF (Prop_obuf_I_O)         1.116     3.403 r  delayed_xout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.403    delayed_xout[4]
    R11                                                               r  delayed_xout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.276ns (63.118%)  route 0.745ns (36.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.589     1.415    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud8_out1_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.579 r  ud8_out1_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.745     2.325    ud8_out1_reg[12]_lopt_replica_1
    P13                  OBUF (Prop_obuf_I_O)         1.112     3.436 r  delayed_xout_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.436    delayed_xout[12]
    P13                                                               r  delayed_xout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.250ns (60.898%)  route 0.803ns (39.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  ud8_out1_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164     1.549 r  ud8_out1_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.803     2.352    ud8_out1_reg[0]_lopt_replica_1
    R12                  OBUF (Prop_obuf_I_O)         1.086     3.438 r  delayed_xout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.438    delayed_xout[0]
    R12                                                               r  delayed_xout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.271ns (61.642%)  route 0.791ns (38.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  ud8_out1_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164     1.549 r  ud8_out1_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.791     2.340    ud8_out1_reg[11]_lopt_replica_1
    R13                  OBUF (Prop_obuf_I_O)         1.107     3.448 r  delayed_xout_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.448    delayed_xout[11]
    R13                                                               r  delayed_xout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.280ns (61.951%)  route 0.786ns (38.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.385    clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  ud8_out1_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164     1.549 r  ud8_out1_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.786     2.336    ud8_out1_reg[10]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.116     3.452 r  delayed_xout_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.452    delayed_xout[10]
    V14                                                               r  delayed_xout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.275ns (61.397%)  route 0.802ns (38.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.558     1.384    clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  ud8_out1_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.164     1.548 r  ud8_out1_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.802     2.350    ud8_out1_reg[1]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.111     3.462 r  delayed_xout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.462    delayed_xout[1]
    V12                                                               r  delayed_xout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.244ns (58.686%)  route 0.876ns (41.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.561     1.387    clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  ud8_out1_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  ud8_out1_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.876     2.404    ud8_out1_reg[5]_lopt_replica_1
    T13                  OBUF (Prop_obuf_I_O)         1.103     3.507 r  delayed_xout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.507    delayed_xout[5]
    T13                                                               r  delayed_xout[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay           304 Endpoints
Min Delay           304 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud2_out1_reg[12]/CLR
                            (recovery check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.943ns (23.768%)  route 3.024ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         3.024     3.966    reset_x_IBUF
    SLICE_X13Y38         FDCE                                         f  ud2_out1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[12]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud2_out1_reg[13]/CLR
                            (recovery check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.943ns (23.768%)  route 3.024ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         3.024     3.966    reset_x_IBUF
    SLICE_X13Y38         FDCE                                         f  ud2_out1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[13]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud2_out1_reg[14]/CLR
                            (recovery check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.943ns (23.768%)  route 3.024ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         3.024     3.966    reset_x_IBUF
    SLICE_X13Y38         FDCE                                         f  ud2_out1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[14]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud8_out1_reg[12]/CLR
                            (recovery check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.943ns (23.768%)  route 3.024ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         3.024     3.966    reset_x_IBUF
    SLICE_X12Y38         FDCE                                         f  ud8_out1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[12]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud8_out1_reg[13]/CLR
                            (recovery check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.943ns (23.768%)  route 3.024ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         3.024     3.966    reset_x_IBUF
    SLICE_X12Y38         FDCE                                         f  ud8_out1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[13]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud8_out1_reg[14]/CLR
                            (recovery check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.943ns (23.768%)  route 3.024ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         3.024     3.966    reset_x_IBUF
    SLICE_X12Y38         FDCE                                         f  ud8_out1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[14]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud8_out1_reg[15]/CLR
                            (recovery check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.943ns (23.768%)  route 3.024ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         3.024     3.966    reset_x_IBUF
    SLICE_X12Y38         FDCE                                         f  ud8_out1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ud8_out1_reg[15]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud2_out1_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 0.938ns (24.088%)  route 2.955ns (75.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  clk_enable (IN)
                         net (fo=0)                   0.000     0.000    clk_enable
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_enable_IBUF_inst/O
                         net (fo=145, routed)         2.955     3.893    ce_out_OBUF
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[12]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud2_out1_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 0.938ns (24.088%)  route 2.955ns (75.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  clk_enable (IN)
                         net (fo=0)                   0.000     0.000    clk_enable
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_enable_IBUF_inst/O
                         net (fo=145, routed)         2.955     3.893    ce_out_OBUF
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[13]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud2_out1_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 0.938ns (24.088%)  route 2.955ns (75.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  clk_enable (IN)
                         net (fo=0)                   0.000     0.000    clk_enable
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_enable_IBUF_inst/O
                         net (fo=145, routed)         2.955     3.893    ce_out_OBUF
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ud2_out1_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud1_out1_reg[0]/CLR
                            (removal check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.172ns (28.453%)  route 0.432ns (71.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         0.432     0.604    reset_x_IBUF
    SLICE_X7Y35          FDCE                                         f  ud1_out1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.931    clk_IBUF_BUFG
    SLICE_X7Y35          FDCE                                         r  ud1_out1_reg[0]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud1_out1_reg[7]/CLR
                            (removal check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.172ns (28.453%)  route 0.432ns (71.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         0.432     0.604    reset_x_IBUF
    SLICE_X6Y35          FDCE                                         f  ud1_out1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.931    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[7]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud1_out1_reg[8]/CLR
                            (removal check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.172ns (28.453%)  route 0.432ns (71.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         0.432     0.604    reset_x_IBUF
    SLICE_X6Y35          FDCE                                         f  ud1_out1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.931    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[8]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud8_out1_reg[12]_lopt_replica/CLR
                            (removal check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.172ns (28.453%)  route 0.432ns (71.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         0.432     0.604    reset_x_IBUF
    SLICE_X6Y35          FDCE                                         f  ud8_out1_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.931    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud8_out1_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud8_out1_reg[14]_lopt_replica/CLR
                            (removal check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.172ns (28.453%)  route 0.432ns (71.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         0.432     0.604    reset_x_IBUF
    SLICE_X6Y35          FDCE                                         f  ud8_out1_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.931    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud8_out1_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud8_out1_reg[15]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.167ns (27.231%)  route 0.446ns (72.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  clk_enable (IN)
                         net (fo=0)                   0.000     0.000    clk_enable
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_enable_IBUF_inst/O
                         net (fo=145, routed)         0.446     0.612    ce_out_OBUF
    SLICE_X6Y33          FDCE                                         r  ud8_out1_reg[15]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.857     1.929    clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  ud8_out1_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 x_in[8]
                            (input port)
  Destination:            ud1_out1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.154ns (23.374%)  route 0.505ns (76.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  x_in[8] (IN)
                         net (fo=0)                   0.000     0.000    x_in[8]
    P16                  IBUF (Prop_ibuf_I_O)         0.154     0.154 r  x_in_IBUF[8]_inst/O
                         net (fo=1, routed)           0.505     0.658    x_in_IBUF[8]
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.931    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[8]/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            ud8_out1_reg[15]_lopt_replica/CLR
                            (removal check against rising-edge clock MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.172ns (25.782%)  route 0.494ns (74.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  reset_x_IBUF_inst/O
                         net (fo=144, routed)         0.494     0.666    reset_x_IBUF
    SLICE_X6Y33          FDCE                                         f  ud8_out1_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.857     1.929    clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  ud8_out1_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 x_in[7]
                            (input port)
  Destination:            ud1_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.156ns (22.764%)  route 0.531ns (77.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  x_in[7] (IN)
                         net (fo=0)                   0.000     0.000    x_in[7]
    R14                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  x_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.531     0.687    x_in_IBUF[7]
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.931    clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  ud1_out1_reg[7]/C

Slack:                    inf
  Source:                 x_in[14]
                            (input port)
  Destination:            ud1_out1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.157ns (21.802%)  route 0.563ns (78.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  x_in[14] (IN)
                         net (fo=0)                   0.000     0.000    x_in[14]
    P17                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  x_in_IBUF[14]_inst/O
                         net (fo=1, routed)           0.563     0.720    x_in_IBUF[14]
    SLICE_X10Y35         FDCE                                         r  ud1_out1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.831     1.903    clk_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  ud1_out1_reg[14]/C





