#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027b551ead90 .scope module, "johncount_test" "johncount_test" 2 2;
 .timescale 0 0;
v0000027b552a2390_0 .var "clk", 0 0;
v0000027b552a1cb0_0 .var "rst", 0 0;
v0000027b552a1df0_0 .net "state", 0 3, L_0000027b552a2430;  1 drivers
S_0000027b5529a590 .scope module, "j" "johnson" 2 5, 3 2 0, S_0000027b551ead90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 4 "state";
L_0000027b55272fa0 .functor NOT 1, L_0000027b552a2110, C4<0>, C4<0>, C4<0>;
v0000027b552a2930_0 .net *"_ivl_1", 0 0, L_0000027b552a2110;  1 drivers
v0000027b552a22f0_0 .net "clk", 0 0, v0000027b552a2390_0;  1 drivers
v0000027b552a29d0_0 .net "rst", 0 0, v0000027b552a1cb0_0;  1 drivers
v0000027b552a1e90_0 .net "state", 0 3, L_0000027b552a2430;  alias, 1 drivers
L_0000027b552a2110 .part L_0000027b552a2430, 0, 1;
L_0000027b552a2070 .part L_0000027b552a2430, 3, 1;
L_0000027b552a1ad0 .part L_0000027b552a2430, 2, 1;
L_0000027b552a21b0 .part L_0000027b552a2430, 1, 1;
L_0000027b552a2430 .concat8 [ 1 1 1 1], v0000027b552a1fd0_0, v0000027b55272550_0, v0000027b551ed6b0_0, v0000027b552a6d40_0;
S_0000027b5529b970 .scope module, "d1" "d_flipflop" 3 5, 4 1 0, S_0000027b5529a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0000027b552999e0_0 .net "clk", 0 0, v0000027b552a2390_0;  alias, 1 drivers
v0000027b5529a440_0 .net "d", 0 0, L_0000027b55272fa0;  1 drivers
v0000027b552a6d40_0 .var "q", 0 0;
v0000027b551eac20_0 .net "rst", 0 0, v0000027b552a1cb0_0;  alias, 1 drivers
E_0000027b552a9970 .event posedge, v0000027b552999e0_0;
S_0000027b5529bb00 .scope module, "d2" "d_flipflop" 3 6, 4 1 0, S_0000027b5529a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0000027b5529bc90_0 .net "clk", 0 0, v0000027b552a2390_0;  alias, 1 drivers
v0000027b551ed610_0 .net "d", 0 0, L_0000027b552a2070;  1 drivers
v0000027b551ed6b0_0 .var "q", 0 0;
v0000027b551ed750_0 .net "rst", 0 0, v0000027b552a1cb0_0;  alias, 1 drivers
S_0000027b551ed7f0 .scope module, "d3" "d_flipflop" 3 7, 4 1 0, S_0000027b5529a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0000027b551ed980_0 .net "clk", 0 0, v0000027b552a2390_0;  alias, 1 drivers
v0000027b551eda20_0 .net "d", 0 0, L_0000027b552a1ad0;  1 drivers
v0000027b55272550_0 .var "q", 0 0;
v0000027b552a1f30_0 .net "rst", 0 0, v0000027b552a1cb0_0;  alias, 1 drivers
S_0000027b552725f0 .scope module, "d4" "d_flipflop" 3 8, 4 1 0, S_0000027b5529a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0000027b552a2890_0 .net "clk", 0 0, v0000027b552a2390_0;  alias, 1 drivers
v0000027b552a1b70_0 .net "d", 0 0, L_0000027b552a21b0;  1 drivers
v0000027b552a1fd0_0 .var "q", 0 0;
v0000027b552a27f0_0 .net "rst", 0 0, v0000027b552a1cb0_0;  alias, 1 drivers
    .scope S_0000027b5529b970;
T_0 ;
    %wait E_0000027b552a9970;
    %load/vec4 v0000027b551eac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b552a6d40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027b5529a440_0;
    %store/vec4 v0000027b552a6d40_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027b5529bb00;
T_1 ;
    %wait E_0000027b552a9970;
    %load/vec4 v0000027b551ed750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b551ed6b0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027b551ed610_0;
    %store/vec4 v0000027b551ed6b0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027b551ed7f0;
T_2 ;
    %wait E_0000027b552a9970;
    %load/vec4 v0000027b552a1f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b55272550_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027b551eda20_0;
    %store/vec4 v0000027b55272550_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027b552725f0;
T_3 ;
    %wait E_0000027b552a9970;
    %load/vec4 v0000027b552a27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b552a1fd0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027b552a1b70_0;
    %store/vec4 v0000027b552a1fd0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027b551ead90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b552a2390_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000027b551ead90;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000027b552a2390_0;
    %inv;
    %store/vec4 v0000027b552a2390_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027b551ead90;
T_6 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b552a1cb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b552a1cb0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b552a1cb0_0, 0, 1;
    %delay 105, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b552a1cb0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027b551ead90;
T_7 ;
    %vpi_call 2 22 "$dumpfile", "john_test.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027b551ead90 {0 0 0};
    %vpi_call 2 24 "$monitor", "time=%t,reset=%b,clock=%b,state=%b", $time, v0000027b552a1cb0_0, v0000027b552a2390_0, v0000027b552a1df0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "john_test.v";
    "./john_count.v";
    "./d_flipflop.v";
