# NASSCOM-VSD-SoC-Design
VSD Workshop on **Digital SoC Design and Planning** using OPENLANE FLOW collaboration with **NASSCOM FutureSkills Prime**.
This GitHub repository serves as a comprehensive resource for the VSD Workshop.

[CURRICULUM DETAILS](#syllabi)

[Day 1-Inception of open-source EDA, OpenLANE and Sky130 PDK](#Topic)

[Day 2-Good floorplan vs bad floorplan and introduction to library cells](#DAY2)

-----------------------------------------------------
<a id="Topic"></a> 
## Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK
-----------------------------------------------------
## OPENLANE ASIC FLOW | Transform your RTL code to GDSII 
![42](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/e3e50092-f4ae-400e-9a25-885c6811a433)

### Follow the below commands in sequence to generate RESULTS AND REPORTS:
![tp1](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/804d88cc-faa2-4b93-8071-39e02b657d65)
  
For More details:  [CLICK HERE](https://github.com/The-OpenROAD-Project/OpenLane/blob/master/docs/source/reference/interactive_mode.md)

### Below are the steps to generate results and reports in the interactive mode.
#### STEP 1.	Open Terminal *(Shortcut – CLT + ALT + T)*
![tp2](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/732b66c9-d64f-44bc-95ba-7752a2fe646a)
For more information on the Terminal command : [CLICK HERE](https://help.ubuntu.com/community/UsingTheTerminal)
#### STEP 2.	Follow the PATH – using the command: *cd  <Folder_Name>*
![tp3](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/8024d2d4-413b-4c0a-a981-8a3321207e2d)
#### STEP 3.	Go to Design Name: *picorv32a*
 ![tp4](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/4bebafdc-486c-4507-b802-2005c0bcd256)
#### STEP 4.	After the Entire FLOW – *runs* Folder will be created.
![tp5](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/edf5ca4c-c24d-42f0-bafb-7c6e1310ed49)
#### STEP 5.	The date when you completed the flow that *DATE FOLDER* will be there; Here *14-03_13-56*
![tp6](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/fedc1202-b676-4dcf-b43c-422cd0b68fd0)
#### STEP 6.	You will get the *results* and *reports* folder inside.
 ![tp7a](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/2e8acf39-2ffb-4ea6-97cb-b92c668d12be)
![tp7b](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/ce299c8f-0d98-4864-807f-1c192b49a029)
![tp7c](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/558ee9f7-31d3-4565-a310-5fc569225401)
#### STEP 7.	RESULTs Folder Path inside Ubuntu
![tp8](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/46e60376-12e5-4b6c-b62c-3cb8f7fe131b)
#### STEP 8.	RESULT of SYNTHESIS, CTS ,ROUTING, PLACEMENT, MAGIC
![Ttp12](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/91858e16-9608-4a9c-942c-a1d74e30f7e1)
![tp11](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/181fa85d-c489-4af0-8691-9d87e9a0cd36)
![tp10](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/506a4eeb-ae9d-42e6-b7ec-6ad7c261f4cb)
![tp9](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/9ae4ce85-9ac9-4881-bc33-1e4cc0c50127)
-----------------------------------------------------
<a id="DAY2"></a> 
## DAY 2 -  Good floorplan vs bad floorplan and introduction to library cells  
-----------------------------------------------------
-----------------------------------------------------
<a id="syllabi"></a>
## DIGITAL SoC Design CURRICULUM DETAILS
-----------------------------------------------------
## Sky130 Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK**   
  ### SKY130 D1 SK1- How to talk to computers   
     SKY L1 - Introduction to QFN-48 Package, chip, pads, core, die and IPS   
     ![d1p1](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/ef8e9579-8c88-4273-b8d4-b74b2c039d2a)
     SKY L2 - Introduction to RISC-V
     ![d1p2](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/e81cdb4d-fe3c-4696-8999-cae16bc8f4a1)

     SKY L3 - From Software Applications to Hardware
     ![d1p3](https://github.com/ursbestfriend/NASSCOM-VSD-SoC-Design/assets/125972379/5b52eade-0a73-403c-95ee-2a9a6fea7112)

  ### SKY130 D1 SK2 - SOC design and OpenLANE   
    SKY L1 - Introduction to all components of open-source digital asic design 
    SKY L2 - Simplified RTL2GDS flow 
    SKY L3 - Introduction to OpenLANE and Strive chipsets 
    SKY L4 - Introduction to OpenLANE detailed ASIC design flow
  ### SKY130 DI SK3-Get familiar to open-source EDA tools 
    SKY L1 - OpenLANE Directory structure in detail 
    SKY L2 - Design Preparation Step 
    SKY L3 - Review files after design prep and run synthesis 
    SKY L4 - OpenLANE Project Git Link Description 
    SKY L5 - Steps to characterize synthesis results
## Sky130 Day 2 - Good floorplan vs bad floorplan and introduction to library cells 
  ### SKY130 D2 SK1 - Chip Floor planning considerations 
    SKY L1 -Utilization factor and aspect ratio 
    SKY L2 -Concept of pre-placed cells 
    SKY 13 - De-coupling capacitors 
    SKY L4-  Power planning 
    SKY L5 - Pin placement and logical cell placement blockage 
    SKY L6 - Steps to run floorplan using OpenLANE 
    SKY L7 - Review floorplan files and steps to view floorplan 
    SKY L8 - Review floorplan layout in Magic
### SKY130 D2 SK2 - Library Binding and Placement
    SKY L1 - Netlist binding and initial place design 
    SKY L2 - Optimize placement using estimated wire-length and capacitance 
    SKY L3 - Final placement optimization 
    SKY L4 - Need for libraries and characterization 
    SKY L5 - Congestion aware placement using RePlAce 
### SKY130 D2 SK3 - Cell design and characterization flows
    SKY L1 - Inputs for cell design flow 
    SKY L2 - Circuit design step 
    SKY L3 - Layout design step 
    SKY L4 - Typical characterization flow 
### SKY130 D2 SK4 - General timing characterization parameters
    SKY L1 - Timing threshold definitions 
    SKY L2 - Propagation delay and transition time 

