[MAIN]
Title=MAX10 Single ADC IP Core adapter
Description=Preliminary version of SBA Slave IP Core adapter for MAX10 Single ADC. Use a faster CLK_I system clock than the PLL clock input. Use the Quartus IP Catalog to Add a PLL and a Modular ADC core to your proyect, name the last as MAX10ADC and configure the core variant as ADC control core only.
Version=0.3
Date=2019/08/06
Author=Miguel A. Risco-Castillo
RepositoryURL=https://github.com/mriscoc/SBA_Library/tree/master/MAX10AD1
Testbench=MAX10AD1.tb.vhd
DataSheet=readme.md
Image=image.png
Categories=ADC 
SBAversion=1.2
ConfigApp=

[CONFIG]
SBAPORTS=1
STB=1
WE=1
ADRLINES=0
DATILINES=16
DATOLINES=16
INT=1

[ADDRESS]
MAX10ADC=0

[GENERIC]

[INTERFACE]
PLLCLK_I=pll_clk
PLLLCK_I=pll_locked  

[EXTERNAL]


[SIGNALS]
pll_clk=std_logic
pll_locked=std_logic

[REQUIREMENTS]


