Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 17 14:06:13 2021
| Host         : MISTEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.180        0.000                      0                  119        0.230        0.000                      0                  119        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.180        0.000                      0                  119        0.230        0.000                      0                  119        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 TIME_COUNTER/c0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.058ns (24.983%)  route 3.177ns (75.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.730     5.333    TIME_COUNTER/CLK
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  TIME_COUNTER/c0_reg[2]/Q
                         net (fo=6, routed)           0.904     6.693    TIME_COUNTER/count[2]
    SLICE_X86Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.817 f  TIME_COUNTER/c0[3]_i_12/O
                         net (fo=1, routed)           1.122     7.939    TIME_COUNTER/c0[3]_i_12_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.091 f  TIME_COUNTER/c0[3]_i_4/O
                         net (fo=2, routed)           0.651     8.742    TIME_COUNTER/c0[3]_i_4_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.068 r  TIME_COUNTER/c0[3]_i_1/O
                         net (fo=7, routed)           0.500     9.568    TIME_COUNTER/c0[3]_i_1_n_0
    SLICE_X88Y61         FDRE                                         r  TIME_COUNTER/c0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609    15.032    TIME_COUNTER/CLK
    SLICE_X88Y61         FDRE                                         r  TIME_COUNTER/c0_reg[0]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y61         FDRE (Setup_fdre_C_R)       -0.524    14.747    TIME_COUNTER/c0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 TIME_COUNTER/c0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.120ns (26.323%)  route 3.135ns (73.677%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.729     5.332    TIME_COUNTER/CLK
    SLICE_X88Y61         FDRE                                         r  TIME_COUNTER/c0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.518     5.850 r  TIME_COUNTER/c0_reg[0]/Q
                         net (fo=8, routed)           0.840     6.689    TIME_COUNTER/count[0]
    SLICE_X86Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.813 f  TIME_COUNTER/c0[3]_i_12/O
                         net (fo=1, routed)           1.122     7.935    TIME_COUNTER/c0[3]_i_12_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.087 f  TIME_COUNTER/c0[3]_i_4/O
                         net (fo=2, routed)           0.651     8.738    TIME_COUNTER/c0[3]_i_4_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.064 r  TIME_COUNTER/c0[3]_i_1/O
                         net (fo=7, routed)           0.522     9.587    TIME_COUNTER/c0[3]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610    15.033    TIME_COUNTER/CLK
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[1]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDRE (Setup_fdre_C_R)       -0.429    14.843    TIME_COUNTER/c0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 TIME_COUNTER/c0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.120ns (26.323%)  route 3.135ns (73.677%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.729     5.332    TIME_COUNTER/CLK
    SLICE_X88Y61         FDRE                                         r  TIME_COUNTER/c0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.518     5.850 r  TIME_COUNTER/c0_reg[0]/Q
                         net (fo=8, routed)           0.840     6.689    TIME_COUNTER/count[0]
    SLICE_X86Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.813 f  TIME_COUNTER/c0[3]_i_12/O
                         net (fo=1, routed)           1.122     7.935    TIME_COUNTER/c0[3]_i_12_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.087 f  TIME_COUNTER/c0[3]_i_4/O
                         net (fo=2, routed)           0.651     8.738    TIME_COUNTER/c0[3]_i_4_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.064 r  TIME_COUNTER/c0[3]_i_1/O
                         net (fo=7, routed)           0.522     9.587    TIME_COUNTER/c0[3]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610    15.033    TIME_COUNTER/CLK
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[2]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDRE (Setup_fdre_C_R)       -0.429    14.843    TIME_COUNTER/c0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 TIME_COUNTER/c0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.120ns (26.323%)  route 3.135ns (73.677%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.729     5.332    TIME_COUNTER/CLK
    SLICE_X88Y61         FDRE                                         r  TIME_COUNTER/c0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.518     5.850 r  TIME_COUNTER/c0_reg[0]/Q
                         net (fo=8, routed)           0.840     6.689    TIME_COUNTER/count[0]
    SLICE_X86Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.813 f  TIME_COUNTER/c0[3]_i_12/O
                         net (fo=1, routed)           1.122     7.935    TIME_COUNTER/c0[3]_i_12_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.087 f  TIME_COUNTER/c0[3]_i_4/O
                         net (fo=2, routed)           0.651     8.738    TIME_COUNTER/c0[3]_i_4_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.064 r  TIME_COUNTER/c0[3]_i_1/O
                         net (fo=7, routed)           0.522     9.587    TIME_COUNTER/c0[3]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.610    15.033    TIME_COUNTER/CLK
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[3]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDRE (Setup_fdre_C_R)       -0.429    14.843    TIME_COUNTER/c0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 TIME_COUNTER/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.090ns (23.965%)  route 3.458ns (76.035%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.726     5.329    TIME_COUNTER/CLK
    SLICE_X85Y62         FDRE                                         r  TIME_COUNTER/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.419     5.748 f  TIME_COUNTER/clk_count_reg[8]/Q
                         net (fo=2, routed)           0.659     6.406    TIME_COUNTER/clk_count[8]
    SLICE_X85Y61         LUT4 (Prop_lut4_I2_O)        0.299     6.705 r  TIME_COUNTER/c0[3]_i_15/O
                         net (fo=2, routed)           0.815     7.520    TIME_COUNTER/c0[3]_i_15_n_0
    SLICE_X86Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.644 r  TIME_COUNTER/c0[3]_i_17/O
                         net (fo=1, routed)           0.669     8.313    TIME_COUNTER/c0[3]_i_17_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  TIME_COUNTER/c0[3]_i_8/O
                         net (fo=31, routed)          0.674     9.111    TIME_COUNTER/c0[3]_i_8_n_0
    SLICE_X85Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.235 r  TIME_COUNTER/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.642     9.877    TIME_COUNTER/clk_count_0[0]
    SLICE_X84Y61         FDRE                                         r  TIME_COUNTER/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.607    15.030    TIME_COUNTER/CLK
    SLICE_X84Y61         FDRE                                         r  TIME_COUNTER/clk_count_reg[0]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X84Y61         FDRE (Setup_fdre_C_D)       -0.058    15.211    TIME_COUNTER/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 TIME_COUNTER/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.090ns (23.698%)  route 3.510ns (76.302%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.726     5.329    TIME_COUNTER/CLK
    SLICE_X85Y62         FDRE                                         r  TIME_COUNTER/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.419     5.748 f  TIME_COUNTER/clk_count_reg[8]/Q
                         net (fo=2, routed)           0.659     6.406    TIME_COUNTER/clk_count[8]
    SLICE_X85Y61         LUT4 (Prop_lut4_I2_O)        0.299     6.705 r  TIME_COUNTER/c0[3]_i_15/O
                         net (fo=2, routed)           0.815     7.520    TIME_COUNTER/c0[3]_i_15_n_0
    SLICE_X86Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.644 r  TIME_COUNTER/c0[3]_i_17/O
                         net (fo=1, routed)           0.669     8.313    TIME_COUNTER/c0[3]_i_17_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  TIME_COUNTER/c0[3]_i_8/O
                         net (fo=31, routed)          1.367     9.804    TIME_COUNTER/c0[3]_i_8_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I1_O)        0.124     9.928 r  TIME_COUNTER/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.928    TIME_COUNTER/clk_count_0[2]
    SLICE_X85Y58         FDRE                                         r  TIME_COUNTER/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609    15.032    TIME_COUNTER/CLK
    SLICE_X85Y58         FDRE                                         r  TIME_COUNTER/clk_count_reg[2]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X85Y58         FDRE (Setup_fdre_C_D)        0.029    15.300    TIME_COUNTER/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 TIME_COUNTER/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.118ns (24.159%)  route 3.510ns (75.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.726     5.329    TIME_COUNTER/CLK
    SLICE_X85Y62         FDRE                                         r  TIME_COUNTER/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.419     5.748 f  TIME_COUNTER/clk_count_reg[8]/Q
                         net (fo=2, routed)           0.659     6.406    TIME_COUNTER/clk_count[8]
    SLICE_X85Y61         LUT4 (Prop_lut4_I2_O)        0.299     6.705 r  TIME_COUNTER/c0[3]_i_15/O
                         net (fo=2, routed)           0.815     7.520    TIME_COUNTER/c0[3]_i_15_n_0
    SLICE_X86Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.644 r  TIME_COUNTER/c0[3]_i_17/O
                         net (fo=1, routed)           0.669     8.313    TIME_COUNTER/c0[3]_i_17_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  TIME_COUNTER/c0[3]_i_8/O
                         net (fo=31, routed)          1.367     9.804    TIME_COUNTER/c0[3]_i_8_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I1_O)        0.152     9.956 r  TIME_COUNTER/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.956    TIME_COUNTER/clk_count_0[4]
    SLICE_X85Y58         FDRE                                         r  TIME_COUNTER/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609    15.032    TIME_COUNTER/CLK
    SLICE_X85Y58         FDRE                                         r  TIME_COUNTER/clk_count_reg[4]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X85Y58         FDRE (Setup_fdre_C_D)        0.075    15.346    TIME_COUNTER/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 TIME_COUNTER/c0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.182ns (26.553%)  route 3.270ns (73.447%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.730     5.333    TIME_COUNTER/CLK
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  TIME_COUNTER/c0_reg[2]/Q
                         net (fo=6, routed)           0.904     6.693    TIME_COUNTER/count[2]
    SLICE_X86Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.817 r  TIME_COUNTER/c0[3]_i_12/O
                         net (fo=1, routed)           1.122     7.939    TIME_COUNTER/c0[3]_i_12_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.091 r  TIME_COUNTER/c0[3]_i_4/O
                         net (fo=2, routed)           0.651     8.742    TIME_COUNTER/c0[3]_i_4_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.068 f  TIME_COUNTER/c0[3]_i_1/O
                         net (fo=7, routed)           0.593     9.660    TIME_COUNTER/c0[3]_i_1_n_0
    SLICE_X85Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.784 r  TIME_COUNTER/c1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.784    TIME_COUNTER/c1[1]_i_1_n_0
    SLICE_X85Y61         FDRE                                         r  TIME_COUNTER/c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.607    15.030    TIME_COUNTER/CLK
    SLICE_X85Y61         FDRE                                         r  TIME_COUNTER/c1_reg[1]/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X85Y61         FDRE (Setup_fdre_C_D)        0.031    15.284    TIME_COUNTER/c1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 TIME_COUNTER/c0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.182ns (26.577%)  route 3.266ns (73.423%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.730     5.333    TIME_COUNTER/CLK
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  TIME_COUNTER/c0_reg[2]/Q
                         net (fo=6, routed)           0.904     6.693    TIME_COUNTER/count[2]
    SLICE_X86Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.817 r  TIME_COUNTER/c0[3]_i_12/O
                         net (fo=1, routed)           1.122     7.939    TIME_COUNTER/c0[3]_i_12_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.091 r  TIME_COUNTER/c0[3]_i_4/O
                         net (fo=2, routed)           0.651     8.742    TIME_COUNTER/c0[3]_i_4_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.068 f  TIME_COUNTER/c0[3]_i_1/O
                         net (fo=7, routed)           0.589     9.656    TIME_COUNTER/c0[3]_i_1_n_0
    SLICE_X85Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.780 r  TIME_COUNTER/c1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.780    TIME_COUNTER/c1[0]_i_1_n_0
    SLICE_X85Y61         FDRE                                         r  TIME_COUNTER/c1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.607    15.030    TIME_COUNTER/CLK
    SLICE_X85Y61         FDRE                                         r  TIME_COUNTER/c1_reg[0]/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X85Y61         FDRE (Setup_fdre_C_D)        0.029    15.282    TIME_COUNTER/c1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 TIME_COUNTER/c0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.182ns (26.489%)  route 3.280ns (73.511%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.730     5.333    TIME_COUNTER/CLK
    SLICE_X86Y60         FDRE                                         r  TIME_COUNTER/c0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  TIME_COUNTER/c0_reg[2]/Q
                         net (fo=6, routed)           0.904     6.693    TIME_COUNTER/count[2]
    SLICE_X86Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.817 r  TIME_COUNTER/c0[3]_i_12/O
                         net (fo=1, routed)           1.122     7.939    TIME_COUNTER/c0[3]_i_12_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.091 r  TIME_COUNTER/c0[3]_i_4/O
                         net (fo=2, routed)           0.651     8.742    TIME_COUNTER/c0[3]_i_4_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.068 f  TIME_COUNTER/c0[3]_i_1/O
                         net (fo=7, routed)           0.603     9.671    TIME_COUNTER/c0[3]_i_1_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.795 r  TIME_COUNTER/c1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.795    TIME_COUNTER/c1[2]_i_1_n_0
    SLICE_X86Y61         FDRE                                         r  TIME_COUNTER/c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609    15.032    TIME_COUNTER/CLK
    SLICE_X86Y61         FDRE                                         r  TIME_COUNTER/c1_reg[2]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X86Y61         FDRE (Setup_fdre_C_D)        0.031    15.302    TIME_COUNTER/c1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 TIME_COUNTER/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.337%)  route 0.165ns (46.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.604     1.523    TIME_COUNTER/CLK
    SLICE_X87Y62         FDRE                                         r  TIME_COUNTER/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  TIME_COUNTER/c2_reg[0]/Q
                         net (fo=6, routed)           0.165     1.830    TIME_COUNTER/c2_reg__0[0]
    SLICE_X87Y61         LUT3 (Prop_lut3_I1_O)        0.048     1.878 r  TIME_COUNTER/c2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    TIME_COUNTER/p_0_in__0[2]
    SLICE_X87Y61         FDRE                                         r  TIME_COUNTER/c2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.877     2.042    TIME_COUNTER/CLK
    SLICE_X87Y61         FDRE                                         r  TIME_COUNTER/c2_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X87Y61         FDRE (Hold_fdre_C_D)         0.107     1.647    TIME_COUNTER/c2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 TIME_COUNTER/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIME_COUNTER/c2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.604     1.523    TIME_COUNTER/CLK
    SLICE_X87Y62         FDRE                                         r  TIME_COUNTER/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  TIME_COUNTER/c2_reg[0]/Q
                         net (fo=6, routed)           0.165     1.830    TIME_COUNTER/c2_reg__0[0]
    SLICE_X87Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  TIME_COUNTER/c2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    TIME_COUNTER/p_0_in__0[1]
    SLICE_X87Y61         FDRE                                         r  TIME_COUNTER/c2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.877     2.042    TIME_COUNTER/CLK
    SLICE_X87Y61         FDRE                                         r  TIME_COUNTER/c2_reg[1]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X87Y61         FDRE (Hold_fdre_C_D)         0.091     1.631    TIME_COUNTER/c2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_CONTROL/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_CONTROL/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.604     1.523    SEVEN_CONTROL/CLK
    SLICE_X89Y62         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SEVEN_CONTROL/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    SEVEN_CONTROL/refresh_counter_reg_n_0_[11]
    SLICE_X89Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  SEVEN_CONTROL/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    SEVEN_CONTROL/refresh_counter_reg[8]_i_1_n_4
    SLICE_X89Y62         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    SEVEN_CONTROL/CLK
    SLICE_X89Y62         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X89Y62         FDRE (Hold_fdre_C_D)         0.105     1.628    SEVEN_CONTROL/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_CONTROL/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_CONTROL/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    SEVEN_CONTROL/CLK
    SLICE_X89Y63         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  SEVEN_CONTROL/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    SEVEN_CONTROL/refresh_counter_reg_n_0_[15]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  SEVEN_CONTROL/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    SEVEN_CONTROL/refresh_counter_reg[12]_i_1_n_4
    SLICE_X89Y63         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.874     2.039    SEVEN_CONTROL/CLK
    SLICE_X89Y63         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.105     1.627    SEVEN_CONTROL/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_CONTROL/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_CONTROL/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.605     1.524    SEVEN_CONTROL/CLK
    SLICE_X89Y60         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SEVEN_CONTROL/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    SEVEN_CONTROL/refresh_counter_reg_n_0_[3]
    SLICE_X89Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  SEVEN_CONTROL/refresh_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    SEVEN_CONTROL/refresh_counter_reg[0]_i_2_n_4
    SLICE_X89Y60         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.877     2.042    SEVEN_CONTROL/CLK
    SLICE_X89Y60         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[3]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X89Y60         FDRE (Hold_fdre_C_D)         0.105     1.629    SEVEN_CONTROL/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_CONTROL/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_CONTROL/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.605     1.524    SEVEN_CONTROL/CLK
    SLICE_X89Y61         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SEVEN_CONTROL/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    SEVEN_CONTROL/refresh_counter_reg_n_0_[7]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  SEVEN_CONTROL/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    SEVEN_CONTROL/refresh_counter_reg[4]_i_1_n_4
    SLICE_X89Y61         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.877     2.042    SEVEN_CONTROL/CLK
    SLICE_X89Y61         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[7]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X89Y61         FDRE (Hold_fdre_C_D)         0.105     1.629    SEVEN_CONTROL/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_CS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  FSM_sequential_CS_reg[0]/Q
                         net (fo=5, routed)           0.178     1.843    CS[0]
    SLICE_X87Y60         LUT4 (Prop_lut4_I1_O)        0.042     1.885 r  FSM_sequential_CS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    FSM_sequential_CS[1]_i_1_n_0
    SLICE_X87Y60         FDRE                                         r  FSM_sequential_CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  FSM_sequential_CS_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y60         FDRE (Hold_fdre_C_D)         0.107     1.631    FSM_sequential_CS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEVEN_CONTROL/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_CONTROL/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.604     1.523    SEVEN_CONTROL/CLK
    SLICE_X89Y62         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SEVEN_CONTROL/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.770    SEVEN_CONTROL/refresh_counter_reg_n_0_[8]
    SLICE_X89Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  SEVEN_CONTROL/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    SEVEN_CONTROL/refresh_counter_reg[8]_i_1_n_7
    SLICE_X89Y62         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    SEVEN_CONTROL/CLK
    SLICE_X89Y62         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X89Y62         FDRE (Hold_fdre_C_D)         0.105     1.628    SEVEN_CONTROL/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEVEN_CONTROL/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_CONTROL/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    SEVEN_CONTROL/CLK
    SLICE_X89Y63         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  SEVEN_CONTROL/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.769    SEVEN_CONTROL/refresh_counter_reg_n_0_[12]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  SEVEN_CONTROL/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    SEVEN_CONTROL/refresh_counter_reg[12]_i_1_n_7
    SLICE_X89Y63         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.874     2.039    SEVEN_CONTROL/CLK
    SLICE_X89Y63         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.105     1.627    SEVEN_CONTROL/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEVEN_CONTROL/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_CONTROL/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    SEVEN_CONTROL/CLK
    SLICE_X89Y64         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  SEVEN_CONTROL/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.769    SEVEN_CONTROL/refresh_counter_reg_n_0_[16]
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  SEVEN_CONTROL/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    SEVEN_CONTROL/refresh_counter_reg[16]_i_1_n_7
    SLICE_X89Y64         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.874     2.039    SEVEN_CONTROL/CLK
    SLICE_X89Y64         FDRE                                         r  SEVEN_CONTROL/refresh_counter_reg[16]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.105     1.627    SEVEN_CONTROL/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y60    FSM_sequential_CS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y60    FSM_sequential_CS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y60    SEVEN_CONTROL/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y62    SEVEN_CONTROL/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y62    SEVEN_CONTROL/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    SEVEN_CONTROL/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    SEVEN_CONTROL/refresh_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    SEVEN_CONTROL/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    SEVEN_CONTROL/refresh_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    SEVEN_CONTROL/refresh_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    TIME_COUNTER/c1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    TIME_COUNTER/c1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    SEVEN_CONTROL/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    SEVEN_CONTROL/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    SEVEN_CONTROL/refresh_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    SEVEN_CONTROL/refresh_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    TIME_COUNTER/c2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    TIME_COUNTER/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    TIME_COUNTER/clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y60    FSM_sequential_CS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y60    FSM_sequential_CS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y60    FSM_sequential_CS_reg[1]/C



