Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 12 00:02:28 2024
| Host         : DESKTOP-G7DAL0R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------+--------------------+------------------+----------------+
|      Clock Signal     |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------+--------------------+------------------+----------------+
|  miMMCM/inst/clk_out1 | FT245_instRx/RDn_reg_i_1_n_0        | FT245_instRx/AS[0] |                1 |              1 |
|  miMMCM/inst/clk_out1 | FT245_instTx/WRn_reg_i_1_n_0        | FT245_instRx/AS[0] |                1 |              1 |
|  miMMCM/inst/clk_out1 | FT245_instRx/DATA_reg[7]_i_1__0_n_0 | FT245_instRx/AS[0] |                1 |              8 |
|  miMMCM/inst/clk_out1 | FT245_instTx/DATA_reg[7]_i_1_n_0    | FT245_instRx/AS[0] |                2 |              8 |
|  miMMCM/inst/clk_out1 |                                     | FT245_instRx/AS[0] |                3 |             10 |
|  miMMCM/inst/clk_out1 |                                     |                    |                4 |             13 |
+-----------------------+-------------------------------------+--------------------+------------------+----------------+


