\hypertarget{registers_8h}{}\doxysection{Utilities/registers.h File Reference}
\label{registers_8h}\index{Utilities/registers.h@{Utilities/registers.h}}
{\ttfamily \#include \char`\"{}std\+\_\+types.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{registers_8h_a9176fa6a3b810fc99cb2247a0cfeda91}{SREG}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x5F)
\begin{DoxyCompactList}\small\item\em Contains information about the result of the most recently executed arithmetic instruction. Bit 7 I\+: Global Interrupt Enable Bit 6 T\+: Bit Copy Storage Bit 5 H\+: Half Carry Flag Bit 4 S\+: Sign Bit Bit 3 V\+: Overflow Flag Bit 2 N\+: Negative Flag Bit 1 Z\+: Zero Flag Bit 0 C\+: Carry Flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_v_r-_ports_ga7c8a7f98a98d8cb125dd57a66720ab30}{PORTA}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x3B)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_ports_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{PORTB}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x38)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_ports_ga68fea88642279a70246e026e7221b0a5}{PORTC}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x35)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_ports_ga3e6a2517db4f9cb7c9037adf0aefe79b}{PORTD}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x32)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_pins_gaa5b59706bf235bbd1936ae801f125507}{PINA}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x39)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_pins_ga49f0e8289e962c02128f24b94d7aea7c}{PINB}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x36)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_pins_ga0545e73dc7ae14b1f62293c1feba3983}{PINC}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x33)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_pins_ga50997bc44119b844ceaab463c564bfb7}{PIND}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x30)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_d_d_r_gada011c5bf95ab91774eee5c29b45fd06}{DDRA}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x3A)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_d_d_r_ga924a54df722121bc98383bdec5ae1898}{DDRB}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x37)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_d_d_r_ga13004c90aa4b54f1bc3fbd25ad3fd645}{DDRC}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x34)
\item 
\#define \mbox{\hyperlink{group___a_v_r-_d_d_r_gae24189eeb3ce4bccd97d46e88f494e0a}{DDRD}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x31)
\item 
\#define \mbox{\hyperlink{registers_8h_a1b5659537a1ba3f880a6e6cc6163d2cb}{MCUCR}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x55)
\begin{DoxyCompactList}\small\item\em MCUSR -\/ MCU Control Register Controls the triggering mechanism of INT1 and INT0. Interrupt 1 sense control. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{registers_8h_ab3032d9b747c08638c2a7ea0633c05e2}{MCUCSR}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x54)
\begin{DoxyCompactList}\small\item\em MCUCSR MCU Control and Status Register Controls the triggering mechanism of INT2. This is done through ISC2 Bit 6. 0 -\/ Falling edge activates the interrupt. 1 -\/ Rising edge activates the interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{registers_8h_a3e35f0f5ebfa96f116683e03fdd2d28e}{GICR}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x5B)
\begin{DoxyCompactList}\small\item\em GICR -\/ General Interrupt Control Register Bit 7 -\/ INT1\+: External Interrupt Request 1 enable. Bit 6 -\/ INT0\+: External Interrupt Request 0 enable. Bit 5 -\/ INT2\+: External Interrupt Request 2 enable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{registers_8h_ad9dd0adb0671ca21dcabb1d0cf0afff5}{GIFR}}~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x5A)
\begin{DoxyCompactList}\small\item\em GIFR -\/ General Interrupt Flag Register Bit 7 -\/ INTF1\+: External Interrupt Flag 1. Bit 6 -\/ INTF0\+: External Interrupt Flag 0. Bit 5 -\/ INTF2\+: External Interrupt Flag 2. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{registers_8h_a3e35f0f5ebfa96f116683e03fdd2d28e}\label{registers_8h_a3e35f0f5ebfa96f116683e03fdd2d28e}} 
\index{registers.h@{registers.h}!GICR@{GICR}}
\index{GICR@{GICR}!registers.h@{registers.h}}
\doxysubsubsection{\texorpdfstring{GICR}{GICR}}
{\footnotesize\ttfamily \#define GICR~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x5B)}



GICR -\/ General Interrupt Control Register Bit 7 -\/ INT1\+: External Interrupt Request 1 enable. Bit 6 -\/ INT0\+: External Interrupt Request 0 enable. Bit 5 -\/ INT2\+: External Interrupt Request 2 enable. 

\mbox{\Hypertarget{registers_8h_ad9dd0adb0671ca21dcabb1d0cf0afff5}\label{registers_8h_ad9dd0adb0671ca21dcabb1d0cf0afff5}} 
\index{registers.h@{registers.h}!GIFR@{GIFR}}
\index{GIFR@{GIFR}!registers.h@{registers.h}}
\doxysubsubsection{\texorpdfstring{GIFR}{GIFR}}
{\footnotesize\ttfamily \#define GIFR~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x5A)}



GIFR -\/ General Interrupt Flag Register Bit 7 -\/ INTF1\+: External Interrupt Flag 1. Bit 6 -\/ INTF0\+: External Interrupt Flag 0. Bit 5 -\/ INTF2\+: External Interrupt Flag 2. 

\mbox{\Hypertarget{registers_8h_a1b5659537a1ba3f880a6e6cc6163d2cb}\label{registers_8h_a1b5659537a1ba3f880a6e6cc6163d2cb}} 
\index{registers.h@{registers.h}!MCUCR@{MCUCR}}
\index{MCUCR@{MCUCR}!registers.h@{registers.h}}
\doxysubsubsection{\texorpdfstring{MCUCR}{MCUCR}}
{\footnotesize\ttfamily \#define MCUCR~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x55)}



MCUSR -\/ MCU Control Register Controls the triggering mechanism of INT1 and INT0. Interrupt 1 sense control. 

\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{3}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC11 Bit 3   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC10 Bit 2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC11 Bit 3   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC10 Bit 2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endhead
0   &0   &INT1 triggered on low level.    \\\cline{1-3}
0   &1   &Any logic change triggers.    \\\cline{1-3}
1   &0   &Falling edge generates interrupt.    \\\cline{1-3}
1   &1   &Rising edge generates interrupt.   \\\cline{1-3}
\end{longtabu}
Interrupt 0 sense control. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{3}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC01 Bit 3   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC00 Bit 2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC01 Bit 3   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC00 Bit 2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endhead
0   &0   &INT0 triggered on low level.    \\\cline{1-3}
0   &1   &Any logic change triggers.    \\\cline{1-3}
1   &0   &Falling edge generates interrupt.    \\\cline{1-3}
1   &1   &Rising edge generates interrupt.   \\\cline{1-3}
\end{longtabu}
\mbox{\Hypertarget{registers_8h_ab3032d9b747c08638c2a7ea0633c05e2}\label{registers_8h_ab3032d9b747c08638c2a7ea0633c05e2}} 
\index{registers.h@{registers.h}!MCUCSR@{MCUCSR}}
\index{MCUCSR@{MCUCSR}!registers.h@{registers.h}}
\doxysubsubsection{\texorpdfstring{MCUCSR}{MCUCSR}}
{\footnotesize\ttfamily \#define MCUCSR~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x54)}



MCUCSR MCU Control and Status Register Controls the triggering mechanism of INT2. This is done through ISC2 Bit 6. 0 -\/ Falling edge activates the interrupt. 1 -\/ Rising edge activates the interrupt. 

\mbox{\Hypertarget{registers_8h_a9176fa6a3b810fc99cb2247a0cfeda91}\label{registers_8h_a9176fa6a3b810fc99cb2247a0cfeda91}} 
\index{registers.h@{registers.h}!SREG@{SREG}}
\index{SREG@{SREG}!registers.h@{registers.h}}
\doxysubsubsection{\texorpdfstring{SREG}{SREG}}
{\footnotesize\ttfamily \#define SREG~$\ast$((\mbox{\hyperlink{group__std_types_gadde6aaee8457bee49c2a92621fe22b79}{uint8}} $\ast$)0x5F)}



Contains information about the result of the most recently executed arithmetic instruction. Bit 7 I\+: Global Interrupt Enable Bit 6 T\+: Bit Copy Storage Bit 5 H\+: Half Carry Flag Bit 4 S\+: Sign Bit Bit 3 V\+: Overflow Flag Bit 2 N\+: Negative Flag Bit 1 Z\+: Zero Flag Bit 0 C\+: Carry Flag. 

