// Seed: 3586662681
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  type_6(
      id_1 ^ 1, 1, 1
  );
  logic id_3;
  logic id_4;
  assign id_3 = 1;
  assign id_3 = 1'h0;
  assign id_3 = id_3;
endmodule
