--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Final_top.twx Final_top.ncd -o Final_top.twr Final_top.pcf
-ucf Final_top.ucf

Design file:              Final_top.ncd
Physical constraint file: Final_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
cheat          |    1.740(R)|    0.534(R)|clk_BUFGP         |   0.000|
nexys_btns<0>  |    7.612(R)|   -0.056(R)|clk_BUFGP         |   0.000|
reset          |    5.502(R)|    0.342(R)|clk_BUFGP         |   0.000|
simon_btns_n<0>|    5.054(R)|    0.362(R)|clk_BUFGP         |   0.000|
simon_btns_n<1>|    4.367(R)|    0.257(R)|clk_BUFGP         |   0.000|
simon_btns_n<2>|    4.360(R)|    0.486(R)|clk_BUFGP         |   0.000|
simon_btns_n<3>|    5.554(R)|    0.783(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
anodes_n<0>  |    7.945(R)|clk_BUFGP         |   0.000|
anodes_n<1>  |    7.683(R)|clk_BUFGP         |   0.000|
anodes_n<2>  |    8.116(R)|clk_BUFGP         |   0.000|
anodes_n<3>  |    7.996(R)|clk_BUFGP         |   0.000|
lcd_data<0>  |    8.456(R)|clk_BUFGP         |   0.000|
lcd_data<1>  |    8.846(R)|clk_BUFGP         |   0.000|
lcd_data<2>  |    8.747(R)|clk_BUFGP         |   0.000|
lcd_data<3>  |    8.807(R)|clk_BUFGP         |   0.000|
lcd_data<4>  |    9.005(R)|clk_BUFGP         |   0.000|
lcd_data<5>  |    8.882(R)|clk_BUFGP         |   0.000|
lcd_data<6>  |    8.996(R)|clk_BUFGP         |   0.000|
lcd_data<7>  |    8.239(R)|clk_BUFGP         |   0.000|
lcd_enable   |    8.026(R)|clk_BUFGP         |   0.000|
lcd_regsel   |    8.672(R)|clk_BUFGP         |   0.000|
segments_n<0>|   10.410(R)|clk_BUFGP         |   0.000|
segments_n<2>|   10.444(R)|clk_BUFGP         |   0.000|
segments_n<3>|   10.832(R)|clk_BUFGP         |   0.000|
segments_n<4>|    8.511(R)|clk_BUFGP         |   0.000|
segments_n<5>|    9.634(R)|clk_BUFGP         |   0.000|
segments_n<6>|    8.689(R)|clk_BUFGP         |   0.000|
simon_led0<1>|   15.222(R)|clk_BUFGP         |   0.000|
simon_led1<2>|   15.141(R)|clk_BUFGP         |   0.000|
simon_led2<0>|   16.895(R)|clk_BUFGP         |   0.000|
simon_led3<1>|   15.226(R)|clk_BUFGP         |   0.000|
simon_led3<2>|   15.504(R)|clk_BUFGP         |   0.000|
spkr         |   19.548(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.608|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 10 17:19:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



