Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: mod_exp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mod_exp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mod_exp"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : mod_exp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/mod_exp.vhd" in Library work.
Entity <mod_exp> compiled.
Entity <mod_exp> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mod_exp> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mod_exp> in library <work> (Architecture <behavioral>).
Entity <mod_exp> analyzed. Unit <mod_exp> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_exp>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/mod_exp.vhd".
    Using one-hot encoding for signal <check_first>.
    Using one-hot encoding for signal <check_esp>.
WARNING:Xst:643 - "/media/sf_ASE/VHDL/Milo/RSA/mod_exp.vhd" line 59: The result of a 32x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/media/sf_ASE/VHDL/Milo/RSA/mod_exp.vhd" line 85: The result of a 32x17-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit register for signal <c>.
    Found 32-bit adder for signal <c$addsub0000> created at line 84.
    Found 2-bit register for signal <check_esp>.
    Found 2-bit register for signal <check_first>.
    Found 32-bit register for signal <d>.
    Found 32-bit comparator less for signal <d$cmp_lt0000> created at line 70.
    Found 32-bit comparator less for signal <d$cmp_lt0001> created at line 88.
    Found 32x32-bit multiplier for signal <d$mult0000> created at line 59.
    Found 32x17-bit multiplier for signal <d$mult0001> created at line 85.
    Found 32-bit 4-to-1 multiplexer for signal <d$mux0002> created at line 81.
    Found 32-bit subtractor for signal <d$share0000>.
    Found 1-bit 16-to-1 multiplexer for signal <esponente$mux0000> created at line 77.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i$addsub0000> created at line 75.
    Found 32-bit comparator greatequal for signal <i$cmp_ge0000> created at line 70.
    Found 31-bit down counter for signal <indice>.
    Found 32-bit register for signal <j>.
    Found 32-bit adder for signal <j$addsub0000> created at line 95.
    Found 32-bit comparator greatequal for signal <j$cmp_ge0000> created at line 88.
    Found 32-bit 4-to-1 multiplexer for signal <j$mux0001>.
    Found 32-bit 4-to-1 multiplexer for signal <j$mux0004>.
    Summary:
	inferred   1 Counter(s).
	inferred 132 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   4 Comparator(s).
	inferred  97 Multiplexer(s).
Unit <mod_exp> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x17-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Counters                                             : 1
 31-bit down counter                                   : 1
# Registers                                            : 6
 2-bit register                                        : 2
 32-bit register                                       : 4
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 4
 1-bit 16-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <check_esp_1> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <check_first_1> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <check_esp_1> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <check_first_1> of sequential type is unconnected in block <mod_exp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x17-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Counters                                             : 1
 31-bit down counter                                   : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 4
 1-bit 16-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_d_mult0000_submult_11> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_4> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_5> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_6> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_7> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_8> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_9> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_10> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_11> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_12> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_13> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_14> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_15> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_16> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_17> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_18> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_19> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_20> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_21> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_22> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_23> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_24> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_25> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_26> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_27> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_28> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_29> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <indice_30> of sequential type is unconnected in block <mod_exp>.

Optimizing unit <mod_exp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mod_exp, actual ratio is 50.
FlipFlop d_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mod_exp.ngr
Top Level Output File Name         : mod_exp
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 2105
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 1
#      LUT2                        : 362
#      LUT3                        : 178
#      LUT4                        : 300
#      MULT_AND                    : 155
#      MUXCY                       : 569
#      MUXF5                       : 6
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 523
# FlipFlops/Latches                : 134
#      FDE                         : 134
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 80
#      IBUF                        : 48
#      OBUF                        : 32
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      447  out of    960    46%  
 Number of Slice Flip Flops:            102  out of   1920     5%  
 Number of 4 input LUTs:                847  out of   1920    44%  
 Number of IOs:                          81
 Number of bonded IOBs:                  81  out of    108    75%  
    IOB Flip Flops:                      32
 Number of MULT18X18SIOs:                 3  out of      4    75%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 134   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 35.210ns (Maximum Frequency: 28.401MHz)
   Minimum input arrival time before clock: 27.127ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 35.210ns (frequency: 28.401MHz)
  Total number of paths / destination ports: 15965520034569 / 268
-------------------------------------------------------------------------
Delay:               35.210ns (Levels of Logic = 65)
  Source:            d_16 (FF)
  Destination:       i_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d_16 to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.499  d_16 (d_16)
     MULT18X18SIO:A16->P17    1   4.331   0.426  Mmult_d_mult0000_submult_0 (Mmult_d_mult0000_submult_0_P_to_Adder_A_17)
     LUT2:I1->O            1   0.612   0.000  Mmult_d_mult0000_submult_00_Madd_lut<17> (Mmult_d_mult0000_submult_00_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0000_submult_00_Madd_cy<17> (Mmult_d_mult0000_submult_00_Madd_cy<17>)
     XORCY:CI->O           1   0.699   0.426  Mmult_d_mult0000_submult_00_Madd_xor<18> (Mmult_d_mult0000_submult_0_18)
     LUT2:I1->O            1   0.612   0.000  Mmult_d_mult00000_Madd_lut<18> (Mmult_d_mult00000_Madd_lut<18>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult00000_Madd_cy<18> (Mmult_d_mult00000_Madd_cy<18>)
     XORCY:CI->O           2   0.699   0.410  Mmult_d_mult00000_Madd_xor<19> (d_mult0000<19>)
     LUT3:I2->O           16   0.612   0.879  Mmux_d_mux0002211 (Mmux_d_mux000210)
     MULT_AND:I0->LO       0   0.645   0.000  Mmult_d_mult0001_base<3>_x_d_mux0000<19>_mand (Mmult_d_mult0001_base<3>_x_d_mux0000<19>_mand1)
     MUXCY:DI->O           1   0.773   0.000  Mmult_d_mult0001_Madd2_cy<12> (Mmult_d_mult0001_Madd2_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd2_cy<13> (Mmult_d_mult0001_Madd2_cy<13>)
     XORCY:CI->O           1   0.699   0.426  Mmult_d_mult0001_Madd2_xor<14> (Mmult_d_mult0001_Madd_242)
     LUT2:I1->O            1   0.612   0.000  Mmult_d_mult0001_Madd8_lut<16> (Mmult_d_mult0001_Madd8_lut<16>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd8_cy<16> (Mmult_d_mult0001_Madd8_cy<16>)
     XORCY:CI->O           1   0.699   0.426  Mmult_d_mult0001_Madd8_xor<17> (Mmult_d_mult0001_Madd_258)
     LUT2:I1->O            1   0.612   0.000  Mmult_d_mult0001_Madd12_lut<21> (Mmult_d_mult0001_Madd12_lut<21>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd12_cy<21> (Mmult_d_mult0001_Madd12_cy<21>)
     XORCY:CI->O           1   0.699   0.509  Mmult_d_mult0001_Madd12_xor<22> (Mmult_d_mult0001_Madd_2612)
     LUT2:I0->O            1   0.612   0.000  Mmult_d_mult0001_Madd14_lut<26> (Mmult_d_mult0001_Madd14_lut<26>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd14_cy<26> (Mmult_d_mult0001_Madd14_cy<26>)
     XORCY:CI->O           1   0.699   0.387  Mmult_d_mult0001_Madd14_xor<27> (Mmult_d_mult0001_Madd_2714)
     LUT3:I2->O            1   0.612   0.000  Mmult_d_mult0001_Madd15_lut<27> (Mmult_d_mult0001_Madd15_lut<27>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd15_cy<27> (Mmult_d_mult0001_Madd15_cy<27>)
     XORCY:CI->O           3   0.699   0.481  Mmult_d_mult0001_Madd15_xor<28> (d_mult0001<28>)
     LUT3:I2->O            1   0.612   0.509  Mmux_d_mux0002421 (d_mux0002<28>)
     LUT3:I0->O            1   0.612   0.000  Mcompar_j_cmp_ge0000_lut<19> (Mcompar_j_cmp_ge0000_lut<19>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_j_cmp_ge0000_cy<19> (Mcompar_j_cmp_ge0000_cy<19>)
     MUXCY:CI->O          36   0.399   1.143  Mcompar_j_cmp_ge0000_cy<20> (j_cmp_ge0000)
     LUT2:I1->O            1   0.612   0.000  Madd_j_addsub0000_lut<0> (Madd_j_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd_j_addsub0000_cy<0> (Madd_j_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<1> (Madd_j_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<2> (Madd_j_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<3> (Madd_j_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<4> (Madd_j_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<5> (Madd_j_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<6> (Madd_j_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<7> (Madd_j_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<8> (Madd_j_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<9> (Madd_j_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<10> (Madd_j_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<11> (Madd_j_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<12> (Madd_j_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<13> (Madd_j_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<14> (Madd_j_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<15> (Madd_j_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<16> (Madd_j_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<17> (Madd_j_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<18> (Madd_j_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<19> (Madd_j_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<20> (Madd_j_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<21> (Madd_j_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<22> (Madd_j_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<23> (Madd_j_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<24> (Madd_j_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<25> (Madd_j_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<26> (Madd_j_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<27> (Madd_j_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<28> (Madd_j_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<29> (Madd_j_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Madd_j_addsub0000_cy<30> (Madd_j_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Madd_j_addsub0000_xor<31> (j_addsub0000<31>)
     LUT4:I3->O            1   0.612   0.360  j_cmp_eq0000_wg_lut<9>_SW0 (N88)
     LUT4:I3->O            1   0.612   0.000  j_cmp_eq0000_wg_lut<9> (j_cmp_eq0000_wg_lut<9>)
     MUXCY:S->O            6   0.752   0.599  j_cmp_eq0000_wg_cy<9> (j_cmp_eq0000)
     LUT3:I2->O           32   0.612   1.073  i_not00021 (i_not0002)
     FDE:CE                    0.483          i_0
    ----------------------------------------
    Total                     35.210ns (26.274ns logic, 8.936ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1087779884784 / 232
-------------------------------------------------------------------------
Offset:              27.127ns (Levels of Logic = 77)
  Source:            base<3> (PAD)
  Destination:       i_0 (FF)
  Destination Clock: clk rising

  Data Path: base<3> to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.106   1.072  base_3_IBUF (Mmult_d_mult0001_base<3>_x_d_mux0000<0>_mand)
     MULT_AND:I1->LO       0   0.645   0.000  Mmult_d_mult0001_base<3>_x_d_mux0000<0>_mand (Mmult_d_mult0001_base<3>_x_d_mux0000<0>_mand1)
     MUXCY:DI->O           1   0.773   0.000  Mmult_d_mult0001_Madd7_cy<3> (Mmult_d_mult0001_Madd7_cy<3>)
     XORCY:CI->O           1   0.699   0.509  Mmult_d_mult0001_Madd7_xor<4> (Mmult_d_mult0001_Madd_418)
     LUT3:I0->O            1   0.612   0.000  Mmult_d_mult0001_Madd10_lut<4> (Mmult_d_mult0001_Madd10_lut<4>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd10_cy<4> (Mmult_d_mult0001_Madd10_cy<4>)
     XORCY:CI->O           1   0.699   0.509  Mmult_d_mult0001_Madd10_xor<5> (Mmult_d_mult0001_Madd_510)
     LUT2:I0->O            1   0.612   0.000  Mmult_d_mult0001_Madd13_lut<5> (Mmult_d_mult0001_Madd13_lut<5>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd13_cy<5> (Mmult_d_mult0001_Madd13_cy<5>)
     XORCY:CI->O           1   0.699   0.509  Mmult_d_mult0001_Madd13_xor<6> (Mmult_d_mult0001_Madd_613)
     LUT3:I0->O            1   0.612   0.000  Mmult_d_mult0001_Madd14_lut<6> (Mmult_d_mult0001_Madd14_lut<6>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd14_cy<6> (Mmult_d_mult0001_Madd14_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<7> (Mmult_d_mult0001_Madd14_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<8> (Mmult_d_mult0001_Madd14_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<9> (Mmult_d_mult0001_Madd14_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<10> (Mmult_d_mult0001_Madd14_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<11> (Mmult_d_mult0001_Madd14_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<12> (Mmult_d_mult0001_Madd14_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<13> (Mmult_d_mult0001_Madd14_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<14> (Mmult_d_mult0001_Madd14_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<15> (Mmult_d_mult0001_Madd14_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd14_cy<16> (Mmult_d_mult0001_Madd14_cy<16>)
     XORCY:CI->O           1   0.699   0.509  Mmult_d_mult0001_Madd14_xor<17> (Mmult_d_mult0001_Madd_1714)
     LUT3:I0->O            1   0.612   0.000  Mmult_d_mult0001_Madd15_lut<17> (Mmult_d_mult0001_Madd15_lut<17>)
     MUXCY:S->O            1   0.404   0.000  Mmult_d_mult0001_Madd15_cy<17> (Mmult_d_mult0001_Madd15_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<18> (Mmult_d_mult0001_Madd15_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<19> (Mmult_d_mult0001_Madd15_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<20> (Mmult_d_mult0001_Madd15_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<21> (Mmult_d_mult0001_Madd15_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<22> (Mmult_d_mult0001_Madd15_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<23> (Mmult_d_mult0001_Madd15_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<24> (Mmult_d_mult0001_Madd15_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<25> (Mmult_d_mult0001_Madd15_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<26> (Mmult_d_mult0001_Madd15_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_d_mult0001_Madd15_cy<27> (Mmult_d_mult0001_Madd15_cy<27>)
     XORCY:CI->O           3   0.699   0.481  Mmult_d_mult0001_Madd15_xor<28> (d_mult0001<28>)
     LUT3:I2->O            1   0.612   0.509  Mmux_d_mux0002421 (d_mux0002<28>)
     LUT3:I0->O            1   0.612   0.000  Mcompar_j_cmp_ge0000_lut<19> (Mcompar_j_cmp_ge0000_lut<19>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_j_cmp_ge0000_cy<19> (Mcompar_j_cmp_ge0000_cy<19>)
     MUXCY:CI->O          36   0.399   1.143  Mcompar_j_cmp_ge0000_cy<20> (j_cmp_ge0000)
     LUT2:I1->O            1   0.612   0.000  Madd_j_addsub0000_lut<0> (Madd_j_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd_j_addsub0000_cy<0> (Madd_j_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<1> (Madd_j_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<2> (Madd_j_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<3> (Madd_j_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<4> (Madd_j_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<5> (Madd_j_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<6> (Madd_j_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<7> (Madd_j_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<8> (Madd_j_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<9> (Madd_j_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<10> (Madd_j_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<11> (Madd_j_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<12> (Madd_j_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<13> (Madd_j_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<14> (Madd_j_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<15> (Madd_j_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<16> (Madd_j_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<17> (Madd_j_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<18> (Madd_j_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<19> (Madd_j_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<20> (Madd_j_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<21> (Madd_j_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<22> (Madd_j_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<23> (Madd_j_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<24> (Madd_j_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<25> (Madd_j_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<26> (Madd_j_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<27> (Madd_j_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<28> (Madd_j_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Madd_j_addsub0000_cy<29> (Madd_j_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Madd_j_addsub0000_cy<30> (Madd_j_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Madd_j_addsub0000_xor<31> (j_addsub0000<31>)
     LUT4:I3->O            1   0.612   0.360  j_cmp_eq0000_wg_lut<9>_SW0 (N88)
     LUT4:I3->O            1   0.612   0.000  j_cmp_eq0000_wg_lut<9> (j_cmp_eq0000_wg_lut<9>)
     MUXCY:S->O            6   0.752   0.599  j_cmp_eq0000_wg_cy<9> (j_cmp_eq0000)
     LUT3:I2->O           32   0.612   1.073  i_not00021 (i_not0002)
     FDE:CE                    0.483          i_0
    ----------------------------------------
    Total                     27.127ns (19.472ns logic, 7.656ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            d_31_1 (FF)
  Destination:       m_e<31> (PAD)
  Source Clock:      clk rising

  Data Path: d_31_1 to m_e<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  d_31_1 (d_31_1)
     OBUF:I->O                 3.169          m_e_31_OBUF (m_e<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 5.92 secs
 
--> 


Total memory usage is 530220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    0 (   0 filtered)

