// Seed: 1644139816
macromodule module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri1 id_2#(.id_6(id_6)),
    output wire id_3,
    input  wand id_4
);
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri id_11,
    output tri1 id_12,
    input tri0 id_13,
    input uwire id_14
);
  wire id_16;
  module_0(
      id_6, id_5, id_14, id_10, id_1
  ); id_17(
      .id_0(id_1), .id_1(id_1), .id_2(1), .id_3(id_0), .id_4(1'b0), .id_5(1'b0 && 1'b0)
  );
endmodule
