=====
SETUP
-8.337
20.593
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/b_de_IR_2_s0
20.593
=====
SETUP
-8.337
20.593
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/b_de_IR_5_s0
20.593
=====
SETUP
-8.335
20.867
12.533
CLK_ibuf
0.000
0.683
MI/data_mem/dpb_inst_31
2.605
4.831
MI/data_mem/mux_inst_352
8.673
8.936
MI/data_mem/mux_inst_356
9.073
9.600
MI/data_mem/mux_inst_358
9.602
10.063
MI/data_mem/mux_inst_359
10.066
10.563
CPU/reg_file_s4577
11.070
11.531
CPU/reg_file_s4552
11.533
12.050
CPU/reg_file_s4553
12.212
12.728
CPU/reg_file_s4465
13.980
14.501
CPU/reg_file_s3387
15.822
16.348
CPU/reg_file_s4251
20.406
20.867
CPU/reg_file_reg_file_RAMREG_27_G[19]_s0
20.867
=====
SETUP
-8.310
20.858
12.548
CLK_ibuf
0.000
0.683
MI/data_mem/dpb_inst_31
2.605
4.831
MI/data_mem/mux_inst_352
8.673
8.936
MI/data_mem/mux_inst_356
9.073
9.600
MI/data_mem/mux_inst_358
9.602
10.063
MI/data_mem/mux_inst_359
10.066
10.563
CPU/reg_file_s4577
11.070
11.531
CPU/reg_file_s4552
11.533
12.050
CPU/reg_file_s4553
12.212
12.728
CPU/reg_file_s4473
14.951
15.213
CPU/reg_file_s3391
15.216
15.677
CPU/reg_file_s4287
20.397
20.858
CPU/reg_file_reg_file_RAMREG_28_G[23]_s0
20.858
=====
SETUP
-8.297
20.523
12.226
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/b_de_IR_23_s0
20.523
=====
SETUP
-8.286
20.542
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/a_de_IR_12_s0
20.542
=====
SETUP
-8.286
20.542
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/a_de_IR_13_s0
20.542
=====
SETUP
-8.286
20.542
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/a_de_IR_14_s0
20.542
=====
SETUP
-8.286
20.542
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/a_de_IR_26_s0
20.542
=====
SETUP
-8.286
20.542
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/a_de_IR_28_s0
20.542
=====
SETUP
-8.286
20.542
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/a_de_IR_29_s0
20.542
=====
SETUP
-8.286
20.542
12.256
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/a_e_flush_s0
19.128
19.393
CPU/a_de_IR_30_s0
20.542
=====
SETUP
-8.284
20.854
12.569
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1509_s2
20.564
20.854
CPU/a_de_IR_16_s0
20.854
=====
SETUP
-8.263
20.826
12.563
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1508_s2
20.564
20.826
CPU/a_de_IR_17_s0
20.826
=====
SETUP
-8.263
20.826
12.563
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1507_s2
20.564
20.826
CPU/a_de_IR_18_s0
20.826
=====
SETUP
-8.263
20.826
12.563
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1506_s2
20.564
20.826
CPU/a_de_IR_19_s0
20.826
=====
SETUP
-8.263
20.826
12.563
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1505_s2
20.564
20.826
CPU/a_de_IR_20_s0
20.826
=====
SETUP
-8.263
20.826
12.563
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1504_s2
20.564
20.826
CPU/a_de_IR_21_s0
20.826
=====
SETUP
-8.263
20.826
12.563
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1503_s2
20.564
20.826
CPU/a_de_IR_22_s0
20.826
=====
SETUP
-8.261
20.818
12.557
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1648_s2
20.556
20.818
CPU/b_de_IR_8_s0
20.818
=====
SETUP
-8.261
20.818
12.557
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1647_s2
20.556
20.818
CPU/b_de_IR_9_s0
20.818
=====
SETUP
-8.241
20.803
12.562
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1636_s2
20.540
20.803
CPU/b_de_IR_20_s0
20.803
=====
SETUP
-8.241
20.803
12.562
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1635_s2
20.540
20.803
CPU/b_de_IR_21_s0
20.803
=====
SETUP
-8.241
20.803
12.562
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1502_s2
20.540
20.803
CPU/a_de_IR_23_s0
20.803
=====
SETUP
-8.241
20.803
12.562
CLK_ibuf
0.000
0.683
CPU/a_de_IR_19_s0
2.627
3.009
CPU/reg_file_RAMOUT_372_G[0]_s126
6.519
6.782
CPU/reg_file_RAMOUT_372_G[0]_s62
6.782
6.918
CPU/reg_file_RAMOUT_372_G[0]_s30
6.918
7.004
CPU/reg_file_RAMOUT_372_G[0]_s14
7.004
7.091
CPU/reg_file_RAMOUT_372_G[0]_s6
7.091
7.177
CPU/a_e_ALUin1_12_s0
9.907
10.172
CPU/u0/s0/r_add_sub_12_s
11.318
11.881
CPU/u0/s0/r_add_sub_13_s
11.881
11.931
CPU/u0/s0/r_add_sub_14_s
11.931
11.981
CPU/u0/s0/r_add_sub_15_s
11.981
12.031
CPU/u0/s0/r_add_sub_16_s
12.031
12.081
CPU/u0/s0/r_add_sub_17_s
12.081
12.131
CPU/u0/s0/r_add_sub_18_s
12.131
12.181
CPU/u0/s0/r_add_sub_19_s
12.181
12.231
CPU/u0/s0/r_add_sub_20_s
12.231
12.281
CPU/u0/s0/r_add_sub_21_s
12.281
12.331
CPU/u0/s0/r_add_sub_22_s
12.331
12.381
CPU/u0/s0/r_add_sub_23_s
12.381
12.431
CPU/u0/s0/r_add_sub_24_s
12.431
12.481
CPU/u0/s0/r_add_sub_25_s
12.481
12.531
CPU/u0/s0/r_add_sub_26_s
12.531
12.581
CPU/u0/s0/r_add_sub_27_s
12.581
12.631
CPU/u0/s0/r_add_sub_28_s
12.631
12.681
CPU/u0/s0/r_add_sub_29_s
12.681
12.977
CPU/a_e_JoB_s17
13.678
13.941
CPU/a_e_JoB_s12
13.943
14.459
CPU/a_e_JoB_s7
15.158
15.448
CPU/a_e_JoB_s5
15.591
15.856
CPU/a_e_JoB_s2
16.399
16.662
CPU/a_e_JoB_s0
17.389
17.652
CPU/n1501_s2
20.540
20.803
CPU/a_de_IR_24_s0
20.803
=====
HOLD
0.275
1.673
1.397
CLK_ibuf
0.000
0.675
UART/data_0_s3
1.372
1.513
UART/n67_s3
1.520
1.673
UART/data_0_s3
1.673
=====
HOLD
0.275
1.677
1.402
CLK_ibuf
0.000
0.675
UART/cnt_5_s0
1.377
1.518
UART/n20_s4
1.524
1.677
UART/cnt_5_s0
1.677
=====
HOLD
0.275
1.698
1.423
CLK_ibuf
0.000
0.675
CPU/instret_3_s3
1.398
1.539
CPU/n3442_s2
1.545
1.698
CPU/instret_3_s3
1.698
=====
HOLD
0.275
1.687
1.412
CLK_ibuf
0.000
0.675
CPU/a_fd_PC_2_s2
1.387
1.528
CPU/a_imem_addr_Z_2_s2
1.534
1.687
CPU/a_fd_PC_2_s2
1.687
=====
HOLD
0.275
1.698
1.423
CLK_ibuf
0.000
0.675
CPU/instret_9_s1
1.398
1.539
CPU/n3436_s0
1.545
1.698
CPU/instret_9_s1
1.698
=====
HOLD
0.275
1.694
1.419
CLK_ibuf
0.000
0.675
CPU/instret_20_s1
1.394
1.535
CPU/n3425_s0
1.541
1.694
CPU/instret_20_s1
1.694
=====
HOLD
0.275
1.697
1.422
CLK_ibuf
0.000
0.675
CPU/instret_61_s1
1.397
1.538
CPU/n3384_s0
1.544
1.697
CPU/instret_61_s1
1.697
=====
HOLD
0.275
1.695
1.420
CLK_ibuf
0.000
0.675
CPU/instret_63_s1
1.395
1.536
CPU/n3382_s0
1.542
1.695
CPU/instret_63_s1
1.695
=====
HOLD
0.278
1.677
1.399
CLK_ibuf
0.000
0.675
UART/cnt_2_s0
1.374
1.515
UART/n23_s5
1.524
1.677
UART/cnt_2_s0
1.677
=====
HOLD
0.278
1.701
1.423
CLK_ibuf
0.000
0.675
CPU/instret_2_s3
1.398
1.539
CPU/n3443_s4
1.548
1.701
CPU/instret_2_s3
1.701
=====
HOLD
0.278
1.704
1.426
CLK_ibuf
0.000
0.675
CPU/instret_13_s3
1.401
1.542
CPU/n3432_s2
1.551
1.704
CPU/instret_13_s3
1.704
=====
HOLD
0.278
1.701
1.423
CLK_ibuf
0.000
0.675
CPU/instret_4_s1
1.398
1.539
CPU/n3441_s2
1.548
1.701
CPU/instret_4_s1
1.701
=====
HOLD
0.278
1.701
1.423
CLK_ibuf
0.000
0.675
CPU/instret_7_s1
1.398
1.539
CPU/n3438_s0
1.548
1.701
CPU/instret_7_s1
1.701
=====
HOLD
0.278
1.701
1.423
CLK_ibuf
0.000
0.675
CPU/instret_8_s1
1.398
1.539
CPU/n3437_s0
1.548
1.701
CPU/instret_8_s1
1.701
=====
HOLD
0.278
1.705
1.427
CLK_ibuf
0.000
0.675
CPU/instret_10_s1
1.402
1.543
CPU/n3435_s0
1.552
1.705
CPU/instret_10_s1
1.705
=====
HOLD
0.278
1.704
1.426
CLK_ibuf
0.000
0.675
CPU/instret_18_s1
1.401
1.542
CPU/n3427_s1
1.551
1.704
CPU/instret_18_s1
1.704
=====
HOLD
0.278
1.697
1.419
CLK_ibuf
0.000
0.675
CPU/instret_19_s1
1.394
1.535
CPU/n3426_s0
1.544
1.697
CPU/instret_19_s1
1.697
=====
HOLD
0.278
1.700
1.422
CLK_ibuf
0.000
0.675
CPU/instret_27_s1
1.397
1.538
CPU/n3418_s1
1.547
1.700
CPU/instret_27_s1
1.700
=====
HOLD
0.278
1.700
1.422
CLK_ibuf
0.000
0.675
CPU/instret_55_s1
1.397
1.538
CPU/n3390_s1
1.547
1.700
CPU/instret_55_s1
1.700
=====
HOLD
0.278
1.695
1.417
CLK_ibuf
0.000
0.675
CPU/instret_58_s1
1.392
1.533
CPU/n3387_s0
1.542
1.695
CPU/instret_58_s1
1.695
=====
HOLD
0.278
1.701
1.423
CLK_ibuf
0.000
0.675
CPU/cycle_0_s0
1.398
1.539
CPU/n3639_s2
1.548
1.701
CPU/cycle_0_s0
1.701
=====
HOLD
0.328
1.744
1.416
CLK_ibuf
0.000
0.675
CPU/instret_47_s1
1.391
1.532
CPU/n3398_s0
1.538
1.744
CPU/instret_47_s1
1.744
=====
HOLD
0.328
1.750
1.422
CLK_ibuf
0.000
0.675
CPU/instret_57_s1
1.397
1.538
CPU/n3388_s0
1.544
1.750
CPU/instret_57_s1
1.750
=====
HOLD
0.334
1.751
1.417
CLK_ibuf
0.000
0.675
CPU/instret_14_s3
1.392
1.533
CPU/n3431_s2
1.545
1.751
CPU/instret_14_s3
1.751
=====
HOLD
0.335
1.725
1.390
CLK_ibuf
0.000
0.675
CPU/b_em_RES_1_s0
1.365
1.506
CPU/b_mw_RES_1_s0
1.725
