get_hw_events	,	V_25
"CPU%u enabling wrong PMNC counter IRQ enable %d\n"	,	L_12
armv7_pmnc_write_evtsel	,	F_16
exclude_hv	,	V_55
armv7_a15_pmu_init	,	F_52
hw	,	V_15
armv7_pmnc_counter_has_overflowed	,	F_7
armv7_pmnc_enable_intens	,	F_19
raw_spin_unlock_irqrestore	,	F_26
armv7_a8_perf_cache_map	,	V_62
"ARMv7 Cortex-A15"	,	L_17
dev	,	V_30
armv7_a9_perf_map	,	V_63
armv7_a5_perf_cache_map	,	V_66
enable	,	V_72
ARMV7_IDX_COUNTER_LAST	,	F_6
nb_cnt	,	V_58
pmu	,	V_12
get_irq_regs	,	F_29
armpmu_event_set_period	,	F_32
events	,	V_24
val	,	V_1
armv7pmu_enable_event	,	F_24
exclude_user	,	V_51
write_counter	,	V_74
armv7_a7_map_event	,	F_46
"ARMv7 Cortex-A7"	,	L_18
armv7_a15_perf_map	,	V_67
armv7pmu_write_counter	,	F_15
IRQ_HANDLED	,	V_40
ARMV7_EXCLUDE_USER	,	V_52
exclude_idle	,	V_49
stop	,	V_77
hwc	,	V_14
ARMV7_FLAG_MASK	,	V_18
pr_err	,	F_13
armv7_pmnc_enable_counter	,	F_17
armv7_a8_perf_map	,	V_61
reset	,	V_78
armv7_pmnc_disable_counter	,	F_18
perf_sample_data_init	,	F_31
ENODEV	,	V_84
armv7_a15_map_event	,	F_45
IRQ_NONE	,	V_36
ARMV7_PMNC_P	,	V_59
arm_pmu	,	V_5
EPERM	,	V_50
pmnc	,	V_3
hw_perf_event	,	V_13
armv7pmu_disable_event	,	F_27
armv7_a7_perf_map	,	V_69
flags	,	V_22
armv7_read_num_pmnc_events	,	F_48
exclude_kernel	,	V_53
pmu_hw_events	,	V_23
ARMV7_IDX_CYCLE_COUNTER	,	V_8
ARMV7_EVTYPE_MASK	,	V_17
"CPU%u disabling wrong PMNC counter IRQ enable %d\n"	,	L_13
armv7pmu_set_event_filter	,	F_39
event	,	V_11
armpmu_event_update	,	F_30
ARMV7_PERFCTR_CPU_CYCLES	,	V_44
"PMNC  =0x%08x\n"	,	L_4
"INTENS=0x%08x\n"	,	L_6
"CNT[%d] count =0x%08x\n"	,	L_10
"ARMv7 Cortex-A5"	,	L_16
evtype	,	V_42
cnt	,	V_19
EAGAIN	,	V_46
regs	,	V_35
armv7_a9_map_event	,	F_43
armv7_pmnc_disable_intens	,	F_20
pmu_lock	,	V_26
"CPU%u reading wrong counter %d\n"	,	L_1
armv7_pmnc_select_counter	,	F_10
irq_num	,	V_29
armv7_pmnc_read	,	F_1
disable	,	V_39
test_and_set_bit	,	F_38
armv7_pmnc_has_overflowed	,	F_4
armv7_a5_perf_map	,	V_65
isb	,	F_3
smp_processor_id	,	F_14
armv7_a8_pmu_init	,	F_49
used_mask	,	V_45
get_event_idx	,	V_75
ARMV7_PMNC_E	,	V_41
ARMV7_PMNC_C	,	V_60
data	,	V_32
to_arm_pmu	,	F_12
ARMV7_PMNC_MASK	,	V_2
ARMV7_OVERFLOWED_MASK	,	V_4
armv7_pmnc_counter_valid	,	F_5
ARMV7_IDX_COUNTER0	,	V_21
armv7_a5_pmu_init	,	F_51
armpmu_map_event	,	F_42
"PMNC registers dump:\n"	,	L_3
"FLAGS =0x%08x\n"	,	L_7
u32	,	T_1
cpuc	,	V_33
ARMV7_IDX_TO_COUNTER	,	F_9
info	,	V_57
pt_regs	,	V_34
perf_sample_data	,	V_31
handle_irq	,	V_71
config_base	,	V_28
ARMV7_EVTYPE_EVENT	,	V_43
armv7_pmnc_dump_regs	,	F_22
perf_event_attr	,	V_47
armv7_pmnc_write	,	F_2
armv7_pmnc_getreset_flags	,	F_21
raw_spin_lock_irqsave	,	F_25
name	,	V_82
idx	,	V_7
"CPU%u writing wrong counter %d\n"	,	L_2
armv7_a9_perf_cache_map	,	V_64
perf_event	,	V_10
cpu_pmu	,	V_6
KERN_INFO	,	V_20
"ARMv7 Cortex-A8"	,	L_14
printk	,	F_23
armv7_a8_map_event	,	F_41
irq_work_run	,	F_34
ARMV7_EXCLUDE_PL1	,	V_54
"CCNT  =0x%08x\n"	,	L_9
armv7_a9_pmu_init	,	F_50
armv7pmu_start	,	F_35
"CNT[%d] evtsel=0x%08x\n"	,	L_11
perf_event_overflow	,	F_33
attr	,	V_48
value	,	V_16
num_events	,	V_37
read_counter	,	V_73
"ARMv7 Cortex-A9"	,	L_15
armv7_a7_pmu_init	,	F_53
armv7pmu_read_counter	,	F_11
last_period	,	V_38
set_event_filter	,	V_27
armv7pmu_handle_irq	,	F_28
armv7pmu_get_event_idx	,	F_37
armv7_a5_map_event	,	F_44
map_event	,	V_83
armv7_a15_perf_cache_map	,	V_68
ARMV7_PMNC_N_MASK	,	V_81
irqreturn_t	,	T_2
start	,	V_76
counter	,	V_9
BIT	,	F_8
ARMV7_PMNC_N_SHIFT	,	V_80
max_period	,	V_79
"CNTENS=0x%08x\n"	,	L_5
"SELECT=0x%08x\n"	,	L_8
armv7pmu_stop	,	F_36
armv7pmu_reset	,	F_40
armv7pmu_init	,	F_47
armv7_a7_perf_cache_map	,	V_70
ARMV7_INCLUDE_HYP	,	V_56
