// ========================================
// ÏµÍ³ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½ sys_top
// ========================================
// ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÏµÍ³ï¿½ï¿½ï¿½ã¼¯ï¿½ï¿½
// 
// ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½:
// 1. ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£Ê½: UARTï¿½ï¿½ï¿½ï¿½ -> ï¿½ï¿½ï¿½ï¿½ -> ï¿½æ´¢ -> ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½
// 2. ï¿½ï¿½ï¿½ï¿½Ä£Ê½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½É¾ï¿½ï¿½ï¿?? -> ï¿½æ´¢ -> ï¿½ï¿½Ó¡
// 3. ï¿½ï¿½Ê¾Ä£Ê½: ï¿½ï¿½Ñ¯ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½Ñ´æ´¢ï¿½Ä¾ï¿½ï¿½ï¿½
// 4. ï¿½ï¿½ï¿½ï¿½Ä£Ê½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ (ï¿½ï¿½Êµï¿½ï¿½)
//
// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½:
//   UART RX -> Parser/Generator -> Matrix Storage -> Display/Calculate
//                                                  -> UART TX
// ========================================

module sys_top(
	input wire clk,
	input wire rst_n,
	input wire [7:0] command,
	input wire btn_confirm,
	input wire btn_exit,
	input wire btn_countdown,  // æ–°å¢å€’è®¡æ—¶æŒ‰ï¿??
	input wire uart_rxd,
	output wire uart_txd,
	output reg [7:0] ld2,
	output reg [7:0] led,
	output reg [7:0] dk1_segments,
	output reg [7:0] dk2_segments,
	output reg [7:0] dk_digit_select
);


	// --- ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ Button Debouncer ---
	wire btn_confirm_db;
	btn_debouncer u_btn_debouncer(
		.clk(clk),
		.rst_n(rst_n),
		.btn_in(btn_confirm),
		.btn_out(),
        .pulse(btn_confirm_db)
	);
    // --- UART RX ï¿½ï¿½ï¿½Ú½ï¿½ï¿½ï¿½ ---
	wire uart_rx_done;
	wire [7:0] uart_rx_data;
	uart_rx u_uart_rx(
		.clk(clk),
		.rst_n(rst_n),
		.uart_rxd(uart_rxd),
		.uart_rx_done(uart_rx_done),
		.uart_rx_data(uart_rx_data)
	);
    // --- UART TX ---
	reg uart_tx_en;
	reg [7:0] uart_tx_data;
	wire uart_tx_busy;

	uart_tx u_tx(
		.clk(clk),
		.rst_n(rst_n),
		.uart_tx_en(uart_tx_en),
		.uart_tx_data(uart_tx_data),
		.uart_txd(uart_txd),
		.uart_tx_busy(uart_tx_busy)
	);

	// --- Central Controller ---
	wire data_input_mode_en;
	wire generate_mode_en;
	wire display_mode_en;
	wire calculation_mode_en;
	wire conv_mode_en;
	wire settings_mode_en;
	

    // mode????
    wire [7:0] led_wire;
    assign led_wire={2'b0,data_input_mode_en,generate_mode_en,display_mode_en,calculation_mode_en,conv_mode_en,settings_mode_en};
    always @(posedge clk or negedge rst_n) begin
        if(!rst_n) begin
            led <= 8'd0;
            dk1_segments <= 8'hFF;    // æ•°ç ç®¡é»˜è®¤å…¨ç?
            dk2_segments <= 8'hFF;
            dk_digit_select <= 8'h00; // æ•°ç ç®¡ä½é€‰é»˜è®¤ä¸é€‰ä¸­
        end
        else begin
            led <= led_wire;
            dk1_segments <= 8'hFF;    // æš‚æœªä½¿ç”¨
            dk2_segments <= 8'hFF;
            dk_digit_select <= 8'h00;
        end
    end

	Central_Controller u_ctrl(
		.clk(clk),
		.rst_n(rst_n),
		.command(command[2:0]),
		.btn_confirm(btn_confirm_db),
		
		.data_input_mode_en(data_input_mode_en),
		
		.generate_mode_en(generate_mode_en),
		
		.display_mode_en(display_mode_en),
		
		.calculation_mode_en(calculation_mode_en),

		.conv_mode_en(conv_mode_en),

		.settings_mode_en(settings_mode_en)
	);

	// --- LED×´Ì¬Ö¸Ê¾ï¿½Æ¿ï¿½ï¿½ï¿½ ---
	reg led0_on;
	reg [24:0] led0_cnt; // 0.5ï¿½ï¿½ï¿½ï¿½Ë¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½50MHzÊ±ï¿½ï¿½ï¿½ï¿½0.5s=25_000_000
	reg led1_on; // gen_done×´Ì¬Ö¸Ê¾
	reg [24:0] led1_cnt;
	reg led2_on; // gen_error×´Ì¬Ö¸Ê¾
	reg [24:0] led2_cnt;
	reg led3_on; // gen_valid×´Ì¬Ö¸Ê¾
	reg [24:0] led3_cnt;
	wire [7:0] ld2_wire;
	assign ld2_wire = {7'd0, led0_on};

	// --- LED0ï¿½ï¿½Ë¸ï¿½ï¿½ï¿½ï¿½ (ï¿½æ´¢Ö¸Ê¾) ---
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        led0_on <= 1'b0;
	        led0_cnt <= 25'd0;
	    end else if (store_write_en) begin
	        led0_on <= 1'b1;
	        led0_cnt <= 25'd0;
	    end else if (led0_on) begin
	        if (led0_cnt < 25'd24_999_999) begin
	            led0_cnt <= led0_cnt + 1'b1;
	        end else begin
	            led0_on <= 1'b0;
	        end
	    end
	end

	// --- LED1ï¿½ï¿½Ë¸ï¿½ï¿½ï¿½ï¿½ (ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½?) ---
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        led1_on <= 1'b0;
	        led1_cnt <= 25'd0;
	    end else if (gen_done) begin
	        led1_on <= 1'b1;
	        led1_cnt <= 25'd0;
	    end else if (led1_on) begin
	        if (led1_cnt < 25'd24_999_999) begin
	            led1_cnt <= led1_cnt + 1'b1;
	        end else begin
	            led1_on <= 1'b0;
	        end
	    end
	end

	// --- LED2ï¿½ï¿½Ë¸ï¿½ï¿½ï¿½ï¿½ (ï¿½ï¿½ï¿½É´ï¿½ï¿½ï¿½Ö¸Ê¾) ---
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        led2_on <= 1'b0;
	        led2_cnt <= 25'd0;
	    end else if (gen_error) begin
	        led2_on <= 1'b1;
	        led2_cnt <= 25'd0;
	    end else if (led2_on) begin
	        if (led2_cnt < 25'd24_999_999) begin
	            led2_cnt <= led2_cnt + 1'b1;
	        end else begin
	            led2_on <= 1'b0;
	        end
	    end
	end

	// --- LED3ï¿½ï¿½Ë¸ï¿½ï¿½ï¿½ï¿½ (ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§Ö¸Ê¾) ---
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        led3_on <= 1'b0;
	        led3_cnt <= 25'd0;
	    end else if (gen_valid) begin
	        led3_on <= 1'b1;
	        led3_cnt <= 25'd0;
	    end else if (led3_on) begin
	        if (led3_cnt < 25'd24_999_999) begin
	            led3_cnt <= led3_cnt + 1'b1;
	        end else begin
	            led3_on <= 1'b0;
	        end
	    end
	end

    // LD2ï¿½ï¿½ï¿½é¸³Öµ (ï¿½Ûºï¿½×´Ì¬ï¿½ï¿½Ê¾)
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            ld2 <= 8'd0;
        end else begin
            ld2[0] <= ld2_wire[0];  // ï¿½ï¿½ï¿½ï¿½æ´¢Ö¸ï¿½?
            ld2[1] <= led1_on;      // gen_doneï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
            ld2[2] <= led2_on;      // gen_errorï¿½ï¿½ï¿½É´ï¿½ï¿½ï¿½
            ld2[3] <= led3_on;      // gen_validï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
            ld2[4] <= ~debug_state[0]; // print_table×´Ì¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            ld2[5] <= ~debug_state[1];
            ld2[6] <= ~debug_state[2];
            ld2[7] <= ~debug_state[3];
        end
    end

	// --- UART Parser ï¿½ï¿½ï¿½Ú½ï¿½ï¿½ï¿½ï¿½ï¿½ ---
	// ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½UARTï¿½ï¿½ï¿½ÕµÄ¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½İ¸ï¿½Ê½
	// ï¿½ï¿½ï¿½ï¿½: uart_rx_data, uart_rx_done, data_input_mode_en
	// ï¿½ï¿½ï¿??: parsed_m, parsed_n, parsed_matrix_flat, parse_done, parse_error
	wire [2:0] parsed_m, parsed_n;
	wire [199:0] parsed_matrix_flat;
	wire parse_done, parse_error;
	uart_parser u_parser(
		.clk(clk),
		.rst_n(rst_n),
		.rx_data(uart_rx_data),
		.rx_done(uart_rx_done),
		.parse_enable(data_input_mode_en),
		.elem_min(8'd0),
		.elem_max(8'd9),
		.parsed_m(parsed_m),
		.parsed_n(parsed_n),
		.parsed_matrix_flat(parsed_matrix_flat),
		.parse_done(parse_done),
		.parse_error(parse_error)
	);

	// --- Parse print handshake to ensure reliable start ---
	// Detect rising edge of parse_done, hold a request until UART is idle,
	// then generate a one-cycle start pulse for the parse printer.
	reg parse_done_q;
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        parse_done_q <= 1'b0;
	    end else begin
	        parse_done_q <= parse_done;
	    end
	end

	reg parse_print_req;
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        parse_print_req <= 1'b0;
	    end else if (parse_done & ~parse_done_q) begin
	        // latch request on parse_done rising edge
	        parse_print_req <= 1'b1;
	    end else if (print_done_parse) begin
	        // clear when printing completes
	        parse_print_req <= 1'b0;
	    end
	end

	reg parse_print_start;
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        parse_print_start <= 1'b0;
	    end else if (parse_print_req && !uart_tx_busy && data_input_mode_en) begin
	        // issue a single-cycle start when UART is idle in input mode
	        parse_print_start <= 1'b1;
	    end else begin
	        parse_print_start <= 1'b0;
	    end
	end
	// --- Matrix Store ï¿½ï¿½ï¿½ï¿½æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ß¼ï¿?? ---
	// ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÉµÄ¾ï¿½ï¿½ï¿½Ğ´ï¿½ï¿½æ´¢Ä£ï¿½ï¿??
	// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½: parse_done (ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??) ï¿½ï¿½ gen_valid (ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§)
	reg store_write_en;
	reg [2:0] store_mat_col;
	reg [2:0] store_mat_row;
	reg [199:0] store_data_flow;
	reg parse_done_d, gen_valid_d;
	always @(posedge clk or negedge rst_n) begin
		if (!rst_n) begin
			store_write_en <= 1'b0;
			store_mat_col <= 3'd0;
			store_mat_row <= 3'd0;
			store_data_flow <= 200'd0;
			parse_done_d <= 1'b0;
			gen_valid_d <= 1'b0;
		end else begin
			// ï¿½ß¿ï¿½â£¬ï¿½ï¿½parse_done/gen_validï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ğ´ï¿½ï¿½ï¿½ï¿½ï¿½
			parse_done_d <= parse_done;
			gen_valid_d <= gen_valid;
			store_write_en <= 1'b0;
			if (parse_done & ~parse_done_d) begin
				store_write_en <= 1'b1;
				// m=row, n=col: write as (row=m, col=n)
				store_mat_row <= parsed_m;
				store_mat_col <= parsed_n;
				store_data_flow <= parsed_matrix_flat;
			end else if (gen_valid & ~gen_valid_d) begin
				store_write_en <= 1'b1;
				// m=row, n=col: write as (row=m, col=n)
				store_mat_row <= gen_m;
				store_mat_col <= gen_n;
				store_data_flow <= gen_flow;
			end
		end
	end

	// --- Matrix Storage ï¿½ï¿½ï¿½ï¿½æ´¢Ä£ï¿½ï¿?? ---
	// ï¿½ï¿½ï¿½Ú´æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÉµÄ¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	wire [49:0] info_table;        // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ï¢ï¿½ï¿½ (Ã¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½5ï¿½Ö½ï¿½:ï¿½Ğ¡ï¿½ï¿½Ğ¡ï¿½IDï¿½ï¿½)
	wire [7:0] total_count;        // ï¿½Ñ´æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	
	// --- å­˜å‚¨è¯»å–ä»²è£: print_specified_dim_matrix ï¿?? matrix_selector_display å…±äº« ---
	// print_specified_dim_matrix çš„è¯»å–ä¿¡ï¿??
	wire spec_read_en;
	wire [2:0] spec_rd_col;
	wire [2:0] spec_rd_row;
	wire [1:0] spec_rd_mat_index;
	
	// matrix_selector_display çš„è¯»å–ä¿¡ï¿?? (å‰å‘å£°æ˜)
	wire selector_read_en;
	wire [2:0] selector_rd_col;
	wire [2:0] selector_rd_row;
	wire [1:0] selector_rd_mat_index;
	
	// ä»²è£åçš„å­˜å‚¨è¯»å–ä¿¡å· (selector ä¼˜å…ˆï¼Œå› ä¸ºå®ƒï¿?? spec å®Œæˆåæ‰å·¥ä½œ)
	wire store_read_en = selector_read_en | spec_read_en;
	wire [2:0] store_rd_col = selector_read_en ? selector_rd_col : spec_rd_col;
	wire [2:0] store_rd_row = selector_read_en ? selector_rd_row : spec_rd_row;
	wire [1:0] store_rd_mat_index = selector_read_en ? selector_rd_mat_index : spec_rd_mat_index;
	
	wire [199:0] store_rd_data_flow; // ï¿½ï¿½È¡ï¿½Ä¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	wire store_rd_ready;           // ï¿½ï¿½È¡×¼ï¿½ï¿½ï¿½Åºï¿½
	wire store_err_rd;             // ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
	
	matrix_storage #(
		.DATAWIDTH(8),
		.MAXNUM(2),
		.PICTUREMATRIXSIZE(25)
	) u_store (
		.clk(clk),
		.rst_n(rst_n),
		// Ğ´ï¿½Ó¿ï¿½ - ï¿½ï¿½ï¿½Óµï¿½parseï¿½ï¿½generateÄ£ï¿½ï¿½
		.write_en(store_write_en),
		.mat_col(store_mat_col),
		.mat_row(store_mat_row),
		.data_flow(store_data_flow),
		// ï¿½ï¿½ï¿½Ó¿ï¿½ - ï¿½ï¿½ï¿½Óµï¿½displayÄ£ï¿½ï¿½
		.read_en(store_read_en),
		.rd_col(store_rd_col),
		.rd_row(store_rd_row),
		.rd_mat_index(store_rd_mat_index),
		.rd_data_flow(store_rd_data_flow),
		.rd_ready(store_rd_ready),
		.err_rd(store_err_rd),
		// ×´Ì¬ï¿½ï¿½ï¿??
		.total_count(total_count),
		.info_table(info_table)
	);
	
	// --- Generate Mode ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£Ê½ ---
	// ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½UARTï¿½ï¿½ï¿½ï¿½Ä²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½É¾ï¿½ï¿½ï¿½
	wire [199:0] gen_flow;
	wire gen_done;
	wire gen_error;
	wire gen_valid;
	wire [2:0] gen_m, gen_n;
	generate_mode u_generate_operate(
		.clk(clk),
		.rst_n(rst_n),
		.start(generate_mode_en),
		.uart_data(uart_rx_data),
		.uart_data_valid(uart_rx_done),
		.gen_matrix_flat(gen_flow),
		.gen_m(gen_m),
		.gen_n(gen_n),
		.gen_done(gen_done),
		.gen_valid(gen_valid),
		.error(gen_error)
	);

	// --- Printï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½ UART TXï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½ ---
	// ParseÄ£Ê½ï¿½ï¿½UARTï¿½ï¿½ï¿½ï¿½Åºï¿??
	wire uart_tx_en_parse;
	wire [7:0] uart_tx_data_parse;
	wire print_done_parse;

	// GenerateÄ£Ê½ï¿½ï¿½UARTï¿½ï¿½ï¿½ï¿½Åºï¿??
	wire uart_tx_en_gen;
	wire [7:0] uart_tx_data_gen_out;
	wire print_done_gen;
	// æŒ‡å®šè§„æ ¼è®¡æ•°ï¿?? UARTï¼ˆæ¥ï¿?? print_specified_dim_matrixï¿??
	wire uart_tx_en_spec_cnt;
	wire [7:0] uart_tx_data_spec_cnt;
	// æŒ‡å®šè§„æ ¼çŸ©é˜µæ­£æ–‡ UARTï¼ˆæ¥ï¿?? matrix_printerï¿??
	wire uart_tx_en_spec_mat;
	wire [7:0] uart_tx_data_spec_mat;

	// UART TXï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ - ï¿½ï¿½ï¿½İµï¿½Ç°Ä£Ê½Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½?
	always @(*) begin
		if (data_input_mode_en) begin
			// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£Ê½ - ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä¾ï¿½ï¿½ï¿½
			uart_tx_en = uart_tx_en_parse;
			uart_tx_data = uart_tx_data_parse;
		end else if (generate_mode_en) begin
			// ï¿½ï¿½ï¿½ï¿½Ä£Ê½ - ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÉµÄ¾ï¿½ï¿½ï¿??
			uart_tx_en = uart_tx_en_gen;
			uart_tx_data = uart_tx_data_gen_out;
		end else if (display_mode_en) begin
			// æ˜¾ç¤ºæ¨¡å¼ - ä¼˜å…ˆè¡¨æ ¼ -> è®¡æ•°ï¿?? -> çŸ©é˜µæ­£æ–‡ -> ç”¨æˆ·é€‰æ‹©çš„çŸ©ï¿??
			if (print_busy_table || print_table_start) begin
				uart_tx_en   = uart_tx_en_table;
				uart_tx_data = uart_tx_data_table;
			end else if (uart_tx_en_spec_cnt) begin
				// è®¡æ•°å¤´ï¼ˆä¸‰å­—èŠ‚ï¼‰ä¼˜å…ˆäºçŸ©é˜µæ­£ï¿??
				uart_tx_en   = uart_tx_en_spec_cnt;
				uart_tx_data = uart_tx_data_spec_cnt;
			end else if (uart_tx_en_spec_mat) begin
				// specæ¨¡å—çš„çŸ©é˜µæ‰“ï¿??
				uart_tx_en   = uart_tx_en_spec_mat;
				uart_tx_data = uart_tx_data_spec_mat;
			end else if(uart_tx_en_selector) begin
				// ç”¨æˆ·é€‰æ‹©çŸ©é˜µçš„æ‰“ï¿?? (selector)
				uart_tx_en   = uart_tx_en_selector;
				uart_tx_data = uart_tx_data_selector;
			end else begin
				uart_tx_en = 1'b0;
				uart_tx_data = 8'd0;
			end
		end else if (conv_mode_en) begin
			// å·ç§¯æ¨¡å¼ - ä¼˜å…ˆçŸ©é˜µæ‰“å°ï¼Œå¦åˆ™å‘é€æ§åˆ¶ä¿¡æ?
			if (conv_print_enable) begin
				// convæ¨¡å—çš„çŸ©é˜µæ‰“ï¿??
				uart_tx_en   = conv_printer_tx_start;
				uart_tx_data = conv_printer_tx_data;
			end else begin
				// convæ¨¡å—çš„æ§åˆ¶ä¿¡æ¯è¾“å‡ºï¼ˆå‘¨æœŸæ•°ï¼‰
				uart_tx_en   = conv_uart_tx_en;
				uart_tx_data = conv_uart_tx_data;
			end
		end else begin
			uart_tx_en = 1'b0;
			uart_tx_data = 8'd0;
		end
	end
	// --- Matrix Printer for Parse ï¿½ï¿½ï¿½ï¿½Ä£Ê½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½? ---
	// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½: uart_parser -> parsed_matrix_flat -> matrix_printer -> UART TX
	matrix_printer u_print_for_parse (
		.clk(clk),
		.rst_n(rst_n),
		.start(parse_print_start),       // reliable start after UART idle
		.matrix_flat(parsed_matrix_flat), // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		.dimM(parsed_m),                 // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.dimN(parsed_n),                 // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.use_crlf(1'b1),                 // Ê¹ï¿½Ã»Ø³ï¿½ï¿½ï¿½ï¿½ï¿½
		.tx_start(uart_tx_en_parse),     // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½
		.tx_data(uart_tx_data_parse),    // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.tx_busy(uart_tx_busy),          // ï¿½ï¿½ï¿½ï¿½: UARTÃ¦×´Ì¬
		.done(print_done_parse)          // ï¿½ï¿½ï¿??: ï¿½ï¿½Ó¡ï¿½ï¿½ï¿??
	);
	
    // --- Matrix Printer for Generate ï¿½ï¿½ï¿½ï¿½Ä£Ê½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½? ---
    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½: generate_mode -> gen_flow -> matrix_printer -> UART TX
	matrix_printer u_print_for_generate (
		.clk(clk),
		.rst_n(rst_n),
		.start(gen_valid),            // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡
		.matrix_flat(gen_flow),       // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ÉµÄ¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.dimM(gen_m),                 // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ÉµÄ¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.dimN(gen_n),                 // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ÉµÄ¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.use_crlf(1'b1),              // Ê¹ï¿½Ã»Ø³ï¿½ï¿½ï¿½ï¿½ï¿½
		.tx_start(uart_tx_en_gen),        // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½
		.tx_data(uart_tx_data_gen_out),   // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.tx_busy(uart_tx_busy),           // ï¿½ï¿½ï¿½ï¿½: UARTÃ¦×´Ì¬
		.done(print_done_gen)             // ï¿½ï¿½ï¿??: ï¿½ï¿½Ó¡ï¿½ï¿½ï¿??
	);
	
	// ========== Display Mode ï¿½ï¿½Ê¾Ä£Ê½ ==========
	// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½: display_mode_en -> matrix_selector_display -> print_table ï¿½ï¿½ print_specified_dim_matrix
	//        -> matrix_storage (ï¿½ï¿½È¡) -> matrix_printer -> UART TX
	
	// --- Print Table ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½ ---
	wire uart_tx_en_table;           // ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡UARTÊ¹ï¿½ï¿½
	wire [7:0] uart_tx_data_table;   // ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡UARTï¿½ï¿½ï¿½ï¿½
	wire print_busy_table;           // ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡Ã¦×´ï¿½?
	wire print_done_table;           // ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½
	wire print_table_start;          // ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿??
	wire [3:0] debug_state;          // ï¿½ï¿½ï¿½ï¿½×´Ì¬ (ï¿½ï¿½ï¿½ï¿½LEDï¿½ï¿½Ê¾)
	
	// Print Table Ä£ï¿½ï¿½ - ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ï¢ï¿½ï¿½
	// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½: info_table -> print_table -> UART TX
	print_table u_print_table (
		.clk(clk),
		.rst_n(rst_n),
		.start(print_table_start),         // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½
		.uart_tx_busy(uart_tx_busy),       // ï¿½ï¿½ï¿½ï¿½: UARTÃ¦×´Ì¬
		.uart_tx_en(uart_tx_en_table),     // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½
		.uart_tx_data(uart_tx_data_table), // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.info_table(info_table),           // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ï¢ï¿½ï¿½
		.cnt(total_count),                 // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.busy(print_busy_table),           // ï¿½ï¿½ï¿??: Ä£ï¿½ï¿½Ã¦×´Ì¬
		.done(print_done_table),           // ï¿½ï¿½ï¿??: ï¿½ï¿½Ó¡ï¿½ï¿½ï¿??
		.current_state(debug_state)        // ï¿½ï¿½ï¿??: ï¿½ï¿½Ç°×´Ì¬
	);

	// --- Print Specified Matrix ï¿½ï¿½Ó¡Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½ ---
	wire print_spec_start;               // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	wire [2:0] spec_dim_m, spec_dim_n;   // ï¿½Ã»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä¿ï¿½ï¿½ï¿½ï¿½ï¿½Î¬ï¿½ï¿½
	wire print_spec_busy;                // ï¿½ï¿½Ó¡Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ã¦×´Ì¬
	wire print_spec_done;                // ï¿½ï¿½Ó¡Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
	wire print_spec_error;               // ï¿½ï¿½Ó¡Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
	
	// Matrix Printer for Display ï¿½ï¿½Ê¾Ä£Ê½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½Åºï¿??
	wire matrix_print_start;             // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½?
	wire [199:0] matrix_flat;            // Òªï¿½ï¿½Ó¡ï¿½Ä¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ (ï¿½ï¿½ï¿½ï¿½print_specified_dim_matrix)
	// ï¿½ï¿½ï¿½ï¿½Î¬ï¿½ï¿½Ö±ï¿½ï¿½Ê¹ï¿½ï¿½spec_dim (ï¿½ï¿½Îªprint_specified_dim_matrixï¿½ï¿½È·ï¿½ï¿½ï¿½ï¿½Ñ¯ï¿½ï¿½ï¿½Ä¾ï¿½ï¿½ï¿½Î¬ï¿½ï¿½ï¿½ï¿½spec_dimÆ¥ï¿½ï¿½)
	// wire [2:0] matrix_dim_m, matrix_dim_n; // ï¿½ï¿½ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½wireï¿½ï¿½Ö±ï¿½ï¿½Ê¹ï¿½ï¿½spec_dim_m/n
	wire matrix_print_busy;              // ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡Ã¦×´ï¿½?
	wire matrix_print_done;              // ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½
	wire uart_tx_en_spec;                // Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡UARTÊ¹ï¿½ï¿½ (Î¨Ò»ï¿½ï¿½UARTï¿½ï¿½ï¿½ï¿½?)
	wire [7:0] uart_tx_data_spec;        // Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡UARTï¿½ï¿½ï¿½ï¿½ (Î¨Ò»ï¿½ï¿½UARTï¿½ï¿½ï¿½ï¿½?)
	
	// DisplayÄ£Ê½×´Ì¬ï¿½Åºï¿½
	wire display_error;                  // ï¿½ï¿½Ê¾Ä£Ê½ï¿½ï¿½ï¿½ï¿½
	wire display_done;                   // ï¿½ï¿½Ê¾Ä£Ê½ï¿½ï¿½ï¿??
	wire [1:0] selected_matrix_id;       // Ñ¡ï¿½ĞµÄ¾ï¿½ï¿½ï¿½ID

	// --- matrix_selector_display çš„çŸ©é˜µæ‰“å°æ¥ï¿?? ---
	wire selector_print_start;
	wire [199:0] selector_matrix_flat;
	wire selector_print_busy;
	wire selector_print_done;
	wire uart_tx_en_selector;
	wire [7:0] uart_tx_data_selector;

	// Matrix Selector Display ï¿½ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½: uart_rx -> matrix_selector_display -> (print_table ï¿½ï¿½ print_specified_dim_matrix)
	matrix_selector_display u_matrix_selector_display (
		.clk(clk),
		.rst_n(rst_n),
		.start(display_mode_en),              // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½Ê¾Ä£Ê½Ê¹ï¿½ï¿½
		
		// ï¿½ï¿½print_tableÄ£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		.print_table_start(print_table_start), // ï¿½ï¿½ï¿??: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½
		.print_table_busy(print_busy_table),   // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½?
		.print_table_done(print_done_table),   // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½
		
		// UARTï¿½ï¿½ï¿½ï¿½ - ï¿½ï¿½ï¿½ï¿½ï¿½Ã»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î¬ï¿½ï¿??
		.uart_input_data(uart_rx_data),        // ï¿½ï¿½ï¿½ï¿½: UARTï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.uart_input_valid(uart_rx_done),       // ï¿½ï¿½ï¿½ï¿½: UARTï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
		
		// ï¿½ï¿½print_specified_dim_matrixÄ£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		.print_spec_start(print_spec_start),   // ï¿½ï¿½ï¿??: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.spec_dim_m(spec_dim_m),               // ï¿½ï¿½ï¿??: Ä¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		.spec_dim_n(spec_dim_n),               // ï¿½ï¿½ï¿??: Ä¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		.print_spec_busy(print_spec_busy),     // ï¿½ï¿½ï¿½ï¿½: Ö¸ï¿½ï¿½ï¿½ï¿½Ó¡Ã¦
		.print_spec_done(print_spec_done),     // ï¿½ï¿½ï¿½ï¿½: Ö¸ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿??
		.print_spec_error(print_spec_error),   // ï¿½ï¿½ï¿½ï¿½: Ö¸ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½ï¿½
		
		// ï¿?? matrix_storage é€šä¿¡ï¼šè¯»å–ç”¨æˆ·ï¿½?ï¿½æ‹©çš„çŸ©ï¿??
		.read_en(selector_read_en),
		.rd_col(selector_rd_col),
		.rd_row(selector_rd_row),
		.rd_mat_index(selector_rd_mat_index),
		.rd_data_flow(store_rd_data_flow),
		.rd_ready(store_rd_ready),
		
		// ï¿?? matrix_printer é€šä¿¡ï¼šæ‰“å°ï¿½?ï¿½ä¸­çš„çŸ©ï¿??
		.matrix_print_start(selector_print_start),
		.matrix_flat(selector_matrix_flat),
		.matrix_print_busy(selector_print_busy),
		.matrix_print_done(selector_print_done),
		
		// ×´Ì¬ï¿½ï¿½ï¿??
		.error(display_error),                   // ï¿½ï¿½ï¿??: ï¿½ï¿½ï¿½ï¿½×´Ì¬
		.done(display_done),                     // ï¿½ï¿½ï¿??: ï¿½ï¿½ï¿½×´ï¿½?
		.selected_matrix_id(selected_matrix_id)  // ï¿½ï¿½ï¿??: Ñ¡ï¿½ĞµÄ¾ï¿½ï¿½ï¿½ID
	);

	// Print Specified Dimension Matrix æ‰“å°æŒ‡å®šç»´åº¦çŸ©é˜µæ¨¡å—
	// æ•°æ®ï¿??: spec_dim -> info_table æŸ¥è¯¢ -> matrix_storage è¯»å– -> å…ˆå‘è®¡æ•°ï¿?? -> è§¦å‘ matrix_printer æ‰“å°
	print_specified_dim_matrix u_print_specified_dim_matrix (
		.clk(clk),
		.rst_n(rst_n),
		.start(print_spec_start),             // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡
		.busy(print_spec_busy),               // ï¿½ï¿½ï¿??: Ä£ï¿½ï¿½Ã¦×´Ì¬
		.done(print_spec_done),               // ï¿½ï¿½ï¿??: ï¿½ï¿½Ó¡ï¿½ï¿½ï¿??
		.error(print_spec_error),             // ï¿½ï¿½ï¿??: ï¿½ï¿½ï¿½ï¿½ (Î´ï¿½Òµï¿½Æ¥ï¿½ï¿½ï¿½ï¿½ï¿??)
		
		// ï¿½ï¿½ï¿½ï¿½ï¿½Ä¿ï¿½ï¿½Î¬ï¿½ï¿??
		.dim_m(spec_dim_m),                   // ï¿½ï¿½ï¿½ï¿½: Ä¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		.dim_n(spec_dim_n),                   // ï¿½ï¿½ï¿½ï¿½: Ä¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		
		// ï¿½ï¿½ï¿½Óµï¿½matrix_storage
		.info_table(info_table),              // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ï¢ï¿½ï¿½ (ï¿½ï¿½ï¿½Ú²ï¿½Ñ¯)
		.read_en(spec_read_en),               // ï¿½ï¿½ï¿??: ï¿½ï¿½Ê¹ï¿½ï¿½
		// m=row, n=col: map to storage rd_row, rd_col respectively
		.dimM(spec_rd_row),                   // dimM (row=m) -> rd_row
		.dimN(spec_rd_col),                   // dimN (col=n) -> rd_col
		.mat_index(spec_rd_mat_index),        // ï¿½ï¿½ï¿??: ï¿½È¡Ä¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿??
		.rd_ready(store_rd_ready),            // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½
		.rd_data_flow(store_rd_data_flow),    // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½È¡ï¿½Ä¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		
		// ï¿½ï¿½ï¿½Óµï¿½matrix_printer (Í¨ï¿½ï¿½ï¿½ï¿½Ğ©ï¿½ÅºÅ´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½)
		.matrix_printer_start(matrix_print_start), // ï¿½ï¿½ï¿??: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½?
		.matrix_printer_done(matrix_print_done),   // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½Ó¡ï¿½ï¿½ï¿½
		.matrix_flat(matrix_flat),                 // ï¿½ï¿½ï¿??: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½İ´ï¿½ï¿½İ¸ï¿½printer
		.use_crlf(1'b1),                          // Ê¹ï¿½Ã»Ø³ï¿½ï¿½ï¿½ï¿½ï¿½
        
		// UARTè¾“å‡ºï¼ˆè®¡æ•°å¤´ï¿??
		.uart_tx_busy(uart_tx_busy),
		.uart_tx_en(uart_tx_en_spec_cnt),
		.uart_tx_data(uart_tx_data_spec_cnt)
	);

	// Matrix Printer for Display æ˜¾ç¤ºæ¨¡å¼çš„çŸ©é˜µæ‰“å°å™¨ï¼ˆæ­£æ–‡ï¼‰
	// æ•°æ®ï¿??: print_specified_dim_matrix -> matrix_flat -> matrix_printer -> UART TX
	matrix_printer u_print_for_display (
		.clk(clk),
		.rst_n(rst_n),
		.start(matrix_print_start),       // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½print_specified_dim_matrixï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
		.matrix_flat(matrix_flat),        // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½print_specified_dim_matrixï¿½Ä¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.dimM(spec_dim_m),                // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ (Ê¹ï¿½ï¿½ï¿½Ã»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î¬ï¿½ï¿??)
		.dimN(spec_dim_n),                // ï¿½ï¿½ï¿½ï¿½: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ (Ê¹ï¿½ï¿½ï¿½Ã»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î¬ï¿½ï¿??)
		.use_crlf(1'b1),                  // Ê¹ï¿½Ã»Ø³ï¿½ï¿½ï¿½ï¿½ï¿½
		.tx_start(uart_tx_en_spec_mat),   // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ (çŸ©é˜µæ­£æ–‡)
		.tx_data(uart_tx_data_spec_mat),  // ï¿½ï¿½ï¿??: UARTï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ (çŸ©é˜µæ­£æ–‡)
		.tx_busy(uart_tx_busy),           // ï¿½ï¿½ï¿½ï¿½: UARTÃ¦×´Ì¬
		.done(matrix_print_done)          // ï¿½ï¿½ï¿??: ï¿½ï¿½Ó¡ï¿½ï¿½É£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½print_specified_dim_matrix
	);
	// --- Matrix Printer for Selector: matrix_selector_display ç”¨æˆ·é€‰æ‹©çŸ©é˜µæ‰“å° ---
	matrix_printer u_print_for_selector (
		.clk(clk),
		.rst_n(rst_n),
		.start(selector_print_start),
		.matrix_flat(selector_matrix_flat),
		.dimM(spec_dim_m),                // ä½¿ç”¨ç”¨æˆ·è¾“å…¥çš„ç»´ï¿??
		.dimN(spec_dim_n),
		.use_crlf(1'b1),
		.tx_start(uart_tx_en_selector),
		.tx_data(uart_tx_data_selector),
		.tx_busy(uart_tx_busy),
		.done(selector_print_done)
	);
	
	// selector_print_busy æ ¹æ®æ‰“å°å™¨çŠ¶æ€ç”Ÿï¿??
	assign selector_print_busy = selector_print_start | (~selector_print_done & (selector_print_start | uart_tx_en_selector));
	// Displayæ¨¡å¼ UART é€‰æ‹©ä¿¡å·ï¼ˆä¸å†ä½¿ç”¨äºŒé€‰ä¸€å›ºå®šé€‰æ‹©ï¿??
	// ç”±ä¸Šï¿?? always å—ç»Ÿï¿??é€‰æ‹©è¾“å‡ºï¿?? uart_tx

	//å·ç§¯æ¨¡å—  
	wire conv_done;
	wire conv_busy;
	wire conv_print_enable;
	wire conv_print_done;
	wire conv_uart_tx_en;
	wire [7:0] conv_uart_tx_data;   // ä¿®å¤ï¼šä»1ä½æ”¹ä¸?8ä½?
	wire [1279:0] conv_matrix_flat;
	
	convolution_engine u_convolution_engine (
	.clk(clk),
	.rst(~rst_n),  // ä¿®å¤ï¼šconvolution_engineä½¿ç”¨é«˜ç”µå¹³å¤ä½ï¼Œéœ?è¦å–å?
	.enable(conv_mode_en),
	.uart_rx_valid(uart_rx_done & conv_mode_en),  // ä¿®å¤ï¼šåªåœ¨å·ç§¯æ¨¡å¼ä¸‹æ¥æ”¶UARTæ•°æ®
	.uart_rx_data(uart_rx_data),
	.done(conv_done),
	.busy(conv_busy),
	.print_enable(conv_print_enable),
	.matrix_data(conv_matrix_flat),
	.print_done(conv_print_done)
	//.uart_tx_en(conv_uart_tx_en),
	//.uart_tx_data(conv_uart_tx_data),
	//.uart_tx_busy(uart_tx_busy & conv_mode_en)
	);
	wire conv_printer_tx_start;
	wire [7:0] conv_printer_tx_data;  // ä¿®å¤ï¼šä»1ä½æ”¹ä¸?8ä½?
	conv_matrix_printer u_conv_matrix_printer (
	.clk(clk),
	.rst_n(rst_n),
	.start(conv_print_enable & conv_mode_en),    // ä¿®å¤ï¼šåªåœ¨å·ç§¯æ¨¡å¼ä¸‹å¯åŠ¨æ‰“å°
	.matrix_flat(conv_matrix_flat),      // 80 * 16
	.tx_busy(uart_tx_busy),
	.tx_start(conv_printer_tx_start),           // drive uart_tx_en
	.tx_data(conv_printer_tx_data),            // drive uart_tx_data
	.done(conv_print_done) 
	);               // pulses high when all rows sent

	reg [199:0] matrix_selected [1:0];
	reg [2:0] m_selected [1:0];
	reg [2:0] n_selected [1:0];
	reg ptr;
	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        ptr <= 1'b0;
			matrix_selected[0] <= 200'd0;
			matrix_selected[1] <= 200'd0;
			m_selected[0] <= 3'd0;
			m_selected[1] <= 3'd0;
			n_selected[0] <= 3'd0;
	    end else if (display_done) begin
			ptr <= ~ptr;
			matrix_selected[ptr] <= selector_matrix_flat;
			m_selected[ptr] <= spec_dim_m;
			n_selected[ptr] <= spec_dim_n;
	    end
	end

	reg [3:0] calc_mode;
	wire [2:0] op_code = calc_mode[2:0];
	reg calc_start;
	reg error_not_cleaned;

	reg [3:0] state, next_state;
	reg [7:0] scalr_input;
	wire scalar_valid = (scalar >= 8'd0) && (scalar <= 8'd9);

	localparam CALC_IDLE        = 4'd0;
	localparam CALC_WAIT_CONFIRM = 4'd1;
	localparam CALC_BRANCH       = 4'd2;
	localparam CALC_SCALAR_CONFIRM = 4'd3;
	localparam CALC_SCALAR_VALIDATE = 4'd5;
	localparam CALC_COMPUTE    = 4'd4;
	localparam RESULT_WAIT    = 4'd7;
	localparam RESULT_PRINT    = 4'd8;
	localparam ERROR_SCALAR          = 4'd9;
	localparam ERROR_MATRIX      = 4'd10;
	localparam DONE      = 4'd6;


	localparam OP_TRANSPOSE = 3'd0;
	localparam OP_SCALAR = 3'd1;
	localparam OP_ADD       = 3'd2;
	localparam OP_MULTIPLY  = 3'd3;

	always @(posedge clk or negedge rst_n) begin
	    if (!rst_n) begin
	        state <= CALC_IDLE;
	    end else begin
	        state <= next_state;
	    end
	end

	always @(*) begin
	    next_state = state;
	    case (state)
	        CALC_IDLE: begin
	            if (calculation_mode_en) begin
					if(error_not_cleaned) begin
						next_state = CALC_COMPUTE;
					end else begin
	                next_state = CALC_WAIT_CONFIRM;
					end
	            end
	        end
	        CALC_WAIT_CONFIRM: begin
	            if(btn_confirm_db) begin
					next_state = CALC_BRANCH;
	            end
	        end

			CALC_BRANCH: begin
				if(op_code == OP_SCALAR) begin
					next_state = CALC_SCALAR_CONFIRM;
				end else begin
					next_state = CALC_COMPUTE;
				end
			end

			CALC_SCALAR_CONFIRM: begin
				if(btn_confirm_db) begin
					next_state = CALC_SCALAR_VALIDATE;
				end
			end

			CALC_SCALAR_VALIDATE: begin
				if(scalar_valid) begin
					next_state = CALC_COMPUTE;
				end else begin
					next_state = ERROR_SCALAR;
				end
			end

			CALC_COMPUTE: begin
				if(result_done) begin
					next_state = DONE;
				end
			end

			DONE:begin
				if(result_valid) begin
					next_state = RESULT_PRINT;
				end else begin
					next_state = ERROR_MATRIX;
				end
			end

			RESULT_PRINT: begin
				if(result_printer_done) begin
					next_state = DONE;
				end
			end

			ERROR_SCALAR: begin
				next_state = CALC_SCALAR_CONFIRM;
			end

			DONE: begin
				if(!calculation_mode_en) begin
					next_state = CALC_IDLE;
				end
			end

			ERROR_MATRIX: begin
				next_state = CALC_IDLE;
			end

	        default: begin
	            next_state = CALC_IDLE;
	        end
	    endcase
	end
	always@(*) begin
	    calc_start = 1'b0;
	    calc_mode = 4'd0;
	    scalar = 8'd0;
	    case (next_state)
			CALC_IDLE: begin
			end
			CALC_WAIT_CONFIRM: begin
				if(btn_confirm_db) begin
					calc_mode = command[7:4];
				end
			end
	        CALC_BRANCH: begin
				calc_mode = command[7:4];
			end
			CALC_SCALAR_VALIDATE: begin
				if(scalar_valid) begin
					scalar = scalar_input;
					error_not_cleaned = 1'b0;
				end
			end
			CALC_COMPUTE: begin
				calc_start = 1'b1;
			end
			ERROR_SCALAR: begin
				error_not_cleaned = 1'b1;
			end
			ERROR_MATRIX: begin
				error_not_cleaned = 1'b1;
			end
			DONE: begin
				error_not_cleaned = 1'b0;
			end

	        default: begin
	            // do nothing
	        end
	    endcase
	end

	reg result_printer_start;
	wire result_printer_done;
	wire result_printer_tx_start;
    wire [7:0] result_printer_tx_data;

	matrix_printer16 u_matrix_printer16 (
	    .clk(clk),
	    .rst_n(rst_n),
	    .start(result_printer_start),
	    .dimM(result_m),
	    .dimN(result_n),
	    .matrix_flat(result_flat),
	    .use_crlf(1'b1),
	    .tx_start(result_printer_tx_start),
	    .tx_data(result_printer_tx_data),
	    .tx_busy(uart_tx_busy),
	    .done(result_printer_done)
	);

	wire [399:0] result_flat;
	wire [2:0] result_m;
	wire [2:0] result_n;
	wire result_done;
	wire result_valid;
	reg [7:0] scalar;
	wire result_busy;

	matrix_alu u_matrix_alu (
	    .clk(clk),
	    .rst_n(rst_n),
	    .op_code(op_code),
	    .start(calc_start),
	    .matrix_a_flat(matrix_selected[0]),
	    .m_a(m_selected[0]),
	    .n_a(n_selected[0]),
	    .matrix_b_flat(matrix_selected[1]),
	    .m_b(m_selected[1]),
	    .n_b(n_selected[1]),
	    .scalar(scalar_input), // Example scalar value
	    .result_flat(result_flat),
	    .result_m(result_m),
	    .result_n(result_n),
	    .done(result_done),
	    .valid(result_valid),
	    .busy(result_busy)
	);

endmodule