<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"  lang="en-gb">
<head>
	<meta name="generator" content="Hugo 0.102.3" />
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">

<title>Project F: Where FPGAs Come to Life</title>

<meta property='og:title' content='Project F: FPGA Dev'>
<meta property='og:description' content=''>
<meta property='og:url' content='https://projectf.io/'>
<meta property='og:site_name' content='Project F: FPGA Dev'>
<meta property='og:type' content='website'><meta property='article:section' content=''><meta property='og:updated_time' content='2022-09-11T00:00:00Z'><meta name='twitter:card' content='summary'><meta name='twitter:site' content='@WillFlux'><meta name='twitter:creator' content='@WillFlux'>


<link href="https://projectf.io/index.xml" rel="alternate" type="application/rss+xml" title="Project F: FPGA Dev">

<link rel="stylesheet" href="/css/style.css"><link rel='stylesheet' href='https://projectf.io/css/custom.css'>

<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">
<link rel="canonical" href="https://projectf.io/">
<meta name="msapplication-TileColor" content="#da532c">
<meta name="theme-color" content="#ffffff">
</head>
<body>

<section class="section">
  <div class="container">
    <nav id="nav-main" class="nav">
      <div id="nav-name" class="nav-left">
        <a id="nav-anchor" class="nav-item" href="https://projectf.io">
          <h1 id="nav-heading" class="title is-4">Project F: FPGA Dev</h1>
        </a>
      </div>
      <div class="nav-right">
        <nav id="nav-items" class="nav-item level is-mobile"><a class="level-item" aria-label="github" href='https://github.com/projf/projf-explore'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="twitter" href='https://twitter.com/WillFlux'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M23 3a10.9 10.9 0 0 1-3.14 1.53 4.48 4.48 0 0 0-7.86 3v1A10.66 10.66 0 0 1 3 4s-4 9 5 13a11.64 11.64 0 0 1-7 2c9 5 20 0 20-11.5a4.5 4.5 0 0 0-.08-.83A7.72 7.72 0 0 0 23 3z"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="youtube" href='https://youtube.com/channel/UCaT0lvfWo1GStbp0neg8weg'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M22.54 6.42a2.78 2.78 0 0 0-1.94-2C18.88 4 12 4 12 4s-6.88 0-8.6.46a2.78 2.78 0 0 0-1.94 2A29 29 0 0 0 1 11.75a29 29 0 0 0 .46 5.33A2.78 2.78 0 0 0 3.4 19c1.72.46 8.6.46 8.6.46s6.88 0 8.6-.46a2.78 2.78 0 0 0 1.94-2 29 29 0 0 0 .46-5.25 29 29 0 0 0-.46-5.33z"/>
    <polygon points="9.75 15.02 15.5 11.75 9.75 8.48 9.75 15.02"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="rss" href='/index.xml'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle>
    
  </svg></i>
            </span>
          </a></nav>
      </div>
    </nav>

    <nav class="nav">
      
      <div class="nav-left"><a class="nav-item" href="/about">
          <h2 class="title is-5">About</h2>
        </a><a class="nav-item" href="/boards">
          <h2 class="title is-5">Boards</h2>
        </a><a class="nav-item" href="/demos">
          <h2 class="title is-5">Demos</h2>
        </a><a class="nav-item" href="/howto">
          <h2 class="title is-5">How To</h2>
        </a><a class="nav-item" href="/tags/news">
          <h2 class="title is-5">News</h2>
        </a><a class="nav-item" href="/tutorials">
          <h2 class="title is-5">Tutorials</h2>
        </a><a class="nav-item" href="/verilog-lib">
          <h2 class="title is-5">Verilog Lib</h2>
        </a></div>
      

      
    </nav>

  </div>
  <script src="/js/navicon-shift.js"></script>
</section>
<section class="section">
  <div class="container">
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>




        
      </div>
      <h2 class="subtitle is-6 date">17 March 2021</h2>
      <h1 class="title"><a href="https://projectf.io/posts/fpga-shapes/">2D Shapes

  
    
  
</a></h1>
      <div class="content">
        Welcome back to Exploring FPGA Graphics. In 2D Shapes, we build on what we learned from Lines and Triangles in two ways: drawing new shapes and learning to colour them in. We&rsquo;ll start with rectangles and filled triangles before moving on to circles. These basic shapes make it possible to create a wide variety of graphics and user interfaces.
This post was revised in September 2022. Expect additional content in October.
        
        <a class="button is-link" href="https://projectf.io/posts/fpga-shapes/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/nexys/">#nexys</a>



  
  | <a class="subtitle is-6" href="/tags/hello/">#hello</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">11 February 2021</h2>
      <h1 class="title"><a href="https://projectf.io/posts/hello-nexys-2/">Hello Nexys - Part 2

  
    
  
</a></h1>
      <div class="content">
        Welcome back to our three-part FPGA tutorial with SystemVerilog and the Digilent Nexys Video. In part two, we&rsquo;re going to learn about clocks and counting. Along the way, we&rsquo;ll cover maintaining state with flip-flops, timing things with clock dividers, creating our first Verilog module, and controlling LEDs with pulse width modulation. This post is also available for the Arty. This post was last updated in December 2021.
New to the series?
        
        <a class="button is-link" href="https://projectf.io/posts/hello-nexys-2/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>




        
      </div>
      <h2 class="subtitle is-6 date">28 January 2021</h2>
      <h1 class="title"><a href="https://projectf.io/posts/lines-and-triangles/">Lines and Triangles

  
    
  
</a></h1>
      <div class="content">
        Welcome back to Exploring FPGA Graphics. It&rsquo;s time to turn our attention to drawing. Most modern computer graphics come down to drawing triangles and colouring them in. So, it seems fitting to begin our drawing tour with triangles and the straight lines that form them. This post will implement Bresenham&rsquo;s line algorithm in Verilog and create lines, triangles, and even a cube (our first sort-of 3D). This post was last updated in September 2022.
        
        <a class="button is-link" href="https://projectf.io/posts/lines-and-triangles/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/tools/">#tools</a>



  
  | <a class="subtitle is-6" href="/tags/testing/">#testing</a>
  
  | <a class="subtitle is-6" href="/tags/verilator/">#verilator</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">31 December 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/verilog-lint-with-verilator/">Verilog Lint with Verilator

  
    
  
</a></h1>
      <div class="content">
        Hardware design can be unforgiving, so it pays to use any advantage you can get. Verilator is a Verilog simulator and C++ compiler that also supports linting: statically analysing your designs for issues. Not only can Verilator spot problems your synthesis tool might overlook, but it also runs quickly. Verilator is also great for graphics simulation with SDL. This post was last updated in July 2021.
Get in touch: GitHub Issues, 1BitSquared Discord, @WillFlux (Mastodon), @WillFlux (Twitter)
        
        <a class="button is-link" href="https://projectf.io/posts/verilog-lint-with-verilator/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/maths/">#maths</a>




        
      </div>
      <h2 class="subtitle is-6 date">22 December 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/square-root-in-verilog/">Square Root in Verilog

  
    
  
</a></h1>
      <div class="content">
        The square root is useful in many circumstances, including statistics, graphics, and signal processing. In this how to, we&rsquo;re going to look at a straightforward digit-by-digit square root algorithm for integer and fixed-point numbers. There are lower-latency methods, but this one is simple, using only subtraction and bit shifts. This post was last updated in June 2021.
There are also posts on fixed-point numbers, division, and sine &amp; cosine.
Get in touch: GitHub Issues, 1BitSquared Discord, @WillFlux (Mastodon), @WillFlux (Twitter)
        
        <a class="button is-link" href="https://projectf.io/posts/square-root-in-verilog/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/tools/">#tools</a>



  
  | <a class="subtitle is-6" href="/tags/verilator/">#verilator</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">11 November 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/building-ice40-fpga-toolchain/">iCE40 FPGA Toolchain on Linux

  
    
  
</a></h1>
      <div class="content">
        Since I tested FPGA development tools on Ubuntu 20.04, there have been requests for more posts on FPGA tooling. In this post, I provide a quick guide to building an open-source FPGA toolchain for iCE40 boards, such as iCEBreaker. I plan to cover ECP5 FPGAs in a future version. This post was last updated in February 2022.
This guide is designed for Ubuntu or Pop!_OS 20.04, but should be straightforward to adjust to your own distro.
        
        <a class="button is-link" href="https://projectf.io/posts/building-ice40-fpga-toolchain/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/nexys/">#nexys</a>



  
  | <a class="subtitle is-6" href="/tags/hello/">#hello</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">4 November 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/hello-nexys-1/">Hello Nexys - Part 1

  
    
  
</a></h1>
      <div class="content">
        This three-part tutorial provides a quick introduction to FPGA development with SystemVerilog and the Digilent Nexys Video board. No prior experience of FPGA development is required, but basic knowledge of programming concepts is assumed. If you can write a simple program with Python or JavaScript, you shouldn&rsquo;t have any trouble. This post was last updated in June 2021.
I find working with FPGAs gives me a sense of delight so often lacking in modern software development.
        
        <a class="button is-link" href="https://projectf.io/posts/hello-nexys-1/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>




        
      </div>
      <h2 class="subtitle is-6 date">30 October 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/framebuffers/">Framebuffers

  
    
  
</a></h1>
      <div class="content">
        Welcome back to Exploring FPGA Graphics. In the previous part, we worked with sprites, but another approach is needed as graphics become more complex. Instead of drawing directly to the screen, we draw to a framebuffer, which is read out to the screen. This post provides an introduction to framebuffers and how to scale them up. We&rsquo;ll also learn how to fizzlefade graphics Wolfenstein 3D style. This post was last updated in September 2022.
        
        <a class="button is-link" href="https://projectf.io/posts/framebuffers/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>




        
      </div>
      <h2 class="subtitle is-6 date">28 October 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/hardware-sprites/">Hardware Sprites

  
    
  
</a></h1>
      <div class="content">
        Welcome back to Exploring FPGA Graphics. In the previous part, we updated our display signals and learnt about colour palettes. This part shows you how to create fast, colourful graphics with minimal logic. Hardware sprites maintain much of the simplicity of our Pong design while offering greater creative freedom.
This post was completely revised in June 2022.
In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs.
        
        <a class="button is-link" href="https://projectf.io/posts/hardware-sprites/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>



  
  | <a class="subtitle is-6" href="/tags/maths/">#maths</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">22 September 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/life-on-screen/">Life on Screen

  
    
  
</a></h1>
      <div class="content">
        In this FPGA demo we&rsquo;ll experiment with Game of Life, a cellular automaton created by John Conway in 1970. This post was last updated in August 2022.
Get in touch: GitHub Issues, 1BitSquared Discord, @WillFlux (Mastodon), @WillFlux (Twitter)
Requirements For this demo you need an FPGA board with video output. I&rsquo;ll be working with the Digilent Arty, but it should be easy to adapt this design to other boards. It helps to be comfortable with programming your FPGA board and reasonably familiar with Verilog.
        
        <a class="button is-link" href="https://projectf.io/posts/life-on-screen/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/memory/">#memory</a>




        
      </div>
      <h2 class="subtitle is-6 date">24 August 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/fpga-memory-types/">FPGA Memory Types

  
    
  
</a></h1>
      <div class="content">
        Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This how to gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs.
        
        <a class="button is-link" href="https://projectf.io/posts/fpga-memory-types/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/games/">#games</a>



  
  | <a class="subtitle is-6" href="/tags/graphics/">#graphics</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">30 July 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/fpga-pong/">FPGA Pong

  
    
  
</a></h1>
      <div class="content">
        Welcome back to Exploring FPGA Graphics. Last time, we raced the beam; this time, we&rsquo;ll recreate the classic arcade Pong and play against our FPGA. This post was last updated in June 2022.
This post was completely revised in April 2022.
In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs. We&rsquo;ll learn how screens work, play Pong, create starfields and sprites, paint Michelangelo&rsquo;s David, draw lines and triangles, and animate characters and shapes.
        
        <a class="button is-link" href="https://projectf.io/posts/fpga-pong/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/maths/">#maths</a>




        
      </div>
      <h2 class="subtitle is-6 date">1 July 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/division-in-verilog/">Division in Verilog

  
    
  
</a></h1>
      <div class="content">
        Division is a fundamental arithmetic operation; one we take for granted in most contexts. FPGAs are different; Verilog can&rsquo;t synthesize division: we need to do it ourselves. In this how to, we&rsquo;re going to look at a straightforward division algorithm for positive integers and fixed-point numbers. For integers, this method takes one cycle per bit: 32 cycles for 32-bit numbers. This post was last updated June 2021.
There are also posts on fixed-point numbers, square root, and sine &amp; cosine.
        
        <a class="button is-link" href="https://projectf.io/posts/division-in-verilog/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>




        
      </div>
      <h2 class="subtitle is-6 date">26 June 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/video-timings-vga-720p-1080p/">Video Timings: VGA, SVGA, 720p, 1080p

  
    
  
</a></h1>
      <div class="content">
        To work with standard monitors and TVs, you need to use the correct video timings. This how to includes the timings for four standard display modes using analogue VGA, DVI, HDMI, or DisplayPort: 640x480 (VGA), 800x600 (SVGA), 1280x720, and 1920x1080 all at 60 Hz.
CRT monitors typically support higher refresh rates in addition to 60 Hz, such as 72 and 85 Hz, but most LCD monitors do not. There are an increasing number of televisions and monitors that do support high refresh rates, but these are beyond the scope of this guide.
        
        <a class="button is-link" href="https://projectf.io/posts/video-timings-vga-720p-1080p/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>




        
      </div>
      <h2 class="subtitle is-6 date">10 June 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/fpga-ad-astra/">Ad Astra

  
    
  
</a></h1>
      <div class="content">
        These demos combine some of my earliest FPGA designs from 2018: simple sprites and an animated starfield generated with a linear-feedback shift register. I don&rsquo;t recommend using this approach to sprites in new designs, check out the hardware sprites tutorial instead. This post was last updated in August 2022.
Get in touch: GitHub Issues, 1BitSquared Discord, @WillFlux (Mastodon), @WillFlux (Twitter)
Requirements For these demos you need an FPGA board with video output.
        
        <a class="button is-link" href="https://projectf.io/posts/fpga-ad-astra/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/maths/">#maths</a>




        
      </div>
      <h2 class="subtitle is-6 date">26 May 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/fixed-point-numbers-in-verilog/">Fixed Point Numbers in Verilog

  
    
  
</a></h1>
      <div class="content">
        Sometimes you need more precision than integers can provide, but floating-point computation is not trivial (try reading IEEE 754). You could use a library or IP block, but simple fixed point maths can often get the job done with little effort. Furthermore, most FPGAs have dedicated DSP blocks that make multiplication and addition of integers fast; we can take advantage of that with a fixed-point approach. This post was last updated in May 2021.
        
        <a class="button is-link" href="https://projectf.io/posts/fixed-point-numbers-in-verilog/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/graphics/">#graphics</a>




        
      </div>
      <h2 class="subtitle is-6 date">20 May 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/fpga-graphics/">Beginning FPGA Graphics

  
    
  
</a></h1>
      <div class="content">
        Welcome to Exploring FPGA Graphics. In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs. We&rsquo;ll learn how screens work, play Pong, create starfields and sprites, paint Michelangelo&rsquo;s David, draw lines and triangles, and animate characters and shapes. Along the way, you&rsquo;ll experience a range of designs and techniques, from memory and finite state machines to crossing clock domains and translating C algorithms into Verilog.
        
        <a class="button is-link" href="https://projectf.io/posts/fpga-graphics/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/arty/">#arty</a>



  
  | <a class="subtitle is-6" href="/tags/hello/">#hello</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">6 May 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/hello-arty-2/">Hello Arty - Part 2

  
    
  
</a></h1>
      <div class="content">
        Welcome back to our three-part FPGA tutorial with SystemVerilog and the Digilent Arty A7. In part two, we&rsquo;re going to learn about clocks and counting. Along the way, we&rsquo;ll cover maintaining state with flip-flops, timing things with clock dividers, creating our first Verilog module, and controlling LEDs with pulse width modulation. You might be surprised how far counting takes you: by the end of this tutorial, you&rsquo;ll be creating RGB lighting effects worthy of a cheesy gaming PC.
        
        <a class="button is-link" href="https://projectf.io/posts/hello-arty-2/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/arty/">#arty</a>



  
  | <a class="subtitle is-6" href="/tags/hello/">#hello</a>
  


        
      </div>
      <h2 class="subtitle is-6 date">24 April 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/hello-arty-1/">Hello Arty - Part 1

  
    
  
</a></h1>
      <div class="content">
        This three-part tutorial provides a quick introduction to FPGA development with SystemVerilog and the Digilent Arty A7 board. No prior experience of FPGA development is required, but basic knowledge of programming concepts is assumed. If you can write a simple program with Python or JavaScript, you shouldn&rsquo;t have any trouble. This post was last updated in June 2021.
I find working with FPGAs gives me a sense of delight so often lacking in modern software development.
        
        <a class="button is-link" href="https://projectf.io/posts/hello-arty-1/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
    <article>
      <div class="subtitle tags is-6 is-pulled-right">
        
        
<a class="subtitle is-6" href="/tags/memory/">#memory</a>




        
      </div>
      <h2 class="subtitle is-6 date">16 April 2020</h2>
      <h1 class="title"><a href="https://projectf.io/posts/initialize-memory-in-verilog/">Initialize Memory in Verilog

  
    
  
</a></h1>
      <div class="content">
        It&rsquo;s common for a simulation or firmware to need data loading into a memory array, ram, or rom. Fortunately, Verilog provides the $readmemh and $readmemb functions for this very purpose. Unfortunately, there is a dearth of good Verilog documentation online, so using them can be harder than it should be. This how to explains the syntax and provides plenty of examples, including how to do this in Yosys and Xilinx Vivado.
        
        <a class="button is-link" href="https://projectf.io/posts/initialize-memory-in-verilog/" style="height:28px">
          Read more
        </a>
        
      </div>
    </article>
    
  </div>
</section>
<section class="section">
  <div class="container">
    <nav class="level is-mobile">
      <div class="level-left">
        <div class="level-item">
          
          <a class="button" href="/">
            <span class="icon is-small is-marginless">
              <svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <polyline points="15 18 9 12 15 6"/>
    
  </svg>
            </span>
            Newer
          </a>
          
        </div>
      </div>
      <div class="level-right is-marginless">
        <div class="level-item">
          
          <a class="button" href="/page/3/">
            Older
            <span class="icon is-small is-marginless">
              <svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <polyline points="14 6 20 12 14 18"/>
    
  </svg>
            </span>
          </a>
          
        </div>
      </div>
    </nav>
  </div>
</section>

<section class="section">
  <div class="container has-text-centered">
    <p>©2022 Will Green, Project F</p>
    
  </div>
</section>


<script src="https://badgers.projectf.io/script.js" data-site="EVCGKVDN" defer></script>



</body>
</html>
