#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr  7 01:07:12 2024
# Process ID: 23128
# Current directory: C:/Jeonghyun/SNU_GIT/ZCU104_PhotonicML/VerilogCode
# Command line: vivado.exe -mode batch -source C:/Jeonghyun/Lab/ZCU104/HDMIController\HDMIController.tcl
# Log file: C:/Jeonghyun/SNU_GIT/ZCU104_PhotonicML/VerilogCode/vivado.log
# Journal file: C:/Jeonghyun/SNU_GIT/ZCU104_PhotonicML/VerilogCode\vivado.jou
#-----------------------------------------------------------
source {C:/Jeonghyun/Lab/ZCU104/HDMIController\HDMIController.tcl}
# set project_name "HDMIController"
# set project_dir "C:/Jeonghyun/Lab/ZCU104/HDMIController"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu7ev-ffvc1156-2-e
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.004 ; gain = 0.000
# add_files -norecurse {C:/Jeonghyun/Lab/ZCU104/HDMIController/HDMIController.sv}
# add_files -norecurse {C:/Jeonghyun/Lab/ZCU104/HDMIController/auxiliary_video_information_info_frame.sv}
# add_files -norecurse {C:/Jeonghyun/Lab/ZCU104/HDMIController/packet_assembler.sv}
# add_files -norecurse {C:/Jeonghyun/Lab/ZCU104/HDMIController/packet_picker.sv}
# add_files -norecurse {C:/Jeonghyun/Lab/ZCU104/HDMIController/source_product_description_info_frame.sv}
# add_files -norecurse {C:/Jeonghyun/Lab/ZCU104/HDMIController/tmds_channel.sv}
# set boardpath {C:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu104:part0:1.1 [current_project]
# ipx::package_project -root_dir C:/Jeonghyun/Lab/ZCU104/HDMIController -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_CHANNELS' by 3 for port or parameter 'tmds_internal'
INFO: [IP_Flow 19-4821] For module 'HDMIController', parameter 'IT_CONTENT' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'HDMIController', parameter 'DVI_OUTPUT' is inferred to be bitString format.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.VIDEO_ID_CODE')) < 4) ? 10 : ((spirit:decode(id('MODELPARAM_VALUE.VIDEO_ID_CODE')) = 4) ? 11 : 12))" into user parameter "BIT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.VIDEO_ID_CODE')) = 16) ? 11 : 10)" into user parameter "BIT_HEIGHT".
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::save_core [ipx::current_core]
# set_property  ip_repo_paths  C:/Jeonghyun/Lab/ZCU104/HDMIController [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/Lab/ZCU104/HDMIController'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Jeonghyun/Lab/ZCU104/HDMIController' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Jeonghyun/Lab/ZCU104/HDMIController/HDMIController'.)
# set_property top HDMIController [current_fileset]
# set_property top_file { C:/Jeonghyun/Lab/ZCU104/HDMIController/HDMIController.sv } [current_fileset]
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 01:07:29 2024...
