# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 24 2015 00:16:55

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
		4.2::Critical Path Report for SimpleVGA|Clock12MHz
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. SimpleVGA|Clock12MHz:R)
		5.2::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: Pixel
			6.2.3::Path details for port: SCLK1
			6.2.4::Path details for port: SCLK2
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: nCS1
			6.2.7::Path details for port: nCS2
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: Pixel
			6.5.3::Path details for port: SCLK1
			6.5.4::Path details for port: SCLK2
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: nCS1
			6.5.7::Path details for port: nCS2
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 28.44 MHz   | Target: 89.40 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                    | Target: 89.40 MHz  | 
Clock: SimpleVGA|Clock12MHz              | Frequency: 229.97 MHz  | Target: 21.35 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  11185.7          -23973      N/A              N/A         N/A              N/A         N/A              N/A         
SimpleVGA|Clock12MHz            SimpleVGA|Clock12MHz            46840            42492       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase             
---------  ----------  ------------  --------------------------------  
HSync      Clock12MHz  17030         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  16743         Clock50MHz.PLL_inst/PLLOUTCORE:R  
SCLK1      Clock12MHz  8923          SimpleVGA|Clock12MHz:R            
SCLK1      Clock12MHz  8810          SimpleVGA|Clock12MHz:F            
SCLK2      Clock12MHz  8923          SimpleVGA|Clock12MHz:R            
SCLK2      Clock12MHz  8810          SimpleVGA|Clock12MHz:F            
VSync      Clock12MHz  16077         Clock50MHz.PLL_inst/PLLOUTCORE:R  
nCS1       Clock12MHz  9014          SimpleVGA|Clock12MHz:R            
nCS2       Clock12MHz  9014          SimpleVGA|Clock12MHz:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase             
---------  ----------  --------------------  --------------------------------  
HSync      Clock12MHz  16604                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  16316                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
SCLK1      Clock12MHz  7444                  SimpleVGA|Clock12MHz:R            
SCLK1      Clock12MHz  8810                  SimpleVGA|Clock12MHz:F            
SCLK2      Clock12MHz  7444                  SimpleVGA|Clock12MHz:R            
SCLK2      Clock12MHz  8810                  SimpleVGA|Clock12MHz:F            
VSync      Clock12MHz  15608                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
nCS1       Clock12MHz  8602                  SimpleVGA|Clock12MHz:R            
nCS2       Clock12MHz  8602                  SimpleVGA|Clock12MHz:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 28.44 MHz | Target: 89.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_6_9_4/lcout
Path End         : PixelZ0_LC_8_7_3/in2
Capture Clock    : PixelZ0_LC_8_7_3/clk
Setup Constraint : 11186p
Path slack       : -23973p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   11186
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                        10622
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    21436

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                        10622
+ Clock To Q                                                       540
+ Data Path Delay                                                34247
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    45409
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3094/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3094/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3095/I                                                             GlobalMux                               0              1918  RISE       1
I__3095/O                                                             GlobalMux                             154              2073  RISE       1
I__3100/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3100/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3101/I                                                             LocalMux                                0              2522  RISE       1
I__3101/O                                                             LocalMux                              330              2851  RISE       1
I__3102/I                                                             InMux                                   0              2851  RISE       1
I__3102/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                    LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                  LogicCell40_SEQ_MODE_0000             316              3426  RISE       3
I__3084/I                                                             Odrv12                                  0              3426  RISE       1
I__3084/O                                                             Odrv12                                491              3917  RISE       1
I__3086/I                                                             Span12Mux_s10_h                         0              3917  RISE       1
I__3086/O                                                             Span12Mux_s10_h                       428              4345  RISE       1
I__3088/I                                                             LocalMux                                0              4345  RISE       1
I__3088/O                                                             LocalMux                              330              4675  RISE       1
I__3091/I                                                             IoInMux                                 0              4675  RISE       1
I__3091/O                                                             IoInMux                               259              4934  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4934  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7557  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7557  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__584/I                                                              Odrv12                                  0              7557  RISE       1
I__584/O                                                              Odrv12                                491              8048  RISE       1
I__585/I                                                              Sp12to4                                 0              8048  RISE       1
I__585/O                                                              Sp12to4                               428              8476  RISE       1
I__586/I                                                              Span4Mux_h                              0              8476  RISE       1
I__586/O                                                              Span4Mux_h                            302              8778  RISE       1
I__587/I                                                              Span4Mux_s1_h                           0              8778  RISE       1
I__587/O                                                              Span4Mux_s1_h                         175              8953  RISE       1
I__588/I                                                              LocalMux                                0              8953  RISE       1
I__588/O                                                              LocalMux                              330              9283  RISE       1
I__589/I                                                              IoInMux                                 0              9283  RISE       1
I__589/O                                                              IoInMux                               259              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10159  RISE      28
I__2271/I                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2271/O                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2272/I                                                             GlobalMux                               0             10159  RISE       1
I__2272/O                                                             GlobalMux                             154             10314  RISE       1
I__2277/I                                                             ClkMux                                  0             10314  RISE       1
I__2277/O                                                             ClkMux                                309             10622  RISE       1
beamX_0_LC_6_9_4/clk                                                  LogicCell40_SEQ_MODE_1000               0             10622  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_6_9_4/lcout                                                              LogicCell40_SEQ_MODE_1000    540             11162  -23973  RISE      10
I__2308/I                                                                           LocalMux                       0             11162  -23973  RISE       1
I__2308/O                                                                           LocalMux                     330             11492  -23973  RISE       1
I__2314/I                                                                           InMux                          0             11492  -23973  RISE       1
I__2314/O                                                                           InMux                        259             11751  -23973  RISE       1
I__2322/I                                                                           CascadeMux                     0             11751  -23973  RISE       1
I__2322/O                                                                           CascadeMux                     0             11751  -23973  RISE       1
un5_visiblex_cry_0_c_LC_6_10_0/in2                                                  LogicCell40_SEQ_MODE_0000      0             11751  -23973  RISE       1
un5_visiblex_cry_0_c_LC_6_10_0/carryout                                             LogicCell40_SEQ_MODE_0000    231             11983  -23973  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_6_10_1/carryin                                      LogicCell40_SEQ_MODE_0000      0             11983  -23973  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_6_10_1/carryout                                     LogicCell40_SEQ_MODE_0000    126             12109  -23973  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_6_10_2/carryin                                      LogicCell40_SEQ_MODE_0000      0             12109  -23973  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_6_10_2/carryout                                     LogicCell40_SEQ_MODE_0000    126             12235  -23973  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_6_10_3/carryin                                      LogicCell40_SEQ_MODE_0000      0             12235  -23973  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_6_10_3/carryout                                     LogicCell40_SEQ_MODE_0000    126             12361  -23973  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_6_10_4/carryin                                      LogicCell40_SEQ_MODE_0000      0             12361  -23973  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_6_10_4/carryout                                     LogicCell40_SEQ_MODE_0000    126             12488  -23973  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_6_10_5/carryin                                      LogicCell40_SEQ_MODE_0000      0             12488  -23973  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_6_10_5/carryout                                     LogicCell40_SEQ_MODE_0000    126             12614  -23973  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_6_10_6/carryin                                      LogicCell40_SEQ_MODE_0000      0             12614  -23973  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_6_10_6/carryout                                     LogicCell40_SEQ_MODE_0000    126             12740  -23973  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_6_10_7/carryin                                      LogicCell40_SEQ_MODE_0000      0             12740  -23973  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_6_10_7/carryout                                     LogicCell40_SEQ_MODE_0000    126             12866  -23973  RISE       1
IN_MUX_bfv_6_11_0_/carryinitin                                                      ICE_CARRY_IN_MUX               0             12866  -23973  RISE       1
IN_MUX_bfv_6_11_0_/carryinitout                                                     ICE_CARRY_IN_MUX             196             13063  -23973  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_6_11_0/carryin                                      LogicCell40_SEQ_MODE_0000      0             13063  -23973  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_6_11_0/carryout                                     LogicCell40_SEQ_MODE_0000    126             13189  -23973  RISE       1
I__1895/I                                                                           InMux                          0             13189  -23973  RISE       1
I__1895/O                                                                           InMux                        259             13449  -23973  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_11_1/in3                                          LogicCell40_SEQ_MODE_0000      0             13449  -23973  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_11_1/lcout                                        LogicCell40_SEQ_MODE_0000    316             13764  -23973  RISE      23
I__3685/I                                                                           LocalMux                       0             13764  -23973  RISE       1
I__3685/O                                                                           LocalMux                     330             14094  -23973  RISE       1
I__3692/I                                                                           InMux                          0             14094  -23973  RISE       1
I__3692/O                                                                           InMux                        259             14353  -23973  RISE       1
I__3702/I                                                                           CascadeMux                     0             14353  -23973  RISE       1
I__3702/O                                                                           CascadeMux                     0             14353  -23973  RISE       1
un114_pixel_1_0_3__N_204_0_i_LC_5_11_0/in2                                          LogicCell40_SEQ_MODE_0000      0             14353  -23973  RISE       1
un114_pixel_1_0_3__N_204_0_i_LC_5_11_0/carryout                                     LogicCell40_SEQ_MODE_0000    231             14585  -23973  RISE       1
I__1243/I                                                                           InMux                          0             14585  -23973  RISE       1
I__1243/O                                                                           InMux                        259             14844  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_2_THRU_LUT4_0_LC_5_11_1/in3               LogicCell40_SEQ_MODE_0000      0             14844  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_2_THRU_LUT4_0_LC_5_11_1/lcout             LogicCell40_SEQ_MODE_0000    316             15160  -23973  RISE       4
I__1709/I                                                                           Odrv4                          0             15160  -23973  RISE       1
I__1709/O                                                                           Odrv4                        351             15511  -23973  RISE       1
I__1712/I                                                                           LocalMux                       0             15511  -23973  RISE       1
I__1712/O                                                                           LocalMux                     330             15840  -23973  RISE       1
I__1716/I                                                                           InMux                          0             15840  -23973  RISE       1
I__1716/O                                                                           InMux                        259             16100  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_1_c_RNIHDKF_LC_6_9_5/in3                  LogicCell40_SEQ_MODE_0000      0             16100  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_1_c_RNIHDKF_LC_6_9_5/lcout                LogicCell40_SEQ_MODE_0000    316             16415  -23973  RISE       1
I__1706/I                                                                           LocalMux                       0             16415  -23973  RISE       1
I__1706/O                                                                           LocalMux                     330             16745  -23973  RISE       1
I__1707/I                                                                           InMux                          0             16745  -23973  RISE       1
I__1707/O                                                                           InMux                        259             17004  -23973  RISE       1
I__1708/I                                                                           CascadeMux                     0             17004  -23973  RISE       1
I__1708/O                                                                           CascadeMux                     0             17004  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNI16HL_LC_6_8_2/in2                  LogicCell40_SEQ_MODE_0000      0             17004  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNI16HL_LC_6_8_2/carryout             LogicCell40_SEQ_MODE_0000    231             17236  -23973  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_c_RNIMVPQ1_LC_6_8_3/carryin             LogicCell40_SEQ_MODE_0000      0             17236  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_c_RNIMVPQ1_LC_6_8_3/carryout            LogicCell40_SEQ_MODE_0000    126             17362  -23973  RISE       1
I__1739/I                                                                           InMux                          0             17362  -23973  RISE       1
I__1739/O                                                                           InMux                        259             17622  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_6_8_4/in3                  LogicCell40_SEQ_MODE_0000      0             17622  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_6_8_4/lcout                LogicCell40_SEQ_MODE_0000    316             17937  -23973  RISE       3
I__2062/I                                                                           LocalMux                       0             17937  -23973  RISE       1
I__2062/O                                                                           LocalMux                     330             18267  -23973  RISE       1
I__2064/I                                                                           InMux                          0             18267  -23973  RISE       1
I__2064/O                                                                           InMux                        259             18526  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0             18526  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    316             18842  -23973  RISE       2
I__2057/I                                                                           LocalMux                       0             18842  -23973  RISE       1
I__2057/O                                                                           LocalMux                     330             19172  -23973  RISE       1
I__2058/I                                                                           InMux                          0             19172  -23973  RISE       1
I__2058/O                                                                           InMux                        259             19431  -23973  RISE       1
I__2060/I                                                                           CascadeMux                     0             19431  -23973  RISE       1
I__2060/O                                                                           CascadeMux                     0             19431  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_1_c_RNIU57K_LC_7_9_1/in2                  LogicCell40_SEQ_MODE_0000      0             19431  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_1_c_RNIU57K_LC_7_9_1/carryout             LogicCell40_SEQ_MODE_0000    231             19662  -23973  RISE       2
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_7_9_2/carryin              LogicCell40_SEQ_MODE_0000      0             19662  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_7_9_2/carryout             LogicCell40_SEQ_MODE_0000    126             19789  -23973  RISE       2
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8BLE3_LC_7_9_3/carryin             LogicCell40_SEQ_MODE_0000      0             19789  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8BLE3_LC_7_9_3/carryout            LogicCell40_SEQ_MODE_0000    126             19915  -23973  RISE       1
I__2068/I                                                                           InMux                          0             19915  -23973  RISE       1
I__2068/O                                                                           InMux                        259             20174  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_LC_7_9_4/in3                 LogicCell40_SEQ_MODE_0000      0             20174  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_LC_7_9_4/lcout               LogicCell40_SEQ_MODE_0000    316             20490  -23973  RISE       3
I__2050/I                                                                           LocalMux                       0             20490  -23973  RISE       1
I__2050/O                                                                           LocalMux                     330             20820  -23973  RISE       1
I__2053/I                                                                           InMux                          0             20820  -23973  RISE       1
I__2053/O                                                                           InMux                        259             21079  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_0_LC_7_9_7/in3               LogicCell40_SEQ_MODE_0000      0             21079  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_0_LC_7_9_7/lcout             LogicCell40_SEQ_MODE_0000    316             21395  -23973  RISE       2
I__2039/I                                                                           LocalMux                       0             21395  -23973  RISE       1
I__2039/O                                                                           LocalMux                     330             21724  -23973  RISE       1
I__2040/I                                                                           InMux                          0             21724  -23973  RISE       1
I__2040/O                                                                           InMux                        259             21984  -23973  RISE       1
I__2042/I                                                                           CascadeMux                     0             21984  -23973  RISE       1
I__2042/O                                                                           CascadeMux                     0             21984  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNIEKEB2_LC_7_10_1/in2                LogicCell40_SEQ_MODE_0000      0             21984  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNIEKEB2_LC_7_10_1/carryout           LogicCell40_SEQ_MODE_0000    231             22215  -23973  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIGLIT2_LC_7_10_2/carryin            LogicCell40_SEQ_MODE_0000      0             22215  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIGLIT2_LC_7_10_2/carryout           LogicCell40_SEQ_MODE_0000    126             22342  -23973  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNIPCKK6_LC_7_10_3/carryin            LogicCell40_SEQ_MODE_0000      0             22342  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNIPCKK6_LC_7_10_3/carryout           LogicCell40_SEQ_MODE_0000    126             22468  -23973  RISE       1
I__2090/I                                                                           InMux                          0             22468  -23973  RISE       1
I__2090/O                                                                           InMux                        259             22727  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_LC_7_10_4/in3                LogicCell40_SEQ_MODE_0000      0             22727  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_LC_7_10_4/lcout              LogicCell40_SEQ_MODE_0000    316             23043  -23973  RISE       3
I__2137/I                                                                           Odrv4                          0             23043  -23973  RISE       1
I__2137/O                                                                           Odrv4                        351             23394  -23973  RISE       1
I__2139/I                                                                           LocalMux                       0             23394  -23973  RISE       1
I__2139/O                                                                           LocalMux                     330             23723  -23973  RISE       1
I__2142/I                                                                           InMux                          0             23723  -23973  RISE       1
I__2142/O                                                                           InMux                        259             23983  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_0_LC_7_12_5/in3              LogicCell40_SEQ_MODE_0000      0             23983  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_0_LC_7_12_5/lcout            LogicCell40_SEQ_MODE_0000    316             24298  -23973  RISE       2
I__2124/I                                                                           LocalMux                       0             24298  -23973  RISE       1
I__2124/O                                                                           LocalMux                     330             24628  -23973  RISE       1
I__2125/I                                                                           InMux                          0             24628  -23973  RISE       1
I__2125/O                                                                           InMux                        259             24888  -23973  RISE       1
I__2127/I                                                                           CascadeMux                     0             24888  -23973  RISE       1
I__2127/O                                                                           CascadeMux                     0             24888  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI3Q0O3_LC_7_13_1/in2                LogicCell40_SEQ_MODE_0000      0             24888  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI3Q0O3_LC_7_13_1/carryout           LogicCell40_SEQ_MODE_0000    231             25119  -23973  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNINCD16_LC_7_13_2/carryin            LogicCell40_SEQ_MODE_0000      0             25119  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNINCD16_LC_7_13_2/carryout           LogicCell40_SEQ_MODE_0000    126             25245  -23973  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/carryin            LogicCell40_SEQ_MODE_0000      0             25245  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/carryout           LogicCell40_SEQ_MODE_0000    126             25371  -23973  RISE       1
I__2119/I                                                                           InMux                          0             25371  -23973  RISE       1
I__2119/O                                                                           InMux                        259             25631  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIEFIP6_LC_7_13_4/in3                LogicCell40_SEQ_MODE_0000      0             25631  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIEFIP6_LC_7_13_4/lcout              LogicCell40_SEQ_MODE_0000    316             25947  -23973  RISE       2
I__2189/I                                                                           LocalMux                       0             25947  -23973  RISE       1
I__2189/O                                                                           LocalMux                     330             26276  -23973  RISE       1
I__2191/I                                                                           InMux                          0             26276  -23973  RISE       1
I__2191/O                                                                           InMux                        259             26536  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/in0                LogicCell40_SEQ_MODE_0000      0             26536  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/lcout              LogicCell40_SEQ_MODE_0000    449             26985  -23973  RISE       1
I__2175/I                                                                           LocalMux                       0             26985  -23973  RISE       1
I__2175/O                                                                           LocalMux                     330             27314  -23973  RISE       1
I__2176/I                                                                           InMux                          0             27314  -23973  RISE       1
I__2176/O                                                                           InMux                        259             27574  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_LC_7_14_4/in1                LogicCell40_SEQ_MODE_0000      0             27574  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_LC_7_14_4/lcout              LogicCell40_SEQ_MODE_0000    400             27973  -23973  RISE       3
I__2219/I                                                                           LocalMux                       0             27973  -23973  RISE       1
I__2219/O                                                                           LocalMux                     330             28303  -23973  RISE       1
I__2221/I                                                                           InMux                          0             28303  -23973  RISE       1
I__2221/O                                                                           InMux                        259             28563  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_0_LC_7_15_7/in3              LogicCell40_SEQ_MODE_0000      0             28563  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_0_LC_7_15_7/lcout            LogicCell40_SEQ_MODE_0000    316             28878  -23973  RISE       2
I__2214/I                                                                           LocalMux                       0             28878  -23973  RISE       1
I__2214/O                                                                           LocalMux                     330             29208  -23973  RISE       1
I__2215/I                                                                           InMux                          0             29208  -23973  RISE       1
I__2215/O                                                                           InMux                        259             29467  -23973  RISE       1
I__2217/I                                                                           CascadeMux                     0             29467  -23973  RISE       1
I__2217/O                                                                           CascadeMux                     0             29467  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNI0NKRD_LC_7_15_1/in2                LogicCell40_SEQ_MODE_0000      0             29467  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNI0NKRD_LC_7_15_1/carryout           LogicCell40_SEQ_MODE_0000    231             29699  -23973  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI1HB0L_LC_7_15_2/carryin            LogicCell40_SEQ_MODE_0000      0             29699  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI1HB0L_LC_7_15_2/carryout           LogicCell40_SEQ_MODE_0000    126             29825  -23973  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/carryin           LogicCell40_SEQ_MODE_0000      0             29825  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/carryout          LogicCell40_SEQ_MODE_0000    126             29951  -23973  RISE       1
I__2226/I                                                                           InMux                          0             29951  -23973  RISE       1
I__2226/O                                                                           InMux                        259             30211  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNI35RVQ_LC_7_15_4/in3                LogicCell40_SEQ_MODE_0000      0             30211  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNI35RVQ_LC_7_15_4/lcout              LogicCell40_SEQ_MODE_0000    316             30526  -23973  RISE       2
I__2708/I                                                                           LocalMux                       0             30526  -23973  RISE       1
I__2708/O                                                                           LocalMux                     330             30856  -23973  RISE       1
I__2710/I                                                                           InMux                          0             30856  -23973  RISE       1
I__2710/O                                                                           InMux                        259             31115  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/in0               LogicCell40_SEQ_MODE_0000      0             31115  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/lcout             LogicCell40_SEQ_MODE_0000    449             31564  -23973  RISE       1
I__2686/I                                                                           LocalMux                       0             31564  -23973  RISE       1
I__2686/O                                                                           LocalMux                     330             31894  -23973  RISE       1
I__2687/I                                                                           InMux                          0             31894  -23973  RISE       1
I__2687/O                                                                           InMux                        259             32153  -23973  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNI8S4QJ1_LC_8_14_4/in1               LogicCell40_SEQ_MODE_0000      0             32153  -23973  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNI8S4QJ1_LC_8_14_4/lcout             LogicCell40_SEQ_MODE_0000    400             32553  -23973  RISE       4
I__2675/I                                                                           Odrv4                          0             32553  -23973  RISE       1
I__2675/O                                                                           Odrv4                        351             32904  -23973  RISE       1
I__2677/I                                                                           Span4Mux_h                     0             32904  -23973  RISE       1
I__2677/O                                                                           Span4Mux_h                   302             33205  -23973  RISE       1
I__2680/I                                                                           LocalMux                       0             33205  -23973  RISE       1
I__2680/O                                                                           LocalMux                     330             33535  -23973  RISE       1
I__2682/I                                                                           InMux                          0             33535  -23973  RISE       1
I__2682/O                                                                           InMux                        259             33795  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/in3                     LogicCell40_SEQ_MODE_0000      0             33795  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/lcout                   LogicCell40_SEQ_MODE_0000    316             34110  -23973  RISE       1
I__2613/I                                                                           LocalMux                       0             34110  -23973  RISE       1
I__2613/O                                                                           LocalMux                     330             34440  -23973  RISE       1
I__2614/I                                                                           InMux                          0             34440  -23973  RISE       1
I__2614/O                                                                           InMux                        259             34699  -23973  RISE       1
I__2615/I                                                                           CascadeMux                     0             34699  -23973  RISE       1
I__2615/O                                                                           CascadeMux                     0             34699  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/in2                     LogicCell40_SEQ_MODE_0000      0             34699  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/carryout                LogicCell40_SEQ_MODE_0000    231             34931  -23973  RISE       1
I__2612/I                                                                           InMux                          0             34931  -23973  RISE       1
I__2612/O                                                                           InMux                        259             35190  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNIPAC843_LC_8_10_4/in3               LogicCell40_SEQ_MODE_0000      0             35190  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNIPAC843_LC_8_10_4/lcout             LogicCell40_SEQ_MODE_0000    316             35506  -23973  RISE       5
I__2869/I                                                                           LocalMux                       0             35506  -23973  RISE       1
I__2869/O                                                                           LocalMux                     330             35836  -23973  RISE       1
I__2873/I                                                                           InMux                          0             35836  -23973  RISE       1
I__2873/O                                                                           InMux                        259             36095  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI1BBQ77_LC_9_10_3/in3               LogicCell40_SEQ_MODE_0000      0             36095  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI1BBQ77_LC_9_10_3/lcout             LogicCell40_SEQ_MODE_0000    316             36411  -23973  RISE       1
I__2866/I                                                                           LocalMux                       0             36411  -23973  RISE       1
I__2866/O                                                                           LocalMux                     330             36740  -23973  RISE       1
I__2867/I                                                                           InMux                          0             36740  -23973  RISE       1
I__2867/O                                                                           InMux                        259             37000  -23973  RISE       1
I__2868/I                                                                           CascadeMux                     0             37000  -23973  RISE       1
I__2868/O                                                                           CascadeMux                     0             37000  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNILD8T77_LC_9_9_1/in2       LogicCell40_SEQ_MODE_0000      0             37000  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNILD8T77_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    231             37231  -23973  RISE       2
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryin         LogicCell40_SEQ_MODE_0000      0             37231  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryout        LogicCell40_SEQ_MODE_0000    126             37357  -23973  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryin   LogicCell40_SEQ_MODE_0000      0             37357  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryout  LogicCell40_SEQ_MODE_0000    126             37484  -23973  RISE       1
I__2908/I                                                                           InMux                          0             37484  -23973  RISE       1
I__2908/O                                                                           InMux                        259             37743  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/in3       LogicCell40_SEQ_MODE_0000      0             37743  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/lcout     LogicCell40_SEQ_MODE_0000    316             38059  -23973  RISE       3
I__2904/I                                                                           LocalMux                       0             38059  -23973  RISE       1
I__2904/O                                                                           LocalMux                     330             38388  -23973  RISE       1
I__2905/I                                                                           InMux                          0             38388  -23973  RISE       1
I__2905/O                                                                           InMux                        259             38648  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/in3         LogicCell40_SEQ_MODE_0000      0             38648  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/lcout       LogicCell40_SEQ_MODE_0000    316             38964  -23973  RISE       2
I__2814/I                                                                           LocalMux                       0             38964  -23973  RISE       1
I__2814/O                                                                           LocalMux                     330             39293  -23973  RISE       1
I__2815/I                                                                           InMux                          0             39293  -23973  RISE       1
I__2815/O                                                                           InMux                        259             39553  -23973  RISE       1
I__2817/I                                                                           CascadeMux                     0             39553  -23973  RISE       1
I__2817/O                                                                           CascadeMux                     0             39553  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIV3E987_LC_9_8_2/in2       LogicCell40_SEQ_MODE_0000      0             39553  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIV3E987_LC_9_8_2/carryout  LogicCell40_SEQ_MODE_0000    231             39784  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/carryin     LogicCell40_SEQ_MODE_0000      0             39784  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/carryout    LogicCell40_SEQ_MODE_0000    126             39910  -23973  RISE       1
I__2813/I                                                                           InMux                          0             39910  -23973  RISE       1
I__2813/O                                                                           InMux                        259             40170  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNI3CI987_LC_9_8_4/in3       LogicCell40_SEQ_MODE_0000      0             40170  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNI3CI987_LC_9_8_4/lcout     LogicCell40_SEQ_MODE_0000    316             40485  -23973  RISE       5
I__2802/I                                                                           Odrv4                          0             40485  -23973  RISE       1
I__2802/O                                                                           Odrv4                        351             40836  -23973  RISE       1
I__2806/I                                                                           LocalMux                       0             40836  -23973  RISE       1
I__2806/O                                                                           LocalMux                     330             41166  -23973  RISE       1
I__2811/I                                                                           InMux                          0             41166  -23973  RISE       1
I__2811/O                                                                           InMux                        259             41425  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIEUFG5F_LC_8_5_3/in3       LogicCell40_SEQ_MODE_0000      0             41425  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIEUFG5F_LC_8_5_3/lcout     LogicCell40_SEQ_MODE_0000    316             41741  -23973  RISE      12
I__2741/I                                                                           LocalMux                       0             41741  -23973  RISE       1
I__2741/O                                                                           LocalMux                     330             42070  -23973  RISE       1
I__2747/I                                                                           InMux                          0             42070  -23973  RISE       1
I__2747/O                                                                           InMux                        259             42330  -23973  RISE       1
beamY_RNIPU5VF83_1_LC_7_5_6/in3                                                     LogicCell40_SEQ_MODE_0000      0             42330  -23973  RISE       1
beamY_RNIPU5VF83_1_LC_7_5_6/ltout                                                   LogicCell40_SEQ_MODE_0000    274             42604  -23973  FALL       1
I__1932/I                                                                           CascadeMux                     0             42604  -23973  FALL       1
I__1932/O                                                                           CascadeMux                     0             42604  -23973  FALL       1
beamY_RNIVU1O9R_1_LC_7_5_7/in2                                                      LogicCell40_SEQ_MODE_0000      0             42604  -23973  FALL       1
beamY_RNIVU1O9R_1_LC_7_5_7/lcout                                                    LogicCell40_SEQ_MODE_0000    379             42982  -23973  RISE       1
I__2367/I                                                                           Odrv4                          0             42982  -23973  RISE       1
I__2367/O                                                                           Odrv4                        351             43333  -23973  RISE       1
I__2368/I                                                                           LocalMux                       0             43333  -23973  RISE       1
I__2368/O                                                                           LocalMux                     330             43663  -23973  RISE       1
I__2369/I                                                                           InMux                          0             43663  -23973  RISE       1
I__2369/O                                                                           InMux                        259             43922  -23973  RISE       1
un114_pixel_1_0_3__font_un126_pixel_6_bm_LC_8_7_6/in3                               LogicCell40_SEQ_MODE_0000      0             43922  -23973  RISE       1
un114_pixel_1_0_3__font_un126_pixel_6_bm_LC_8_7_6/lcout                             LogicCell40_SEQ_MODE_0000    316             44238  -23973  RISE       1
I__2365/I                                                                           LocalMux                       0             44238  -23973  RISE       1
I__2365/O                                                                           LocalMux                     330             44567  -23973  RISE       1
I__2366/I                                                                           InMux                          0             44567  -23973  RISE       1
I__2366/O                                                                           InMux                        259             44827  -23973  RISE       1
un114_pixel_1_0_3__g0_1_1_LC_8_7_1/in3                                              LogicCell40_SEQ_MODE_0000      0             44827  -23973  RISE       1
un114_pixel_1_0_3__g0_1_1_LC_8_7_1/ltout                                            LogicCell40_SEQ_MODE_0000    274             45100  -23973  FALL       1
I__2294/I                                                                           CascadeMux                     0             45100  -23973  FALL       1
I__2294/O                                                                           CascadeMux                     0             45100  -23973  FALL       1
un114_pixel_1_0_3__g0_4_LC_8_7_2/in2                                                LogicCell40_SEQ_MODE_0000      0             45100  -23973  FALL       1
un114_pixel_1_0_3__g0_4_LC_8_7_2/ltout                                              LogicCell40_SEQ_MODE_0000    309             45409  -23973  RISE       1
I__2290/I                                                                           CascadeMux                     0             45409  -23973  RISE       1
I__2290/O                                                                           CascadeMux                     0             45409  -23973  RISE       1
PixelZ0_LC_8_7_3/in2                                                                LogicCell40_SEQ_MODE_1000      0             45409  -23973  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3094/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3094/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3095/I                                                             GlobalMux                               0              1918  RISE       1
I__3095/O                                                             GlobalMux                             154              2073  RISE       1
I__3100/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3100/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3101/I                                                             LocalMux                                0              2522  RISE       1
I__3101/O                                                             LocalMux                              330              2851  RISE       1
I__3102/I                                                             InMux                                   0              2851  RISE       1
I__3102/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                    LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                  LogicCell40_SEQ_MODE_0000             316              3426  RISE       3
I__3084/I                                                             Odrv12                                  0              3426  RISE       1
I__3084/O                                                             Odrv12                                491              3917  RISE       1
I__3086/I                                                             Span12Mux_s10_h                         0              3917  RISE       1
I__3086/O                                                             Span12Mux_s10_h                       428              4345  RISE       1
I__3088/I                                                             LocalMux                                0              4345  RISE       1
I__3088/O                                                             LocalMux                              330              4675  RISE       1
I__3091/I                                                             IoInMux                                 0              4675  RISE       1
I__3091/O                                                             IoInMux                               259              4934  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4934  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7557  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7557  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__584/I                                                              Odrv12                                  0              7557  RISE       1
I__584/O                                                              Odrv12                                491              8048  RISE       1
I__585/I                                                              Sp12to4                                 0              8048  RISE       1
I__585/O                                                              Sp12to4                               428              8476  RISE       1
I__586/I                                                              Span4Mux_h                              0              8476  RISE       1
I__586/O                                                              Span4Mux_h                            302              8778  RISE       1
I__587/I                                                              Span4Mux_s1_h                           0              8778  RISE       1
I__587/O                                                              Span4Mux_s1_h                         175              8953  RISE       1
I__588/I                                                              LocalMux                                0              8953  RISE       1
I__588/O                                                              LocalMux                              330              9283  RISE       1
I__589/I                                                              IoInMux                                 0              9283  RISE       1
I__589/O                                                              IoInMux                               259              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10159  RISE      28
I__2271/I                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2271/O                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2272/I                                                             GlobalMux                               0             10159  RISE       1
I__2272/O                                                             GlobalMux                             154             10314  RISE       1
I__2284/I                                                             ClkMux                                  0             10314  RISE       1
I__2284/O                                                             ClkMux                                309             10622  RISE       1
PixelZ0_LC_8_7_3/clk                                                  LogicCell40_SEQ_MODE_1000               0             10622  RISE       1


===================================================================== 
4.2::Critical Path Report for SimpleVGA|Clock12MHz
**************************************************
Clock: SimpleVGA|Clock12MHz
Frequency: 229.97 MHz | Target: 21.35 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_13_7/lcout
Path End         : nCS1_1_LC_5_14_5/sr
Capture Clock    : nCS1_1_LC_5_14_5/clk
Setup Constraint : 46840p
Path slack       : 42492p

Capture Clock Arrival Time (SimpleVGA|Clock12MHz:R#2)   46840
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2381
- Setup Time                                             -203
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          49018

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3605
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6526
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3094/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3094/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3095/I                                                GlobalMux                      0              1918  RISE       1
I__3095/O                                                GlobalMux                    154              2073  RISE       1
I__3096/I                                                ClkMux                         0              2073  RISE       1
I__3096/O                                                ClkMux                       309              2381  RISE       1
counter_2_LC_4_13_7/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_13_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  42492  RISE       3
I__1092/I                          Odrv4                          0              2921  42492  RISE       1
I__1092/O                          Odrv4                        351              3272  42492  RISE       1
I__1094/I                          LocalMux                       0              3272  42492  RISE       1
I__1094/O                          LocalMux                     330              3602  42492  RISE       1
I__1096/I                          InMux                          0              3602  42492  RISE       1
I__1096/O                          InMux                        259              3861  42492  RISE       1
counter_RNI6R5D_0_LC_4_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3861  42492  RISE       1
counter_RNI6R5D_0_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_0000    316              4177  42492  RISE       2
I__1322/I                          LocalMux                       0              4177  42492  RISE       1
I__1322/O                          LocalMux                     330              4506  42492  RISE       1
I__1323/I                          InMux                          0              4506  42492  RISE       1
I__1323/O                          InMux                        259              4766  42492  RISE       1
nCS1_1_RNO_0_LC_5_13_2/in3         LogicCell40_SEQ_MODE_0000      0              4766  42492  RISE       1
nCS1_1_RNO_0_LC_5_13_2/lcout       LogicCell40_SEQ_MODE_0000    316              5082  42492  RISE       1
I__1251/I                          Odrv4                          0              5082  42492  RISE       1
I__1251/O                          Odrv4                        351              5432  42492  RISE       1
I__1252/I                          Span4Mux_h                     0              5432  42492  RISE       1
I__1252/O                          Span4Mux_h                   302              5734  42492  RISE       1
I__1253/I                          LocalMux                       0              5734  42492  RISE       1
I__1253/O                          LocalMux                     330              6063  42492  RISE       1
I__1254/I                          SRMux                          0              6063  42492  RISE       1
I__1254/O                          SRMux                        463              6526  42492  RISE       1
nCS1_1_LC_5_14_5/sr                LogicCell40_SEQ_MODE_1001      0              6526  42492  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3094/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3094/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3095/I                                                GlobalMux                      0              1918  RISE       1
I__3095/O                                                GlobalMux                    154              2073  RISE       1
I__3099/I                                                ClkMux                         0              2073  RISE       1
I__3099/O                                                ClkMux                       309              2381  RISE       1
nCS1_1_LC_5_14_5/clk                                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. SimpleVGA|Clock12MHz:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_13_7/lcout
Path End         : nCS1_1_LC_5_14_5/sr
Capture Clock    : nCS1_1_LC_5_14_5/clk
Setup Constraint : 46840p
Path slack       : 42492p

Capture Clock Arrival Time (SimpleVGA|Clock12MHz:R#2)   46840
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2381
- Setup Time                                             -203
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          49018

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3605
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6526
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3094/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3094/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3095/I                                                GlobalMux                      0              1918  RISE       1
I__3095/O                                                GlobalMux                    154              2073  RISE       1
I__3096/I                                                ClkMux                         0              2073  RISE       1
I__3096/O                                                ClkMux                       309              2381  RISE       1
counter_2_LC_4_13_7/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_13_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  42492  RISE       3
I__1092/I                          Odrv4                          0              2921  42492  RISE       1
I__1092/O                          Odrv4                        351              3272  42492  RISE       1
I__1094/I                          LocalMux                       0              3272  42492  RISE       1
I__1094/O                          LocalMux                     330              3602  42492  RISE       1
I__1096/I                          InMux                          0              3602  42492  RISE       1
I__1096/O                          InMux                        259              3861  42492  RISE       1
counter_RNI6R5D_0_LC_4_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3861  42492  RISE       1
counter_RNI6R5D_0_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_0000    316              4177  42492  RISE       2
I__1322/I                          LocalMux                       0              4177  42492  RISE       1
I__1322/O                          LocalMux                     330              4506  42492  RISE       1
I__1323/I                          InMux                          0              4506  42492  RISE       1
I__1323/O                          InMux                        259              4766  42492  RISE       1
nCS1_1_RNO_0_LC_5_13_2/in3         LogicCell40_SEQ_MODE_0000      0              4766  42492  RISE       1
nCS1_1_RNO_0_LC_5_13_2/lcout       LogicCell40_SEQ_MODE_0000    316              5082  42492  RISE       1
I__1251/I                          Odrv4                          0              5082  42492  RISE       1
I__1251/O                          Odrv4                        351              5432  42492  RISE       1
I__1252/I                          Span4Mux_h                     0              5432  42492  RISE       1
I__1252/O                          Span4Mux_h                   302              5734  42492  RISE       1
I__1253/I                          LocalMux                       0              5734  42492  RISE       1
I__1253/O                          LocalMux                     330              6063  42492  RISE       1
I__1254/I                          SRMux                          0              6063  42492  RISE       1
I__1254/O                          SRMux                        463              6526  42492  RISE       1
nCS1_1_LC_5_14_5/sr                LogicCell40_SEQ_MODE_1001      0              6526  42492  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3094/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3094/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3095/I                                                GlobalMux                      0              1918  RISE       1
I__3095/O                                                GlobalMux                    154              2073  RISE       1
I__3099/I                                                ClkMux                         0              2073  RISE       1
I__3099/O                                                ClkMux                       309              2381  RISE       1
nCS1_1_LC_5_14_5/clk                                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1


5.2::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_6_9_4/lcout
Path End         : PixelZ0_LC_8_7_3/in2
Capture Clock    : PixelZ0_LC_8_7_3/clk
Setup Constraint : 11186p
Path slack       : -23973p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   11186
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                        10622
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    21436

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                        10622
+ Clock To Q                                                       540
+ Data Path Delay                                                34247
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    45409
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3094/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3094/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3095/I                                                             GlobalMux                               0              1918  RISE       1
I__3095/O                                                             GlobalMux                             154              2073  RISE       1
I__3100/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3100/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3101/I                                                             LocalMux                                0              2522  RISE       1
I__3101/O                                                             LocalMux                              330              2851  RISE       1
I__3102/I                                                             InMux                                   0              2851  RISE       1
I__3102/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                    LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                  LogicCell40_SEQ_MODE_0000             316              3426  RISE       3
I__3084/I                                                             Odrv12                                  0              3426  RISE       1
I__3084/O                                                             Odrv12                                491              3917  RISE       1
I__3086/I                                                             Span12Mux_s10_h                         0              3917  RISE       1
I__3086/O                                                             Span12Mux_s10_h                       428              4345  RISE       1
I__3088/I                                                             LocalMux                                0              4345  RISE       1
I__3088/O                                                             LocalMux                              330              4675  RISE       1
I__3091/I                                                             IoInMux                                 0              4675  RISE       1
I__3091/O                                                             IoInMux                               259              4934  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4934  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7557  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7557  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__584/I                                                              Odrv12                                  0              7557  RISE       1
I__584/O                                                              Odrv12                                491              8048  RISE       1
I__585/I                                                              Sp12to4                                 0              8048  RISE       1
I__585/O                                                              Sp12to4                               428              8476  RISE       1
I__586/I                                                              Span4Mux_h                              0              8476  RISE       1
I__586/O                                                              Span4Mux_h                            302              8778  RISE       1
I__587/I                                                              Span4Mux_s1_h                           0              8778  RISE       1
I__587/O                                                              Span4Mux_s1_h                         175              8953  RISE       1
I__588/I                                                              LocalMux                                0              8953  RISE       1
I__588/O                                                              LocalMux                              330              9283  RISE       1
I__589/I                                                              IoInMux                                 0              9283  RISE       1
I__589/O                                                              IoInMux                               259              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10159  RISE      28
I__2271/I                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2271/O                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2272/I                                                             GlobalMux                               0             10159  RISE       1
I__2272/O                                                             GlobalMux                             154             10314  RISE       1
I__2277/I                                                             ClkMux                                  0             10314  RISE       1
I__2277/O                                                             ClkMux                                309             10622  RISE       1
beamX_0_LC_6_9_4/clk                                                  LogicCell40_SEQ_MODE_1000               0             10622  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_6_9_4/lcout                                                              LogicCell40_SEQ_MODE_1000    540             11162  -23973  RISE      10
I__2308/I                                                                           LocalMux                       0             11162  -23973  RISE       1
I__2308/O                                                                           LocalMux                     330             11492  -23973  RISE       1
I__2314/I                                                                           InMux                          0             11492  -23973  RISE       1
I__2314/O                                                                           InMux                        259             11751  -23973  RISE       1
I__2322/I                                                                           CascadeMux                     0             11751  -23973  RISE       1
I__2322/O                                                                           CascadeMux                     0             11751  -23973  RISE       1
un5_visiblex_cry_0_c_LC_6_10_0/in2                                                  LogicCell40_SEQ_MODE_0000      0             11751  -23973  RISE       1
un5_visiblex_cry_0_c_LC_6_10_0/carryout                                             LogicCell40_SEQ_MODE_0000    231             11983  -23973  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_6_10_1/carryin                                      LogicCell40_SEQ_MODE_0000      0             11983  -23973  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_6_10_1/carryout                                     LogicCell40_SEQ_MODE_0000    126             12109  -23973  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_6_10_2/carryin                                      LogicCell40_SEQ_MODE_0000      0             12109  -23973  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_6_10_2/carryout                                     LogicCell40_SEQ_MODE_0000    126             12235  -23973  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_6_10_3/carryin                                      LogicCell40_SEQ_MODE_0000      0             12235  -23973  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_6_10_3/carryout                                     LogicCell40_SEQ_MODE_0000    126             12361  -23973  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_6_10_4/carryin                                      LogicCell40_SEQ_MODE_0000      0             12361  -23973  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_6_10_4/carryout                                     LogicCell40_SEQ_MODE_0000    126             12488  -23973  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_6_10_5/carryin                                      LogicCell40_SEQ_MODE_0000      0             12488  -23973  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_6_10_5/carryout                                     LogicCell40_SEQ_MODE_0000    126             12614  -23973  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_6_10_6/carryin                                      LogicCell40_SEQ_MODE_0000      0             12614  -23973  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_6_10_6/carryout                                     LogicCell40_SEQ_MODE_0000    126             12740  -23973  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_6_10_7/carryin                                      LogicCell40_SEQ_MODE_0000      0             12740  -23973  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_6_10_7/carryout                                     LogicCell40_SEQ_MODE_0000    126             12866  -23973  RISE       1
IN_MUX_bfv_6_11_0_/carryinitin                                                      ICE_CARRY_IN_MUX               0             12866  -23973  RISE       1
IN_MUX_bfv_6_11_0_/carryinitout                                                     ICE_CARRY_IN_MUX             196             13063  -23973  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_6_11_0/carryin                                      LogicCell40_SEQ_MODE_0000      0             13063  -23973  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_6_11_0/carryout                                     LogicCell40_SEQ_MODE_0000    126             13189  -23973  RISE       1
I__1895/I                                                                           InMux                          0             13189  -23973  RISE       1
I__1895/O                                                                           InMux                        259             13449  -23973  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_11_1/in3                                          LogicCell40_SEQ_MODE_0000      0             13449  -23973  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_11_1/lcout                                        LogicCell40_SEQ_MODE_0000    316             13764  -23973  RISE      23
I__3685/I                                                                           LocalMux                       0             13764  -23973  RISE       1
I__3685/O                                                                           LocalMux                     330             14094  -23973  RISE       1
I__3692/I                                                                           InMux                          0             14094  -23973  RISE       1
I__3692/O                                                                           InMux                        259             14353  -23973  RISE       1
I__3702/I                                                                           CascadeMux                     0             14353  -23973  RISE       1
I__3702/O                                                                           CascadeMux                     0             14353  -23973  RISE       1
un114_pixel_1_0_3__N_204_0_i_LC_5_11_0/in2                                          LogicCell40_SEQ_MODE_0000      0             14353  -23973  RISE       1
un114_pixel_1_0_3__N_204_0_i_LC_5_11_0/carryout                                     LogicCell40_SEQ_MODE_0000    231             14585  -23973  RISE       1
I__1243/I                                                                           InMux                          0             14585  -23973  RISE       1
I__1243/O                                                                           InMux                        259             14844  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_2_THRU_LUT4_0_LC_5_11_1/in3               LogicCell40_SEQ_MODE_0000      0             14844  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_2_THRU_LUT4_0_LC_5_11_1/lcout             LogicCell40_SEQ_MODE_0000    316             15160  -23973  RISE       4
I__1709/I                                                                           Odrv4                          0             15160  -23973  RISE       1
I__1709/O                                                                           Odrv4                        351             15511  -23973  RISE       1
I__1712/I                                                                           LocalMux                       0             15511  -23973  RISE       1
I__1712/O                                                                           LocalMux                     330             15840  -23973  RISE       1
I__1716/I                                                                           InMux                          0             15840  -23973  RISE       1
I__1716/O                                                                           InMux                        259             16100  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_1_c_RNIHDKF_LC_6_9_5/in3                  LogicCell40_SEQ_MODE_0000      0             16100  -23973  RISE       1
charx_if_generate_plus_mult1_un19_sum_cry_1_c_RNIHDKF_LC_6_9_5/lcout                LogicCell40_SEQ_MODE_0000    316             16415  -23973  RISE       1
I__1706/I                                                                           LocalMux                       0             16415  -23973  RISE       1
I__1706/O                                                                           LocalMux                     330             16745  -23973  RISE       1
I__1707/I                                                                           InMux                          0             16745  -23973  RISE       1
I__1707/O                                                                           InMux                        259             17004  -23973  RISE       1
I__1708/I                                                                           CascadeMux                     0             17004  -23973  RISE       1
I__1708/O                                                                           CascadeMux                     0             17004  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNI16HL_LC_6_8_2/in2                  LogicCell40_SEQ_MODE_0000      0             17004  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNI16HL_LC_6_8_2/carryout             LogicCell40_SEQ_MODE_0000    231             17236  -23973  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_c_RNIMVPQ1_LC_6_8_3/carryin             LogicCell40_SEQ_MODE_0000      0             17236  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_c_RNIMVPQ1_LC_6_8_3/carryout            LogicCell40_SEQ_MODE_0000    126             17362  -23973  RISE       1
I__1739/I                                                                           InMux                          0             17362  -23973  RISE       1
I__1739/O                                                                           InMux                        259             17622  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_6_8_4/in3                  LogicCell40_SEQ_MODE_0000      0             17622  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_6_8_4/lcout                LogicCell40_SEQ_MODE_0000    316             17937  -23973  RISE       3
I__2062/I                                                                           LocalMux                       0             17937  -23973  RISE       1
I__2062/O                                                                           LocalMux                     330             18267  -23973  RISE       1
I__2064/I                                                                           InMux                          0             18267  -23973  RISE       1
I__2064/O                                                                           InMux                        259             18526  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0             18526  -23973  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    316             18842  -23973  RISE       2
I__2057/I                                                                           LocalMux                       0             18842  -23973  RISE       1
I__2057/O                                                                           LocalMux                     330             19172  -23973  RISE       1
I__2058/I                                                                           InMux                          0             19172  -23973  RISE       1
I__2058/O                                                                           InMux                        259             19431  -23973  RISE       1
I__2060/I                                                                           CascadeMux                     0             19431  -23973  RISE       1
I__2060/O                                                                           CascadeMux                     0             19431  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_1_c_RNIU57K_LC_7_9_1/in2                  LogicCell40_SEQ_MODE_0000      0             19431  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_1_c_RNIU57K_LC_7_9_1/carryout             LogicCell40_SEQ_MODE_0000    231             19662  -23973  RISE       2
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_7_9_2/carryin              LogicCell40_SEQ_MODE_0000      0             19662  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_7_9_2/carryout             LogicCell40_SEQ_MODE_0000    126             19789  -23973  RISE       2
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8BLE3_LC_7_9_3/carryin             LogicCell40_SEQ_MODE_0000      0             19789  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8BLE3_LC_7_9_3/carryout            LogicCell40_SEQ_MODE_0000    126             19915  -23973  RISE       1
I__2068/I                                                                           InMux                          0             19915  -23973  RISE       1
I__2068/O                                                                           InMux                        259             20174  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_LC_7_9_4/in3                 LogicCell40_SEQ_MODE_0000      0             20174  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_LC_7_9_4/lcout               LogicCell40_SEQ_MODE_0000    316             20490  -23973  RISE       3
I__2050/I                                                                           LocalMux                       0             20490  -23973  RISE       1
I__2050/O                                                                           LocalMux                     330             20820  -23973  RISE       1
I__2053/I                                                                           InMux                          0             20820  -23973  RISE       1
I__2053/O                                                                           InMux                        259             21079  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_0_LC_7_9_7/in3               LogicCell40_SEQ_MODE_0000      0             21079  -23973  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNI65072_0_LC_7_9_7/lcout             LogicCell40_SEQ_MODE_0000    316             21395  -23973  RISE       2
I__2039/I                                                                           LocalMux                       0             21395  -23973  RISE       1
I__2039/O                                                                           LocalMux                     330             21724  -23973  RISE       1
I__2040/I                                                                           InMux                          0             21724  -23973  RISE       1
I__2040/O                                                                           InMux                        259             21984  -23973  RISE       1
I__2042/I                                                                           CascadeMux                     0             21984  -23973  RISE       1
I__2042/O                                                                           CascadeMux                     0             21984  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNIEKEB2_LC_7_10_1/in2                LogicCell40_SEQ_MODE_0000      0             21984  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNIEKEB2_LC_7_10_1/carryout           LogicCell40_SEQ_MODE_0000    231             22215  -23973  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIGLIT2_LC_7_10_2/carryin            LogicCell40_SEQ_MODE_0000      0             22215  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIGLIT2_LC_7_10_2/carryout           LogicCell40_SEQ_MODE_0000    126             22342  -23973  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNIPCKK6_LC_7_10_3/carryin            LogicCell40_SEQ_MODE_0000      0             22342  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNIPCKK6_LC_7_10_3/carryout           LogicCell40_SEQ_MODE_0000    126             22468  -23973  RISE       1
I__2090/I                                                                           InMux                          0             22468  -23973  RISE       1
I__2090/O                                                                           InMux                        259             22727  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_LC_7_10_4/in3                LogicCell40_SEQ_MODE_0000      0             22727  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_LC_7_10_4/lcout              LogicCell40_SEQ_MODE_0000    316             23043  -23973  RISE       3
I__2137/I                                                                           Odrv4                          0             23043  -23973  RISE       1
I__2137/O                                                                           Odrv4                        351             23394  -23973  RISE       1
I__2139/I                                                                           LocalMux                       0             23394  -23973  RISE       1
I__2139/O                                                                           LocalMux                     330             23723  -23973  RISE       1
I__2142/I                                                                           InMux                          0             23723  -23973  RISE       1
I__2142/O                                                                           InMux                        259             23983  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_0_LC_7_12_5/in3              LogicCell40_SEQ_MODE_0000      0             23983  -23973  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIMP2H3_0_LC_7_12_5/lcout            LogicCell40_SEQ_MODE_0000    316             24298  -23973  RISE       2
I__2124/I                                                                           LocalMux                       0             24298  -23973  RISE       1
I__2124/O                                                                           LocalMux                     330             24628  -23973  RISE       1
I__2125/I                                                                           InMux                          0             24628  -23973  RISE       1
I__2125/O                                                                           InMux                        259             24888  -23973  RISE       1
I__2127/I                                                                           CascadeMux                     0             24888  -23973  RISE       1
I__2127/O                                                                           CascadeMux                     0             24888  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI3Q0O3_LC_7_13_1/in2                LogicCell40_SEQ_MODE_0000      0             24888  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI3Q0O3_LC_7_13_1/carryout           LogicCell40_SEQ_MODE_0000    231             25119  -23973  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNINCD16_LC_7_13_2/carryin            LogicCell40_SEQ_MODE_0000      0             25119  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNINCD16_LC_7_13_2/carryout           LogicCell40_SEQ_MODE_0000    126             25245  -23973  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/carryin            LogicCell40_SEQ_MODE_0000      0             25245  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/carryout           LogicCell40_SEQ_MODE_0000    126             25371  -23973  RISE       1
I__2119/I                                                                           InMux                          0             25371  -23973  RISE       1
I__2119/O                                                                           InMux                        259             25631  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIEFIP6_LC_7_13_4/in3                LogicCell40_SEQ_MODE_0000      0             25631  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIEFIP6_LC_7_13_4/lcout              LogicCell40_SEQ_MODE_0000    316             25947  -23973  RISE       2
I__2189/I                                                                           LocalMux                       0             25947  -23973  RISE       1
I__2189/O                                                                           LocalMux                     330             26276  -23973  RISE       1
I__2191/I                                                                           InMux                          0             26276  -23973  RISE       1
I__2191/O                                                                           InMux                        259             26536  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/in0                LogicCell40_SEQ_MODE_0000      0             26536  -23973  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI8V4DD_LC_7_13_3/lcout              LogicCell40_SEQ_MODE_0000    449             26985  -23973  RISE       1
I__2175/I                                                                           LocalMux                       0             26985  -23973  RISE       1
I__2175/O                                                                           LocalMux                     330             27314  -23973  RISE       1
I__2176/I                                                                           InMux                          0             27314  -23973  RISE       1
I__2176/O                                                                           InMux                        259             27574  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_LC_7_14_4/in1                LogicCell40_SEQ_MODE_0000      0             27574  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_LC_7_14_4/lcout              LogicCell40_SEQ_MODE_0000    400             27973  -23973  RISE       3
I__2219/I                                                                           LocalMux                       0             27973  -23973  RISE       1
I__2219/O                                                                           LocalMux                     330             28303  -23973  RISE       1
I__2221/I                                                                           InMux                          0             28303  -23973  RISE       1
I__2221/O                                                                           InMux                        259             28563  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_0_LC_7_15_7/in3              LogicCell40_SEQ_MODE_0000      0             28563  -23973  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIRAAOD_0_LC_7_15_7/lcout            LogicCell40_SEQ_MODE_0000    316             28878  -23973  RISE       2
I__2214/I                                                                           LocalMux                       0             28878  -23973  RISE       1
I__2214/O                                                                           LocalMux                     330             29208  -23973  RISE       1
I__2215/I                                                                           InMux                          0             29208  -23973  RISE       1
I__2215/O                                                                           InMux                        259             29467  -23973  RISE       1
I__2217/I                                                                           CascadeMux                     0             29467  -23973  RISE       1
I__2217/O                                                                           CascadeMux                     0             29467  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNI0NKRD_LC_7_15_1/in2                LogicCell40_SEQ_MODE_0000      0             29467  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNI0NKRD_LC_7_15_1/carryout           LogicCell40_SEQ_MODE_0000    231             29699  -23973  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI1HB0L_LC_7_15_2/carryin            LogicCell40_SEQ_MODE_0000      0             29699  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI1HB0L_LC_7_15_2/carryout           LogicCell40_SEQ_MODE_0000    126             29825  -23973  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/carryin           LogicCell40_SEQ_MODE_0000      0             29825  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/carryout          LogicCell40_SEQ_MODE_0000    126             29951  -23973  RISE       1
I__2226/I                                                                           InMux                          0             29951  -23973  RISE       1
I__2226/O                                                                           InMux                        259             30211  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNI35RVQ_LC_7_15_4/in3                LogicCell40_SEQ_MODE_0000      0             30211  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNI35RVQ_LC_7_15_4/lcout              LogicCell40_SEQ_MODE_0000    316             30526  -23973  RISE       2
I__2708/I                                                                           LocalMux                       0             30526  -23973  RISE       1
I__2708/O                                                                           LocalMux                     330             30856  -23973  RISE       1
I__2710/I                                                                           InMux                          0             30856  -23973  RISE       1
I__2710/O                                                                           InMux                        259             31115  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/in0               LogicCell40_SEQ_MODE_0000      0             31115  -23973  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIGJ7MJ1_LC_7_15_3/lcout             LogicCell40_SEQ_MODE_0000    449             31564  -23973  RISE       1
I__2686/I                                                                           LocalMux                       0             31564  -23973  RISE       1
I__2686/O                                                                           LocalMux                     330             31894  -23973  RISE       1
I__2687/I                                                                           InMux                          0             31894  -23973  RISE       1
I__2687/O                                                                           InMux                        259             32153  -23973  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNI8S4QJ1_LC_8_14_4/in1               LogicCell40_SEQ_MODE_0000      0             32153  -23973  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNI8S4QJ1_LC_8_14_4/lcout             LogicCell40_SEQ_MODE_0000    400             32553  -23973  RISE       4
I__2675/I                                                                           Odrv4                          0             32553  -23973  RISE       1
I__2675/O                                                                           Odrv4                        351             32904  -23973  RISE       1
I__2677/I                                                                           Span4Mux_h                     0             32904  -23973  RISE       1
I__2677/O                                                                           Span4Mux_h                   302             33205  -23973  RISE       1
I__2680/I                                                                           LocalMux                       0             33205  -23973  RISE       1
I__2680/O                                                                           LocalMux                     330             33535  -23973  RISE       1
I__2682/I                                                                           InMux                          0             33535  -23973  RISE       1
I__2682/O                                                                           InMux                        259             33795  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/in3                     LogicCell40_SEQ_MODE_0000      0             33795  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/lcout                   LogicCell40_SEQ_MODE_0000    316             34110  -23973  RISE       1
I__2613/I                                                                           LocalMux                       0             34110  -23973  RISE       1
I__2613/O                                                                           LocalMux                     330             34440  -23973  RISE       1
I__2614/I                                                                           InMux                          0             34440  -23973  RISE       1
I__2614/O                                                                           InMux                        259             34699  -23973  RISE       1
I__2615/I                                                                           CascadeMux                     0             34699  -23973  RISE       1
I__2615/O                                                                           CascadeMux                     0             34699  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/in2                     LogicCell40_SEQ_MODE_0000      0             34699  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/carryout                LogicCell40_SEQ_MODE_0000    231             34931  -23973  RISE       1
I__2612/I                                                                           InMux                          0             34931  -23973  RISE       1
I__2612/O                                                                           InMux                        259             35190  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNIPAC843_LC_8_10_4/in3               LogicCell40_SEQ_MODE_0000      0             35190  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNIPAC843_LC_8_10_4/lcout             LogicCell40_SEQ_MODE_0000    316             35506  -23973  RISE       5
I__2869/I                                                                           LocalMux                       0             35506  -23973  RISE       1
I__2869/O                                                                           LocalMux                     330             35836  -23973  RISE       1
I__2873/I                                                                           InMux                          0             35836  -23973  RISE       1
I__2873/O                                                                           InMux                        259             36095  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI1BBQ77_LC_9_10_3/in3               LogicCell40_SEQ_MODE_0000      0             36095  -23973  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI1BBQ77_LC_9_10_3/lcout             LogicCell40_SEQ_MODE_0000    316             36411  -23973  RISE       1
I__2866/I                                                                           LocalMux                       0             36411  -23973  RISE       1
I__2866/O                                                                           LocalMux                     330             36740  -23973  RISE       1
I__2867/I                                                                           InMux                          0             36740  -23973  RISE       1
I__2867/O                                                                           InMux                        259             37000  -23973  RISE       1
I__2868/I                                                                           CascadeMux                     0             37000  -23973  RISE       1
I__2868/O                                                                           CascadeMux                     0             37000  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNILD8T77_LC_9_9_1/in2       LogicCell40_SEQ_MODE_0000      0             37000  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNILD8T77_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    231             37231  -23973  RISE       2
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryin         LogicCell40_SEQ_MODE_0000      0             37231  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryout        LogicCell40_SEQ_MODE_0000    126             37357  -23973  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryin   LogicCell40_SEQ_MODE_0000      0             37357  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryout  LogicCell40_SEQ_MODE_0000    126             37484  -23973  RISE       1
I__2908/I                                                                           InMux                          0             37484  -23973  RISE       1
I__2908/O                                                                           InMux                        259             37743  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/in3       LogicCell40_SEQ_MODE_0000      0             37743  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/lcout     LogicCell40_SEQ_MODE_0000    316             38059  -23973  RISE       3
I__2904/I                                                                           LocalMux                       0             38059  -23973  RISE       1
I__2904/O                                                                           LocalMux                     330             38388  -23973  RISE       1
I__2905/I                                                                           InMux                          0             38388  -23973  RISE       1
I__2905/O                                                                           InMux                        259             38648  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/in3         LogicCell40_SEQ_MODE_0000      0             38648  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/lcout       LogicCell40_SEQ_MODE_0000    316             38964  -23973  RISE       2
I__2814/I                                                                           LocalMux                       0             38964  -23973  RISE       1
I__2814/O                                                                           LocalMux                     330             39293  -23973  RISE       1
I__2815/I                                                                           InMux                          0             39293  -23973  RISE       1
I__2815/O                                                                           InMux                        259             39553  -23973  RISE       1
I__2817/I                                                                           CascadeMux                     0             39553  -23973  RISE       1
I__2817/O                                                                           CascadeMux                     0             39553  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIV3E987_LC_9_8_2/in2       LogicCell40_SEQ_MODE_0000      0             39553  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIV3E987_LC_9_8_2/carryout  LogicCell40_SEQ_MODE_0000    231             39784  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/carryin     LogicCell40_SEQ_MODE_0000      0             39784  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_8_3/carryout    LogicCell40_SEQ_MODE_0000    126             39910  -23973  RISE       1
I__2813/I                                                                           InMux                          0             39910  -23973  RISE       1
I__2813/O                                                                           InMux                        259             40170  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNI3CI987_LC_9_8_4/in3       LogicCell40_SEQ_MODE_0000      0             40170  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNI3CI987_LC_9_8_4/lcout     LogicCell40_SEQ_MODE_0000    316             40485  -23973  RISE       5
I__2802/I                                                                           Odrv4                          0             40485  -23973  RISE       1
I__2802/O                                                                           Odrv4                        351             40836  -23973  RISE       1
I__2806/I                                                                           LocalMux                       0             40836  -23973  RISE       1
I__2806/O                                                                           LocalMux                     330             41166  -23973  RISE       1
I__2811/I                                                                           InMux                          0             41166  -23973  RISE       1
I__2811/O                                                                           InMux                        259             41425  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIEUFG5F_LC_8_5_3/in3       LogicCell40_SEQ_MODE_0000      0             41425  -23973  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIEUFG5F_LC_8_5_3/lcout     LogicCell40_SEQ_MODE_0000    316             41741  -23973  RISE      12
I__2741/I                                                                           LocalMux                       0             41741  -23973  RISE       1
I__2741/O                                                                           LocalMux                     330             42070  -23973  RISE       1
I__2747/I                                                                           InMux                          0             42070  -23973  RISE       1
I__2747/O                                                                           InMux                        259             42330  -23973  RISE       1
beamY_RNIPU5VF83_1_LC_7_5_6/in3                                                     LogicCell40_SEQ_MODE_0000      0             42330  -23973  RISE       1
beamY_RNIPU5VF83_1_LC_7_5_6/ltout                                                   LogicCell40_SEQ_MODE_0000    274             42604  -23973  FALL       1
I__1932/I                                                                           CascadeMux                     0             42604  -23973  FALL       1
I__1932/O                                                                           CascadeMux                     0             42604  -23973  FALL       1
beamY_RNIVU1O9R_1_LC_7_5_7/in2                                                      LogicCell40_SEQ_MODE_0000      0             42604  -23973  FALL       1
beamY_RNIVU1O9R_1_LC_7_5_7/lcout                                                    LogicCell40_SEQ_MODE_0000    379             42982  -23973  RISE       1
I__2367/I                                                                           Odrv4                          0             42982  -23973  RISE       1
I__2367/O                                                                           Odrv4                        351             43333  -23973  RISE       1
I__2368/I                                                                           LocalMux                       0             43333  -23973  RISE       1
I__2368/O                                                                           LocalMux                     330             43663  -23973  RISE       1
I__2369/I                                                                           InMux                          0             43663  -23973  RISE       1
I__2369/O                                                                           InMux                        259             43922  -23973  RISE       1
un114_pixel_1_0_3__font_un126_pixel_6_bm_LC_8_7_6/in3                               LogicCell40_SEQ_MODE_0000      0             43922  -23973  RISE       1
un114_pixel_1_0_3__font_un126_pixel_6_bm_LC_8_7_6/lcout                             LogicCell40_SEQ_MODE_0000    316             44238  -23973  RISE       1
I__2365/I                                                                           LocalMux                       0             44238  -23973  RISE       1
I__2365/O                                                                           LocalMux                     330             44567  -23973  RISE       1
I__2366/I                                                                           InMux                          0             44567  -23973  RISE       1
I__2366/O                                                                           InMux                        259             44827  -23973  RISE       1
un114_pixel_1_0_3__g0_1_1_LC_8_7_1/in3                                              LogicCell40_SEQ_MODE_0000      0             44827  -23973  RISE       1
un114_pixel_1_0_3__g0_1_1_LC_8_7_1/ltout                                            LogicCell40_SEQ_MODE_0000    274             45100  -23973  FALL       1
I__2294/I                                                                           CascadeMux                     0             45100  -23973  FALL       1
I__2294/O                                                                           CascadeMux                     0             45100  -23973  FALL       1
un114_pixel_1_0_3__g0_4_LC_8_7_2/in2                                                LogicCell40_SEQ_MODE_0000      0             45100  -23973  FALL       1
un114_pixel_1_0_3__g0_4_LC_8_7_2/ltout                                              LogicCell40_SEQ_MODE_0000    309             45409  -23973  RISE       1
I__2290/I                                                                           CascadeMux                     0             45409  -23973  RISE       1
I__2290/O                                                                           CascadeMux                     0             45409  -23973  RISE       1
PixelZ0_LC_8_7_3/in2                                                                LogicCell40_SEQ_MODE_1000      0             45409  -23973  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3094/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3094/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3095/I                                                             GlobalMux                               0              1918  RISE       1
I__3095/O                                                             GlobalMux                             154              2073  RISE       1
I__3100/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3100/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3101/I                                                             LocalMux                                0              2522  RISE       1
I__3101/O                                                             LocalMux                              330              2851  RISE       1
I__3102/I                                                             InMux                                   0              2851  RISE       1
I__3102/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                    LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                  LogicCell40_SEQ_MODE_0000             316              3426  RISE       3
I__3084/I                                                             Odrv12                                  0              3426  RISE       1
I__3084/O                                                             Odrv12                                491              3917  RISE       1
I__3086/I                                                             Span12Mux_s10_h                         0              3917  RISE       1
I__3086/O                                                             Span12Mux_s10_h                       428              4345  RISE       1
I__3088/I                                                             LocalMux                                0              4345  RISE       1
I__3088/O                                                             LocalMux                              330              4675  RISE       1
I__3091/I                                                             IoInMux                                 0              4675  RISE       1
I__3091/O                                                             IoInMux                               259              4934  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4934  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7557  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7557  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__584/I                                                              Odrv12                                  0              7557  RISE       1
I__584/O                                                              Odrv12                                491              8048  RISE       1
I__585/I                                                              Sp12to4                                 0              8048  RISE       1
I__585/O                                                              Sp12to4                               428              8476  RISE       1
I__586/I                                                              Span4Mux_h                              0              8476  RISE       1
I__586/O                                                              Span4Mux_h                            302              8778  RISE       1
I__587/I                                                              Span4Mux_s1_h                           0              8778  RISE       1
I__587/O                                                              Span4Mux_s1_h                         175              8953  RISE       1
I__588/I                                                              LocalMux                                0              8953  RISE       1
I__588/O                                                              LocalMux                              330              9283  RISE       1
I__589/I                                                              IoInMux                                 0              9283  RISE       1
I__589/O                                                              IoInMux                               259              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9542  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10159  RISE      28
I__2271/I                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2271/O                                                             gio2CtrlBuf                             0             10159  RISE       1
I__2272/I                                                             GlobalMux                               0             10159  RISE       1
I__2272/O                                                             GlobalMux                             154             10314  RISE       1
I__2284/I                                                             ClkMux                                  0             10314  RISE       1
I__2284/O                                                             ClkMux                                309             10622  RISE       1
PixelZ0_LC_8_7_3/clk                                                  LogicCell40_SEQ_MODE_1000               0             10622  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17030


Launch Clock Path Delay       10622
+ Clock To Q Delay              540
+ Data Path Delay              5868
---------------------------- ------
Clock To Out Delay            17030

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3094/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3094/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3095/I                                                               GlobalMux                           0      1918               RISE  1       
I__3095/O                                                               GlobalMux                           154    2073               RISE  1       
I__3100/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3100/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3101/I                                                               LocalMux                            0      2522               RISE  1       
I__3101/O                                                               LocalMux                            330    2851               RISE  1       
I__3102/I                                                               InMux                               0      2851               RISE  1       
I__3102/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                      LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                    LogicCell40_SEQ_MODE_0000           316    3426               RISE  3       
I__3084/I                                                               Odrv12                              0      3426               RISE  1       
I__3084/O                                                               Odrv12                              491    3917               RISE  1       
I__3086/I                                                               Span12Mux_s10_h                     0      3917               RISE  1       
I__3086/O                                                               Span12Mux_s10_h                     428    4345               RISE  1       
I__3088/I                                                               LocalMux                            0      4345               RISE  1       
I__3088/O                                                               LocalMux                            330    4675               RISE  1       
I__3091/I                                                               IoInMux                             0      4675               RISE  1       
I__3091/O                                                               IoInMux                             259    4934               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4934               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7557                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7557               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__584/I                                                                Odrv12                              0      7557               RISE  1       
I__584/O                                                                Odrv12                              491    8048               RISE  1       
I__585/I                                                                Sp12to4                             0      8048               RISE  1       
I__585/O                                                                Sp12to4                             428    8476               RISE  1       
I__586/I                                                                Span4Mux_h                          0      8476               RISE  1       
I__586/O                                                                Span4Mux_h                          302    8778               RISE  1       
I__587/I                                                                Span4Mux_s1_h                       0      8778               RISE  1       
I__587/O                                                                Span4Mux_s1_h                       175    8953               RISE  1       
I__588/I                                                                LocalMux                            0      8953               RISE  1       
I__588/O                                                                LocalMux                            330    9283               RISE  1       
I__589/I                                                                IoInMux                             0      9283               RISE  1       
I__589/O                                                                IoInMux                             259    9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10159              RISE  28      
I__2271/I                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2271/O                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2272/I                                                               GlobalMux                           0      10159              RISE  1       
I__2272/O                                                               GlobalMux                           154    10314              RISE  1       
I__2282/I                                                               ClkMux                              0      10314              RISE  1       
I__2282/O                                                               ClkMux                              309    10622              RISE  1       
HSyncZ0_LC_6_7_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      10622              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_6_7_6/lcout           LogicCell40_SEQ_MODE_1000  540    11162              RISE  1       
I__1649/I                        Odrv4                      0      11162              RISE  1       
I__1649/O                        Odrv4                      351    11513              RISE  1       
I__1650/I                        Span4Mux_v                 0      11513              RISE  1       
I__1650/O                        Span4Mux_v                 351    11864              RISE  1       
I__1651/I                        Span4Mux_s2_v              0      11864              RISE  1       
I__1651/O                        Span4Mux_s2_v              252    12116              RISE  1       
I__1652/I                        LocalMux                   0      12116              RISE  1       
I__1652/O                        LocalMux                   330    12446              RISE  1       
I__1653/I                        IoInMux                    0      12446              RISE  1       
I__1653/O                        IoInMux                    259    12705              RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12705              RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   14942              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      14942              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   17030              FALL  1       
HSync                            SimpleVGA                  0      17030              FALL  1       

6.2.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16743


Launch Clock Path Delay       10622
+ Clock To Q Delay              540
+ Data Path Delay              5581
---------------------------- ------
Clock To Out Delay            16743

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3094/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3094/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3095/I                                                               GlobalMux                           0      1918               RISE  1       
I__3095/O                                                               GlobalMux                           154    2073               RISE  1       
I__3100/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3100/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3101/I                                                               LocalMux                            0      2522               RISE  1       
I__3101/O                                                               LocalMux                            330    2851               RISE  1       
I__3102/I                                                               InMux                               0      2851               RISE  1       
I__3102/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                      LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                    LogicCell40_SEQ_MODE_0000           316    3426               RISE  3       
I__3084/I                                                               Odrv12                              0      3426               RISE  1       
I__3084/O                                                               Odrv12                              491    3917               RISE  1       
I__3086/I                                                               Span12Mux_s10_h                     0      3917               RISE  1       
I__3086/O                                                               Span12Mux_s10_h                     428    4345               RISE  1       
I__3088/I                                                               LocalMux                            0      4345               RISE  1       
I__3088/O                                                               LocalMux                            330    4675               RISE  1       
I__3091/I                                                               IoInMux                             0      4675               RISE  1       
I__3091/O                                                               IoInMux                             259    4934               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4934               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7557                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7557               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__584/I                                                                Odrv12                              0      7557               RISE  1       
I__584/O                                                                Odrv12                              491    8048               RISE  1       
I__585/I                                                                Sp12to4                             0      8048               RISE  1       
I__585/O                                                                Sp12to4                             428    8476               RISE  1       
I__586/I                                                                Span4Mux_h                          0      8476               RISE  1       
I__586/O                                                                Span4Mux_h                          302    8778               RISE  1       
I__587/I                                                                Span4Mux_s1_h                       0      8778               RISE  1       
I__587/O                                                                Span4Mux_s1_h                       175    8953               RISE  1       
I__588/I                                                                LocalMux                            0      8953               RISE  1       
I__588/O                                                                LocalMux                            330    9283               RISE  1       
I__589/I                                                                IoInMux                             0      9283               RISE  1       
I__589/O                                                                IoInMux                             259    9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10159              RISE  28      
I__2271/I                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2271/O                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2272/I                                                               GlobalMux                           0      10159              RISE  1       
I__2272/O                                                               GlobalMux                           154    10314              RISE  1       
I__2284/I                                                               ClkMux                              0      10314              RISE  1       
I__2284/O                                                               ClkMux                              309    10622              RISE  1       
PixelZ0_LC_8_7_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      10622              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_8_7_3/lcout           LogicCell40_SEQ_MODE_1000  540    11162              RISE  1       
I__2286/I                        Odrv4                      0      11162              RISE  1       
I__2286/O                        Odrv4                      351    11513              RISE  1       
I__2287/I                        Span4Mux_s3_v              0      11513              RISE  1       
I__2287/O                        Span4Mux_s3_v              316    11828              RISE  1       
I__2288/I                        LocalMux                   0      11828              RISE  1       
I__2288/O                        LocalMux                   330    12158              RISE  1       
I__2289/I                        IoInMux                    0      12158              RISE  1       
I__2289/O                        IoInMux                    259    12418              RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12418              RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   14655              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      14655              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   16743              FALL  1       
Pixel                            SimpleVGA                  0      16743              FALL  1       

6.2.3::Path details for port: SCLK1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8923


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6002
---------------------------- ------
Clock To Out Delay             8923

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3096/I                                                ClkMux                     0      2073               RISE  1       
I__3096/O                                                ClkMux                     309    2381               RISE  1       
counter_2_LC_4_13_7/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_2_LC_4_13_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  3       
I__1092/I                          Odrv4                      0      2921               RISE  1       
I__1092/O                          Odrv4                      351    3272               RISE  1       
I__1094/I                          LocalMux                   0      3272               RISE  1       
I__1094/O                          LocalMux                   330    3602               RISE  1       
I__1096/I                          InMux                      0      3602               RISE  1       
I__1096/O                          InMux                      259    3861               RISE  1       
counter_RNI6R5D_0_LC_4_13_5/in3    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
counter_RNI6R5D_0_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_0000  316    4177               RISE  2       
I__1322/I                          LocalMux                   0      4177               RISE  1       
I__1322/O                          LocalMux                   330    4506               RISE  1       
I__1324/I                          InMux                      0      4506               RISE  1       
I__1324/O                          InMux                      259    4766               RISE  1       
counter_RNIQHKU_5_LC_5_13_6/in3    LogicCell40_SEQ_MODE_0000  0      4766               RISE  1       
counter_RNIQHKU_5_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_0000  316    5082               RISE  2       
I__1315/I                          Odrv4                      0      5082               RISE  1       
I__1315/O                          Odrv4                      351    5432               RISE  1       
I__1316/I                          Span4Mux_s3_v              0      5432               RISE  1       
I__1316/O                          Span4Mux_s3_v              316    5748               RISE  1       
I__1317/I                          IoSpan4Mux                 0      5748               RISE  1       
I__1317/O                          IoSpan4Mux                 288    6035               RISE  1       
I__1319/I                          LocalMux                   0      6035               RISE  1       
I__1319/O                          LocalMux                   330    6365               RISE  1       
I__1321/I                          IoInMux                    0      6365               RISE  1       
I__1321/O                          IoInMux                    259    6624               RISE  1       
SCLK1_obuft_preio/OUTPUTENABLE     PRE_IO_PIN_TYPE_101001     0      6624               RISE  1       
SCLK1_obuft_preio/PADOEN           PRE_IO_PIN_TYPE_101001     210    6835               FALL  1       
SCLK1_obuft_iopad/OE               IO_PAD                     0      6835               FALL  1       
SCLK1_obuft_iopad/PACKAGEPIN:out   IO_PAD                     2088   8923               FALL  1       
SCLK1                              SimpleVGA                  0      8923               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8810


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8810
---------------------------- ------
Clock To Out Delay             8810

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3094/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3094/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3095/I                                                GlobalMux                  0      1714               FALL  1       
I__3095/O                                                GlobalMux                  77     1791               FALL  1       
I__3100/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3100/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3101/I                                                LocalMux                   0      2149               FALL  1       
I__3101/O                                                LocalMux                   309    2458               FALL  1       
I__3102/I                                                InMux                      0      2458               FALL  1       
I__3102/O                                                InMux                      217    2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout     LogicCell40_SEQ_MODE_0000  288    2963               FALL  3       
I__3085/I                                                Odrv12                     0      2963               FALL  1       
I__3085/O                                                Odrv12                     540    3503               FALL  1       
I__3087/I                                                Span12Mux_s11_v            0      3503               FALL  1       
I__3087/O                                                Span12Mux_s11_v            456    3958               FALL  1       
I__3090/I                                                LocalMux                   0      3958               FALL  1       
I__3090/O                                                LocalMux                   309    4267               FALL  1       
I__3093/I                                                IoInMux                    0      4267               FALL  1       
I__3093/O                                                IoInMux                    217    4484               FALL  1       
SCLK1_obuft_preio/DOUT0                                  PRE_IO_PIN_TYPE_101001     0      4484               FALL  1       
SCLK1_obuft_preio/PADOUT                                 PRE_IO_PIN_TYPE_101001     2237   6722               FALL  1       
SCLK1_obuft_iopad/DIN                                    IO_PAD                     0      6722               FALL  1       
SCLK1_obuft_iopad/PACKAGEPIN:out                         IO_PAD                     2088   8810               FALL  1       
SCLK1                                                    SimpleVGA                  0      8810               FALL  1       

6.2.4::Path details for port: SCLK2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8923


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6002
---------------------------- ------
Clock To Out Delay             8923

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3096/I                                                ClkMux                     0      2073               RISE  1       
I__3096/O                                                ClkMux                     309    2381               RISE  1       
counter_2_LC_4_13_7/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_2_LC_4_13_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  3       
I__1092/I                          Odrv4                      0      2921               RISE  1       
I__1092/O                          Odrv4                      351    3272               RISE  1       
I__1094/I                          LocalMux                   0      3272               RISE  1       
I__1094/O                          LocalMux                   330    3602               RISE  1       
I__1096/I                          InMux                      0      3602               RISE  1       
I__1096/O                          InMux                      259    3861               RISE  1       
counter_RNI6R5D_0_LC_4_13_5/in3    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
counter_RNI6R5D_0_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_0000  316    4177               RISE  2       
I__1322/I                          LocalMux                   0      4177               RISE  1       
I__1322/O                          LocalMux                   330    4506               RISE  1       
I__1324/I                          InMux                      0      4506               RISE  1       
I__1324/O                          InMux                      259    4766               RISE  1       
counter_RNIQHKU_5_LC_5_13_6/in3    LogicCell40_SEQ_MODE_0000  0      4766               RISE  1       
counter_RNIQHKU_5_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_0000  316    5082               RISE  2       
I__1315/I                          Odrv4                      0      5082               RISE  1       
I__1315/O                          Odrv4                      351    5432               RISE  1       
I__1316/I                          Span4Mux_s3_v              0      5432               RISE  1       
I__1316/O                          Span4Mux_s3_v              316    5748               RISE  1       
I__1317/I                          IoSpan4Mux                 0      5748               RISE  1       
I__1317/O                          IoSpan4Mux                 288    6035               RISE  1       
I__1318/I                          LocalMux                   0      6035               RISE  1       
I__1318/O                          LocalMux                   330    6365               RISE  1       
I__1320/I                          IoInMux                    0      6365               RISE  1       
I__1320/O                          IoInMux                    259    6624               RISE  1       
SCLK2_obuft_preio/OUTPUTENABLE     PRE_IO_PIN_TYPE_101001     0      6624               RISE  1       
SCLK2_obuft_preio/PADOEN           PRE_IO_PIN_TYPE_101001     210    6835               FALL  1       
SCLK2_obuft_iopad/OE               IO_PAD                     0      6835               FALL  1       
SCLK2_obuft_iopad/PACKAGEPIN:out   IO_PAD                     2088   8923               FALL  1       
SCLK2                              SimpleVGA                  0      8923               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8810


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8810
---------------------------- ------
Clock To Out Delay             8810

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3094/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3094/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3095/I                                                GlobalMux                  0      1714               FALL  1       
I__3095/O                                                GlobalMux                  77     1791               FALL  1       
I__3100/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3100/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3101/I                                                LocalMux                   0      2149               FALL  1       
I__3101/O                                                LocalMux                   309    2458               FALL  1       
I__3102/I                                                InMux                      0      2458               FALL  1       
I__3102/O                                                InMux                      217    2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout     LogicCell40_SEQ_MODE_0000  288    2963               FALL  3       
I__3085/I                                                Odrv12                     0      2963               FALL  1       
I__3085/O                                                Odrv12                     540    3503               FALL  1       
I__3087/I                                                Span12Mux_s11_v            0      3503               FALL  1       
I__3087/O                                                Span12Mux_s11_v            456    3958               FALL  1       
I__3089/I                                                LocalMux                   0      3958               FALL  1       
I__3089/O                                                LocalMux                   309    4267               FALL  1       
I__3092/I                                                IoInMux                    0      4267               FALL  1       
I__3092/O                                                IoInMux                    217    4484               FALL  1       
SCLK2_obuft_preio/DOUT0                                  PRE_IO_PIN_TYPE_101001     0      4484               FALL  1       
SCLK2_obuft_preio/PADOUT                                 PRE_IO_PIN_TYPE_101001     2237   6722               FALL  1       
SCLK2_obuft_iopad/DIN                                    IO_PAD                     0      6722               FALL  1       
SCLK2_obuft_iopad/PACKAGEPIN:out                         IO_PAD                     2088   8810               FALL  1       
SCLK2                                                    SimpleVGA                  0      8810               FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16077


Launch Clock Path Delay       10622
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay            16077

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3094/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3094/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3095/I                                                               GlobalMux                           0      1918               RISE  1       
I__3095/O                                                               GlobalMux                           154    2073               RISE  1       
I__3100/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3100/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3101/I                                                               LocalMux                            0      2522               RISE  1       
I__3101/O                                                               LocalMux                            330    2851               RISE  1       
I__3102/I                                                               InMux                               0      2851               RISE  1       
I__3102/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                      LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                    LogicCell40_SEQ_MODE_0000           316    3426               RISE  3       
I__3084/I                                                               Odrv12                              0      3426               RISE  1       
I__3084/O                                                               Odrv12                              491    3917               RISE  1       
I__3086/I                                                               Span12Mux_s10_h                     0      3917               RISE  1       
I__3086/O                                                               Span12Mux_s10_h                     428    4345               RISE  1       
I__3088/I                                                               LocalMux                            0      4345               RISE  1       
I__3088/O                                                               LocalMux                            330    4675               RISE  1       
I__3091/I                                                               IoInMux                             0      4675               RISE  1       
I__3091/O                                                               IoInMux                             259    4934               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4934               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7557                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7557               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__584/I                                                                Odrv12                              0      7557               RISE  1       
I__584/O                                                                Odrv12                              491    8048               RISE  1       
I__585/I                                                                Sp12to4                             0      8048               RISE  1       
I__585/O                                                                Sp12to4                             428    8476               RISE  1       
I__586/I                                                                Span4Mux_h                          0      8476               RISE  1       
I__586/O                                                                Span4Mux_h                          302    8778               RISE  1       
I__587/I                                                                Span4Mux_s1_h                       0      8778               RISE  1       
I__587/O                                                                Span4Mux_s1_h                       175    8953               RISE  1       
I__588/I                                                                LocalMux                            0      8953               RISE  1       
I__588/O                                                                LocalMux                            330    9283               RISE  1       
I__589/I                                                                IoInMux                             0      9283               RISE  1       
I__589/O                                                                IoInMux                             259    9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10159              RISE  28      
I__2271/I                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2271/O                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2272/I                                                               GlobalMux                           0      10159              RISE  1       
I__2272/O                                                               GlobalMux                           154    10314              RISE  1       
I__2285/I                                                               ClkMux                              0      10314              RISE  1       
I__2285/O                                                               ClkMux                              309    10622              RISE  1       
VSyncZ0_LC_8_1_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      10622              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_8_1_6/lcout           LogicCell40_SEQ_MODE_1000  540    11162              RISE  1       
I__2212/I                        LocalMux                   0      11162              RISE  1       
I__2212/O                        LocalMux                   330    11492              RISE  1       
I__2213/I                        IoInMux                    0      11492              RISE  1       
I__2213/O                        IoInMux                    259    11751              RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11751              RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   13989              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      13989              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   16077              FALL  1       
VSync                            SimpleVGA                  0      16077              FALL  1       

6.2.6::Path details for port: nCS1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 9014


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6093
---------------------------- ------
Clock To Out Delay             9014

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3099/I                                                ClkMux                     0      2073               RISE  1       
I__3099/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_5_14_5/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_5_14_5/lcout          LogicCell40_SEQ_MODE_1001  540    2921               FALL  3       
I__1256/I                       Odrv12                     0      2921               FALL  1       
I__1256/O                       Odrv12                     540    3461               FALL  1       
I__1258/I                       Sp12to4                    0      3461               FALL  1       
I__1258/O                       Sp12to4                    449    3910               FALL  1       
I__1259/I                       Span4Mux_s2_v              0      3910               FALL  1       
I__1259/O                       Span4Mux_s2_v              252    4163               FALL  1       
I__1261/I                       LocalMux                   0      4163               FALL  1       
I__1261/O                       LocalMux                   309    4471               FALL  1       
I__1263/I                       IoInMux                    0      4471               FALL  1       
I__1263/O                       IoInMux                    217    4689               FALL  1       
nCS1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4689               FALL  1       
nCS1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6926               FALL  1       
nCS1_obuf_iopad/DIN             IO_PAD                     0      6926               FALL  1       
nCS1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9014               FALL  1       
nCS1                            SimpleVGA                  0      9014               FALL  1       

6.2.7::Path details for port: nCS2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 9014


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6093
---------------------------- ------
Clock To Out Delay             9014

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3099/I                                                ClkMux                     0      2073               RISE  1       
I__3099/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_5_14_5/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_5_14_5/lcout          LogicCell40_SEQ_MODE_1001  540    2921               FALL  3       
I__1256/I                       Odrv12                     0      2921               FALL  1       
I__1256/O                       Odrv12                     540    3461               FALL  1       
I__1258/I                       Sp12to4                    0      3461               FALL  1       
I__1258/O                       Sp12to4                    449    3910               FALL  1       
I__1259/I                       Span4Mux_s2_v              0      3910               FALL  1       
I__1259/O                       Span4Mux_s2_v              252    4163               FALL  1       
I__1260/I                       LocalMux                   0      4163               FALL  1       
I__1260/O                       LocalMux                   309    4471               FALL  1       
I__1262/I                       IoInMux                    0      4471               FALL  1       
I__1262/O                       IoInMux                    217    4689               FALL  1       
nCS2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4689               FALL  1       
nCS2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6926               FALL  1       
nCS2_obuf_iopad/DIN             IO_PAD                     0      6926               FALL  1       
nCS2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9014               FALL  1       
nCS2                            SimpleVGA                  0      9014               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16604


Launch Clock Path Delay       10622
+ Clock To Q Delay              540
+ Data Path Delay              5442
---------------------------- ------
Clock To Out Delay            16604

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3094/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3094/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3095/I                                                               GlobalMux                           0      1918               RISE  1       
I__3095/O                                                               GlobalMux                           154    2073               RISE  1       
I__3100/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3100/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3101/I                                                               LocalMux                            0      2522               RISE  1       
I__3101/O                                                               LocalMux                            330    2851               RISE  1       
I__3102/I                                                               InMux                               0      2851               RISE  1       
I__3102/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                      LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                    LogicCell40_SEQ_MODE_0000           316    3426               RISE  3       
I__3084/I                                                               Odrv12                              0      3426               RISE  1       
I__3084/O                                                               Odrv12                              491    3917               RISE  1       
I__3086/I                                                               Span12Mux_s10_h                     0      3917               RISE  1       
I__3086/O                                                               Span12Mux_s10_h                     428    4345               RISE  1       
I__3088/I                                                               LocalMux                            0      4345               RISE  1       
I__3088/O                                                               LocalMux                            330    4675               RISE  1       
I__3091/I                                                               IoInMux                             0      4675               RISE  1       
I__3091/O                                                               IoInMux                             259    4934               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4934               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7557                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7557               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__584/I                                                                Odrv12                              0      7557               RISE  1       
I__584/O                                                                Odrv12                              491    8048               RISE  1       
I__585/I                                                                Sp12to4                             0      8048               RISE  1       
I__585/O                                                                Sp12to4                             428    8476               RISE  1       
I__586/I                                                                Span4Mux_h                          0      8476               RISE  1       
I__586/O                                                                Span4Mux_h                          302    8778               RISE  1       
I__587/I                                                                Span4Mux_s1_h                       0      8778               RISE  1       
I__587/O                                                                Span4Mux_s1_h                       175    8953               RISE  1       
I__588/I                                                                LocalMux                            0      8953               RISE  1       
I__588/O                                                                LocalMux                            330    9283               RISE  1       
I__589/I                                                                IoInMux                             0      9283               RISE  1       
I__589/O                                                                IoInMux                             259    9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10159              RISE  28      
I__2271/I                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2271/O                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2272/I                                                               GlobalMux                           0      10159              RISE  1       
I__2272/O                                                               GlobalMux                           154    10314              RISE  1       
I__2282/I                                                               ClkMux                              0      10314              RISE  1       
I__2282/O                                                               ClkMux                              309    10622              RISE  1       
HSyncZ0_LC_6_7_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      10622              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_6_7_6/lcout           LogicCell40_SEQ_MODE_1000  540    11162              FALL  1       
I__1649/I                        Odrv4                      0      11162              FALL  1       
I__1649/O                        Odrv4                      372    11534              FALL  1       
I__1650/I                        Span4Mux_v                 0      11534              FALL  1       
I__1650/O                        Span4Mux_v                 372    11906              FALL  1       
I__1651/I                        Span4Mux_s2_v              0      11906              FALL  1       
I__1651/O                        Span4Mux_s2_v              252    12158              FALL  1       
I__1652/I                        LocalMux                   0      12158              FALL  1       
I__1652/O                        LocalMux                   309    12467              FALL  1       
I__1653/I                        IoInMux                    0      12467              FALL  1       
I__1653/O                        IoInMux                    217    12684              FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12684              FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   14690              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      14690              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   16604              RISE  1       
HSync                            SimpleVGA                  0      16604              RISE  1       

6.5.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16316


Launch Clock Path Delay       10622
+ Clock To Q Delay              540
+ Data Path Delay              5154
---------------------------- ------
Clock To Out Delay            16316

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3094/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3094/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3095/I                                                               GlobalMux                           0      1918               RISE  1       
I__3095/O                                                               GlobalMux                           154    2073               RISE  1       
I__3100/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3100/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3101/I                                                               LocalMux                            0      2522               RISE  1       
I__3101/O                                                               LocalMux                            330    2851               RISE  1       
I__3102/I                                                               InMux                               0      2851               RISE  1       
I__3102/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                      LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                    LogicCell40_SEQ_MODE_0000           316    3426               RISE  3       
I__3084/I                                                               Odrv12                              0      3426               RISE  1       
I__3084/O                                                               Odrv12                              491    3917               RISE  1       
I__3086/I                                                               Span12Mux_s10_h                     0      3917               RISE  1       
I__3086/O                                                               Span12Mux_s10_h                     428    4345               RISE  1       
I__3088/I                                                               LocalMux                            0      4345               RISE  1       
I__3088/O                                                               LocalMux                            330    4675               RISE  1       
I__3091/I                                                               IoInMux                             0      4675               RISE  1       
I__3091/O                                                               IoInMux                             259    4934               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4934               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7557                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7557               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__584/I                                                                Odrv12                              0      7557               RISE  1       
I__584/O                                                                Odrv12                              491    8048               RISE  1       
I__585/I                                                                Sp12to4                             0      8048               RISE  1       
I__585/O                                                                Sp12to4                             428    8476               RISE  1       
I__586/I                                                                Span4Mux_h                          0      8476               RISE  1       
I__586/O                                                                Span4Mux_h                          302    8778               RISE  1       
I__587/I                                                                Span4Mux_s1_h                       0      8778               RISE  1       
I__587/O                                                                Span4Mux_s1_h                       175    8953               RISE  1       
I__588/I                                                                LocalMux                            0      8953               RISE  1       
I__588/O                                                                LocalMux                            330    9283               RISE  1       
I__589/I                                                                IoInMux                             0      9283               RISE  1       
I__589/O                                                                IoInMux                             259    9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10159              RISE  28      
I__2271/I                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2271/O                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2272/I                                                               GlobalMux                           0      10159              RISE  1       
I__2272/O                                                               GlobalMux                           154    10314              RISE  1       
I__2284/I                                                               ClkMux                              0      10314              RISE  1       
I__2284/O                                                               ClkMux                              309    10622              RISE  1       
PixelZ0_LC_8_7_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      10622              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_8_7_3/lcout           LogicCell40_SEQ_MODE_1000  540    11162              FALL  1       
I__2286/I                        Odrv4                      0      11162              FALL  1       
I__2286/O                        Odrv4                      372    11534              FALL  1       
I__2287/I                        Span4Mux_s3_v              0      11534              FALL  1       
I__2287/O                        Span4Mux_s3_v              337    11871              FALL  1       
I__2288/I                        LocalMux                   0      11871              FALL  1       
I__2288/O                        LocalMux                   309    12179              FALL  1       
I__2289/I                        IoInMux                    0      12179              FALL  1       
I__2289/O                        IoInMux                    217    12397              FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12397              FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   14402              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      14402              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   16316              RISE  1       
Pixel                            SimpleVGA                  0      16316              RISE  1       

6.5.3::Path details for port: SCLK1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 7444


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4523
---------------------------- ------
Clock To Out Delay             7444

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3098/I                                                ClkMux                     0      2073               RISE  1       
I__3098/O                                                ClkMux                     309    2381               RISE  1       
counter_4_LC_5_13_7/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_4_LC_5_13_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  5       
I__1295/I                          LocalMux                   0      2921               FALL  1       
I__1295/O                          LocalMux                   309    3230               FALL  1       
I__1299/I                          InMux                      0      3230               FALL  1       
I__1299/O                          InMux                      217    3447               FALL  1       
I__1304/I                          CascadeMux                 0      3447               FALL  1       
I__1304/O                          CascadeMux                 0      3447               FALL  1       
counter_RNIQHKU_5_LC_5_13_6/in2    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
counter_RNIQHKU_5_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_0000  351    3798               FALL  2       
I__1315/I                          Odrv4                      0      3798               FALL  1       
I__1315/O                          Odrv4                      372    4170               FALL  1       
I__1316/I                          Span4Mux_s3_v              0      4170               FALL  1       
I__1316/O                          Span4Mux_s3_v              337    4506               FALL  1       
I__1317/I                          IoSpan4Mux                 0      4506               FALL  1       
I__1317/O                          IoSpan4Mux                 323    4829               FALL  1       
I__1319/I                          LocalMux                   0      4829               FALL  1       
I__1319/O                          LocalMux                   309    5138               FALL  1       
I__1321/I                          IoInMux                    0      5138               FALL  1       
I__1321/O                          IoInMux                    217    5355               FALL  1       
SCLK1_obuft_preio/OUTPUTENABLE     PRE_IO_PIN_TYPE_101001     0      5355               FALL  1       
SCLK1_obuft_preio/PADOEN           PRE_IO_PIN_TYPE_101001     175    5530               RISE  1       
SCLK1_obuft_iopad/OE               IO_PAD                     0      5530               RISE  1       
SCLK1_obuft_iopad/PACKAGEPIN:out   IO_PAD                     1914   7444               RISE  1       
SCLK1                              SimpleVGA                  0      7444               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8810


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8810
---------------------------- ------
Clock To Out Delay             8810

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3094/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3094/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3095/I                                                GlobalMux                  0      1714               FALL  1       
I__3095/O                                                GlobalMux                  77     1791               FALL  1       
I__3100/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3100/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3101/I                                                LocalMux                   0      2149               FALL  1       
I__3101/O                                                LocalMux                   309    2458               FALL  1       
I__3102/I                                                InMux                      0      2458               FALL  1       
I__3102/O                                                InMux                      217    2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout     LogicCell40_SEQ_MODE_0000  288    2963               FALL  3       
I__3085/I                                                Odrv12                     0      2963               FALL  1       
I__3085/O                                                Odrv12                     540    3503               FALL  1       
I__3087/I                                                Span12Mux_s11_v            0      3503               FALL  1       
I__3087/O                                                Span12Mux_s11_v            456    3958               FALL  1       
I__3090/I                                                LocalMux                   0      3958               FALL  1       
I__3090/O                                                LocalMux                   309    4267               FALL  1       
I__3093/I                                                IoInMux                    0      4267               FALL  1       
I__3093/O                                                IoInMux                    217    4484               FALL  1       
SCLK1_obuft_preio/DOUT0                                  PRE_IO_PIN_TYPE_101001     0      4484               FALL  1       
SCLK1_obuft_preio/PADOUT                                 PRE_IO_PIN_TYPE_101001     2237   6722               FALL  1       
SCLK1_obuft_iopad/DIN                                    IO_PAD                     0      6722               FALL  1       
SCLK1_obuft_iopad/PACKAGEPIN:out                         IO_PAD                     2088   8810               FALL  1       
SCLK1                                                    SimpleVGA                  0      8810               FALL  1       

6.5.4::Path details for port: SCLK2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 7444


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4523
---------------------------- ------
Clock To Out Delay             7444

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3098/I                                                ClkMux                     0      2073               RISE  1       
I__3098/O                                                ClkMux                     309    2381               RISE  1       
counter_4_LC_5_13_7/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_4_LC_5_13_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  5       
I__1295/I                          LocalMux                   0      2921               FALL  1       
I__1295/O                          LocalMux                   309    3230               FALL  1       
I__1299/I                          InMux                      0      3230               FALL  1       
I__1299/O                          InMux                      217    3447               FALL  1       
I__1304/I                          CascadeMux                 0      3447               FALL  1       
I__1304/O                          CascadeMux                 0      3447               FALL  1       
counter_RNIQHKU_5_LC_5_13_6/in2    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
counter_RNIQHKU_5_LC_5_13_6/lcout  LogicCell40_SEQ_MODE_0000  351    3798               FALL  2       
I__1315/I                          Odrv4                      0      3798               FALL  1       
I__1315/O                          Odrv4                      372    4170               FALL  1       
I__1316/I                          Span4Mux_s3_v              0      4170               FALL  1       
I__1316/O                          Span4Mux_s3_v              337    4506               FALL  1       
I__1317/I                          IoSpan4Mux                 0      4506               FALL  1       
I__1317/O                          IoSpan4Mux                 323    4829               FALL  1       
I__1318/I                          LocalMux                   0      4829               FALL  1       
I__1318/O                          LocalMux                   309    5138               FALL  1       
I__1320/I                          IoInMux                    0      5138               FALL  1       
I__1320/O                          IoInMux                    217    5355               FALL  1       
SCLK2_obuft_preio/OUTPUTENABLE     PRE_IO_PIN_TYPE_101001     0      5355               FALL  1       
SCLK2_obuft_preio/PADOEN           PRE_IO_PIN_TYPE_101001     175    5530               RISE  1       
SCLK2_obuft_iopad/OE               IO_PAD                     0      5530               RISE  1       
SCLK2_obuft_iopad/PACKAGEPIN:out   IO_PAD                     1914   7444               RISE  1       
SCLK2                              SimpleVGA                  0      7444               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8810


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8810
---------------------------- ------
Clock To Out Delay             8810

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3094/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3094/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3095/I                                                GlobalMux                  0      1714               FALL  1       
I__3095/O                                                GlobalMux                  77     1791               FALL  1       
I__3100/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3100/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3101/I                                                LocalMux                   0      2149               FALL  1       
I__3101/O                                                LocalMux                   309    2458               FALL  1       
I__3102/I                                                InMux                      0      2458               FALL  1       
I__3102/O                                                InMux                      217    2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout     LogicCell40_SEQ_MODE_0000  288    2963               FALL  3       
I__3085/I                                                Odrv12                     0      2963               FALL  1       
I__3085/O                                                Odrv12                     540    3503               FALL  1       
I__3087/I                                                Span12Mux_s11_v            0      3503               FALL  1       
I__3087/O                                                Span12Mux_s11_v            456    3958               FALL  1       
I__3089/I                                                LocalMux                   0      3958               FALL  1       
I__3089/O                                                LocalMux                   309    4267               FALL  1       
I__3092/I                                                IoInMux                    0      4267               FALL  1       
I__3092/O                                                IoInMux                    217    4484               FALL  1       
SCLK2_obuft_preio/DOUT0                                  PRE_IO_PIN_TYPE_101001     0      4484               FALL  1       
SCLK2_obuft_preio/PADOUT                                 PRE_IO_PIN_TYPE_101001     2237   6722               FALL  1       
SCLK2_obuft_iopad/DIN                                    IO_PAD                     0      6722               FALL  1       
SCLK2_obuft_iopad/PACKAGEPIN:out                         IO_PAD                     2088   8810               FALL  1       
SCLK2                                                    SimpleVGA                  0      8810               FALL  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15608


Launch Clock Path Delay       10622
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay            15608

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3094/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3094/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3095/I                                                               GlobalMux                           0      1918               RISE  1       
I__3095/O                                                               GlobalMux                           154    2073               RISE  1       
I__3100/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3100/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3101/I                                                               LocalMux                            0      2522               RISE  1       
I__3101/O                                                               LocalMux                            330    2851               RISE  1       
I__3102/I                                                               InMux                               0      2851               RISE  1       
I__3102/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/in3                      LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_11_1_4/lcout                    LogicCell40_SEQ_MODE_0000           316    3426               RISE  3       
I__3084/I                                                               Odrv12                              0      3426               RISE  1       
I__3084/O                                                               Odrv12                              491    3917               RISE  1       
I__3086/I                                                               Span12Mux_s10_h                     0      3917               RISE  1       
I__3086/O                                                               Span12Mux_s10_h                     428    4345               RISE  1       
I__3088/I                                                               LocalMux                            0      4345               RISE  1       
I__3088/O                                                               LocalMux                            330    4675               RISE  1       
I__3091/I                                                               IoInMux                             0      4675               RISE  1       
I__3091/O                                                               IoInMux                             259    4934               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4934               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7557                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7557               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__584/I                                                                Odrv12                              0      7557               RISE  1       
I__584/O                                                                Odrv12                              491    8048               RISE  1       
I__585/I                                                                Sp12to4                             0      8048               RISE  1       
I__585/O                                                                Sp12to4                             428    8476               RISE  1       
I__586/I                                                                Span4Mux_h                          0      8476               RISE  1       
I__586/O                                                                Span4Mux_h                          302    8778               RISE  1       
I__587/I                                                                Span4Mux_s1_h                       0      8778               RISE  1       
I__587/O                                                                Span4Mux_s1_h                       175    8953               RISE  1       
I__588/I                                                                LocalMux                            0      8953               RISE  1       
I__588/O                                                                LocalMux                            330    9283               RISE  1       
I__589/I                                                                IoInMux                             0      9283               RISE  1       
I__589/O                                                                IoInMux                             259    9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9542               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10159              RISE  28      
I__2271/I                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2271/O                                                               gio2CtrlBuf                         0      10159              RISE  1       
I__2272/I                                                               GlobalMux                           0      10159              RISE  1       
I__2272/O                                                               GlobalMux                           154    10314              RISE  1       
I__2285/I                                                               ClkMux                              0      10314              RISE  1       
I__2285/O                                                               ClkMux                              309    10622              RISE  1       
VSyncZ0_LC_8_1_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      10622              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_8_1_6/lcout           LogicCell40_SEQ_MODE_1000  540    11162              FALL  1       
I__2212/I                        LocalMux                   0      11162              FALL  1       
I__2212/O                        LocalMux                   309    11471              FALL  1       
I__2213/I                        IoInMux                    0      11471              FALL  1       
I__2213/O                        IoInMux                    217    11688              FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11688              FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   13694              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      13694              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   15608              RISE  1       
VSync                            SimpleVGA                  0      15608              RISE  1       

6.5.6::Path details for port: nCS1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8602


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5681
---------------------------- ------
Clock To Out Delay             8602

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3099/I                                                ClkMux                     0      2073               RISE  1       
I__3099/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_5_14_5/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_5_14_5/lcout          LogicCell40_SEQ_MODE_1001  540    2921               RISE  3       
I__1256/I                       Odrv12                     0      2921               RISE  1       
I__1256/O                       Odrv12                     491    3412               RISE  1       
I__1258/I                       Sp12to4                    0      3412               RISE  1       
I__1258/O                       Sp12to4                    428    3840               RISE  1       
I__1259/I                       Span4Mux_s2_v              0      3840               RISE  1       
I__1259/O                       Span4Mux_s2_v              252    4093               RISE  1       
I__1261/I                       LocalMux                   0      4093               RISE  1       
I__1261/O                       LocalMux                   330    4422               RISE  1       
I__1263/I                       IoInMux                    0      4422               RISE  1       
I__1263/O                       IoInMux                    259    4682               RISE  1       
nCS1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4682               RISE  1       
nCS1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6688               RISE  1       
nCS1_obuf_iopad/DIN             IO_PAD                     0      6688               RISE  1       
nCS1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8602               RISE  1       
nCS1                            SimpleVGA                  0      8602               RISE  1       

6.5.7::Path details for port: nCS2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8602


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5681
---------------------------- ------
Clock To Out Delay             8602

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3094/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3094/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3095/I                                                GlobalMux                  0      1918               RISE  1       
I__3095/O                                                GlobalMux                  154    2073               RISE  1       
I__3099/I                                                ClkMux                     0      2073               RISE  1       
I__3099/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_5_14_5/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_5_14_5/lcout          LogicCell40_SEQ_MODE_1001  540    2921               RISE  3       
I__1256/I                       Odrv12                     0      2921               RISE  1       
I__1256/O                       Odrv12                     491    3412               RISE  1       
I__1258/I                       Sp12to4                    0      3412               RISE  1       
I__1258/O                       Sp12to4                    428    3840               RISE  1       
I__1259/I                       Span4Mux_s2_v              0      3840               RISE  1       
I__1259/O                       Span4Mux_s2_v              252    4093               RISE  1       
I__1260/I                       LocalMux                   0      4093               RISE  1       
I__1260/O                       LocalMux                   330    4422               RISE  1       
I__1262/I                       IoInMux                    0      4422               RISE  1       
I__1262/O                       IoInMux                    259    4682               RISE  1       
nCS2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4682               RISE  1       
nCS2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6688               RISE  1       
nCS2_obuf_iopad/DIN             IO_PAD                     0      6688               RISE  1       
nCS2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8602               RISE  1       
nCS2                            SimpleVGA                  0      8602               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

