// Seed: 1379636189
module module_0;
  wire [1 'h0 : 1] id_1;
  wire id_2;
  if (-1) begin : LABEL_0
    logic [-1 : 1 'b0] id_3 = id_2;
  end else wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2 = id_1;
endmodule
module module_2 (
    input tri0 id_0,
    input wor  id_1,
    input tri  id_2
);
  module_0 modCall_1 ();
  static logic id_4;
endmodule
