<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: verilog_analysis.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.3</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_4d4049fe56eb76b08813cb310bdfa662.html">verilog-in</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">verilog_analysis.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// ---Hongce Zhang</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef ILANG_VERILOG_IN_VERILOG_ANALYSIS_H__</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define ILANG_VERILOG_IN_VERILOG_ANALYSIS_H__</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// I have to put this include here, because it needs to know the class</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// VerilogAnalyzerBase</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;ilang/verilog-in/verilog_analysis_wrapper.h&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="verilog__const__parser_8h.html">ilang/verilog-in/verilog_const_parser.h</a>&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;verilogparser/verilog_ast_util.h&gt;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;verilogparser/verilog_parser.h&gt;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;}</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>VerilogAnalyzer;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_port.html">   38</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_signal_info_port.html">SignalInfoPort</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">   41</a></span>&#160;  ast_port_declaration* <a class="code" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">_def</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classilang_1_1_signal_info_port.html#a9e893ce7d0a5930d48847906f83dbc7f">SignalInfoPort</a>(ast_port_declaration* def, <span class="keyword">const</span> std::string&amp; full_name,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                 <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> tp,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                 <span class="keyword">const</span> std::map&lt;std::string, int&gt;* <span class="keyword">const</span> width_info,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a>* _ana);</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_port.html#aa41cd85619d28a0a239e3478c80561e1">   51</a></span>&#160;  ast_port_declaration* <a class="code" href="classilang_1_1_signal_info_port.html#aa41cd85619d28a0a239e3478c80561e1">get_def</a>() { <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">_def</a>; }</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;}; <span class="comment">// class SignalInfoPort</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_reg.html">   55</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_signal_info_reg.html">SignalInfoReg</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_reg.html#abd8473bd57737b0c9907cf2d8f56dd58">   58</a></span>&#160;  ast_reg_declaration* <a class="code" href="classilang_1_1_signal_info_reg.html#abd8473bd57737b0c9907cf2d8f56dd58">_def</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classilang_1_1_signal_info_reg.html#a60b8797b730b28f6be0f22fdbfa2a383">SignalInfoReg</a>(ast_reg_declaration* def, <span class="keyword">const</span> std::string&amp; full_name,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> tp,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                <span class="keyword">const</span> std::map&lt;std::string, int&gt;* <span class="keyword">const</span> width_info,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a>* _ana);</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_reg.html#aff6d805d0ae5966fb279cd1cfdd44e1b">   68</a></span>&#160;  ast_reg_declaration* <a class="code" href="classilang_1_1_signal_info_reg.html#aff6d805d0ae5966fb279cd1cfdd44e1b">get_def</a>() { <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_reg.html#abd8473bd57737b0c9907cf2d8f56dd58">_def</a>; }</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}; <span class="comment">// class SignalInfoPort</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_wire.html">   72</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_signal_info_wire.html">SignalInfoWire</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> {</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_wire.html#abb2662053ef53eecb780ae437ff57136">   75</a></span>&#160;  ast_net_declaration* <a class="code" href="classilang_1_1_signal_info_wire.html#abb2662053ef53eecb780ae437ff57136">_def</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classilang_1_1_signal_info_wire.html#acba807ed42e40fee3b2762e62c845acd">SignalInfoWire</a>(ast_net_declaration* def, <span class="keyword">const</span> std::string&amp; full_name,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                 <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> tp,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                 <span class="keyword">const</span> std::map&lt;std::string, int&gt;* <span class="keyword">const</span> width_info,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a>* _ana);</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_wire.html#acb46aedf60a580ae4ff4f1e295fff1f0">   85</a></span>&#160;  ast_net_declaration* <a class="code" href="classilang_1_1_signal_info_wire.html#acb46aedf60a580ae4ff4f1e295fff1f0">get_def</a>() { <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_wire.html#abb2662053ef53eecb780ae437ff57136">_def</a>; }</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}; <span class="comment">// class SignalInfoPort</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html">   89</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html">VerilogAnalyzerBase</a> {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">   92</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">VerilogAnalyzerBase::path_vec_t</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">   94</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">   96</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, ast_module_declaration*&gt; <a class="code" href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">name_module_ast_map_t</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">   98</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">name_names_map_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">VerilogAnalyzerBase::name_names_map_t</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a848de21203f01678947d345c26935d52">  100</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a848de21203f01678947d345c26935d52">mod_inst_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">VerilogAnalyzerBase::mod_inst_t</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">  102</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">name_insts_map_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">VerilogAnalyzerBase::name_insts_map_t</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a2360065f9f4606dda1398d9896452ba0">  104</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">  106</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">name_type_buffer_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">VerilogAnalyzerBase::name_type_buffer_t</a>;</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">  108</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">name_decl_buffer_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">VerilogAnalyzerBase::name_decl_buffer_t</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">  110</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">module_io_vec_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">VerilogAnalyzerBase::module_io_vec_t</a>;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a51457aa7bc0b771a92dcce408d936153">  112</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, ast_module_instantiation*&gt; <a class="code" href="classilang_1_1_verilog_analyzer.html#a51457aa7bc0b771a92dcce408d936153">mod_inst_ast_t</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a69dbe0ca0f4f19f4e3e2b2675ea753a0">  114</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, mod_inst_ast_t&gt; <a class="code" href="classilang_1_1_verilog_analyzer.html#a69dbe0ca0f4f19f4e3e2b2675ea753a0">name_insts_ast_map_t</a>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ab05d74a5040a064352bbdf66ba6dea5e">  118</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#ab05d74a5040a064352bbdf66ba6dea5e">vlg_include_path</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a203795ec36b9b3679196f0707aad0d62">  120</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a203795ec36b9b3679196f0707aad0d62">vlg_src_files</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">  122</a></span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">top_module_name</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ac7885aeb9bf758afc1ea0d7522de3ae2">  124</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">name_module_ast_map_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#ac7885aeb9bf758afc1ea0d7522de3ae2">name_module_map</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a29cf4f13e9cea050453bfa1286c3762c">  126</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">name_names_map_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a29cf4f13e9cea050453bfa1286c3762c">module_to_whereuses_map</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a72e8052b0bd371b987892eeeb7d78ea3">  128</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">name_insts_map_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a72e8052b0bd371b987892eeeb7d78ea3">modules_to_submodules_map</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a48b430c69c3d2a918807eed480b794bb">  130</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a69dbe0ca0f4f19f4e3e2b2675ea753a0">name_insts_ast_map_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a48b430c69c3d2a918807eed480b794bb">modules_to_submodule_inst_ast_map</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a2d3d2973829ce395b91957f0e19dd87c">  134</a></span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_analyzer.html#a2d3d2973829ce395b91957f0e19dd87c">top_inst_name</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer.html#ac53266afe761b9ebf28cacfef432a700">VerilogAnalyzer</a>(<span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a>&amp; include_path, <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a>&amp; srcs,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                  <span class="keyword">const</span> std::string&amp; top_module_inst_name,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                  <span class="keyword">const</span> std::string&amp; optional_top_module);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// --------------------- DESTRUCTOR ---------------------------- //</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer.html#acbb78e1ade6b68534d9d72e5ac325844">~VerilogAnalyzer</a>();</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#aecb74c581b82ce0f2c2a718f8e334eb9">invoke_parser</a>();</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a1276720b5464e37c0b42df91104195e8">find_top_module</a>(verilog_source_tree* source,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                       <span class="keyword">const</span> std::string&amp; optional_top_module);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#af292546fa5521fcb6c62fbee7fcfc601">check_resolve_modules</a>(verilog_source_tree* source);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a5fd80a5668ca1028d9faf4977727895e">create_module_submodule_map</a>(verilog_source_tree* source);</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a39429b45c7315f1367bc916bdc735c64">  163</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a39429b45c7315f1367bc916bdc735c64">instance_count</a>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// --------------------- MEMBERS ---------------------------- //</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a4cbf352e4975607e78d18a1cdef98ee4">check_hierarchical_name_type</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a448e924d9e7543cc8d55ae0ff66bef67">find_definition_of_signal</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a35f1702dc989abb2e477809d516c14bc">find_definition_of_a_module</a>(<span class="keyword">const</span> std::string&amp; module_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">void</span>* <a class="code" href="classilang_1_1_verilog_analyzer.html#a7b9b505c1923c1372c26afa7e1ff95fe">find_declaration_of_name</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#acaf9dcaeda40de14fa918cceb159f127">name2loc</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad1125fd45fb1a901a5111ac522d5c885">get_module_inst_loc</a>(<span class="keyword">const</span> std::string&amp; inst_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a0f202f4cdbe56232b267125362ce373e">  183</a></span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_analyzer.html#a0f202f4cdbe56232b267125362ce373e">get_top_module_name</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">top_module_name</a>; }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">module_io_vec_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#abfc26b1b865db238dab68e43aa772554">get_top_module_io</a>(</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="keyword">const</span> std::map&lt;std::string, int&gt;* <span class="keyword">const</span> width_info = NULL) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a0a5bc22b41c02d6d9ba1d398f261e55d">get_signal</a>(<span class="keyword">const</span> std::string&amp; net_name,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;             <span class="keyword">const</span> std::map&lt;std::string, int&gt;* <span class="keyword">const</span> width_info = NULL) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#aa646d1b50dd4ccf8d64d743da3bd58ec">get_endmodule_loc</a>(<span class="keyword">const</span> std::string&amp; inst_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_analyzer.html#ac533369ed7d0d0bca5cc736087abc646">get_module_name_of_net_name</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// --------------------- HELPERS ---------------------------- //</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">  198</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::ostream&amp; <a class="code" href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">PrintMeta</a>(std::ostream&amp; os, <span class="keyword">const</span> ast_metadata&amp; md) {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">return</span> (os &lt;&lt; (md.file) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; (md.line));</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt;</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#abe67589e2741994ff5cce23c7a607653">  203</a></span>&#160;  <span class="keyword">static</span> std::ostream&amp; <a class="code" href="classilang_1_1_verilog_analyzer.html#abe67589e2741994ff5cce23c7a607653">PrintMetaAst</a>(std::ostream&amp; os, <span class="keyword">const</span> T* n) {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">PrintMeta</a>(os, n-&gt;meta);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ab41eafb9fc17c8b2455c3769e96e5af5">  207</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#ab41eafb9fc17c8b2455c3769e96e5af5">Meta2Loc</a>(<span class="keyword">const</span> ast_metadata&amp; md) {</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>(md.file, md.line);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// --------------------- FOR verilog const parser ----------- //</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a49b887be70102c94e1de83d4135e67c3">get_hierarchy_from_full_name</a>(</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keyword">const</span> std::string&amp; full_name,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <a class="code" href="classilang_1_1_verilog_constant_expr_eval.html#a98384478c8c5a16cbe56deb54ac0f737">VerilogConstantExprEval::param_def_hierarchy</a>&amp; hier,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      ast_module_declaration** lowest_level) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// --------------------- MEMBERS ---------------------------- //</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span>  <span class="keyword">mutable</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">name_type_buffer_t</a> name_type_buffer;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keyword">mutable</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">name_decl_buffer_t</a> name_decl_buffer;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a2360065f9f4606dda1398d9896452ba0">hierarchical_name_type</a></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  _check_hierarchical_name_type(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a262f2f5ce46e35e81cc26b879118cd5a">  230</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a262f2f5ce46e35e81cc26b879118cd5a">in_bad_state</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _bad_state; }</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordtype">bool</span> _bad_state;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordtype">bool</span> _bad_state_return() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}; <span class="comment">// class VerilogAnalyzer</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}; <span class="comment">// namespace ilang</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#endif // ILANG_VERILOG_IN_VERILOG_ANALYSIS_H__</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_aa77a6acd0c60fe4806f087666e877aef"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">ilang::VerilogAnalyzerBase::name_type_buffer_t</a></div><div class="ttdeci">std::map&lt; std::string, hierarchical_name_type &gt; name_type_buffer_t</div><div class="ttdoc">hierarchical name -&gt; hierarchical_name_type map</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:56</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_port_html"><div class="ttname"><a href="classilang_1_1_signal_info_port.html">ilang::SignalInfoPort</a></div><div class="ttdoc">Class to convert port to signal info.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:38</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_af292546fa5521fcb6c62fbee7fcfc601"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#af292546fa5521fcb6c62fbee7fcfc601">ilang::VerilogAnalyzer::check_resolve_modules</a></div><div class="ttdeci">void check_resolve_modules(verilog_source_tree *source)</div><div class="ttdoc">check the result of module resolution and update the name_module_map;</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a0a5bc22b41c02d6d9ba1d398f261e55d"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a0a5bc22b41c02d6d9ba1d398f261e55d">ilang::VerilogAnalyzer::get_signal</a></div><div class="ttdeci">SignalInfoBase get_signal(const std::string &amp;net_name, const std::map&lt; std::string, int &gt; *const width_info=NULL) const</div><div class="ttdoc">Find a signal.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_acaf9dcaeda40de14fa918cceb159f127"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#acaf9dcaeda40de14fa918cceb159f127">ilang::VerilogAnalyzer::name2loc</a></div><div class="ttdeci">vlg_loc_t name2loc(const std::string &amp;net_name) const</div><div class="ttdoc">Return the location of a hierarchical name.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a848de21203f01678947d345c26935d52"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a848de21203f01678947d345c26935d52">ilang::VerilogAnalyzer::mod_inst_t</a></div><div class="ttdeci">VerilogAnalyzerBase::mod_inst_t mod_inst_t</div><div class="ttdoc">type of modulename instance name : instance_name-&gt;module_name</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:100</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a8364ec5bb95ffc031eb82ff8e8cbb158"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">ilang::VerilogAnalyzerBase::path_vec_t</a></div><div class="ttdeci">std::vector&lt; std::string &gt; path_vec_t</div><div class="ttdoc">type to store multiple paths</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:27</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_abfc26b1b865db238dab68e43aa772554"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#abfc26b1b865db238dab68e43aa772554">ilang::VerilogAnalyzer::get_top_module_io</a></div><div class="ttdeci">module_io_vec_t get_top_module_io(const std::map&lt; std::string, int &gt; *const width_info=NULL) const</div><div class="ttdoc">Return top module signal.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a448e924d9e7543cc8d55ae0ff66bef67"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a448e924d9e7543cc8d55ae0ff66bef67">ilang::VerilogAnalyzer::find_definition_of_signal</a></div><div class="ttdeci">vlg_loc_t find_definition_of_signal(const std::string &amp;net_name) const</div><div class="ttdoc">Return the file location of the definition of a signal.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a89953f793ad36efe5107cb2ef35988dc"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">ilang::VerilogAnalyzer::name_module_ast_map_t</a></div><div class="ttdeci">std::map&lt; std::string, ast_module_declaration * &gt; name_module_ast_map_t</div><div class="ttdoc">A map to find module ast faster.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:96</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ab41eafb9fc17c8b2455c3769e96e5af5"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ab41eafb9fc17c8b2455c3769e96e5af5">ilang::VerilogAnalyzer::Meta2Loc</a></div><div class="ttdeci">static vlg_loc_t Meta2Loc(const ast_metadata &amp;md)</div><div class="ttdoc">Convert ast_meta to location.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:207</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ac771a47ae7704fda312ec75e3ad464b0"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">ilang::VerilogAnalyzer::module_io_vec_t</a></div><div class="ttdeci">VerilogAnalyzerBase::module_io_vec_t module_io_vec_t</div><div class="ttdoc">Top module signal list.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:110</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_afd80620685b6d42deaf7098a45418b2c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">ilang::VerilogAnalyzerBase::name_insts_map_t</a></div><div class="ttdeci">std::map&lt; std::string, mod_inst_t &gt; name_insts_map_t</div><div class="ttdoc">A map of module name -&gt; instantiation.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:35</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a48b430c69c3d2a918807eed480b794bb"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a48b430c69c3d2a918807eed480b794bb">ilang::VerilogAnalyzer::modules_to_submodule_inst_ast_map</a></div><div class="ttdeci">name_insts_ast_map_t modules_to_submodule_inst_ast_map</div><div class="ttdoc">module -&gt; all sub modules and their instantiation ast</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:130</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a4cbf352e4975607e78d18a1cdef98ee4"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a4cbf352e4975607e78d18a1cdef98ee4">ilang::VerilogAnalyzer::check_hierarchical_name_type</a></div><div class="ttdeci">hierarchical_name_type check_hierarchical_name_type(const std::string &amp;net_name) const</div><div class="ttdoc">Return the type of a name (used externally, cached)</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a49b887be70102c94e1de83d4135e67c3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a49b887be70102c94e1de83d4135e67c3">ilang::VerilogAnalyzer::get_hierarchy_from_full_name</a></div><div class="ttdeci">bool get_hierarchy_from_full_name(const std::string &amp;full_name, VerilogConstantExprEval::param_def_hierarchy &amp;hier, ast_module_declaration **lowest_level) const</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a72e8052b0bd371b987892eeeb7d78ea3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a72e8052b0bd371b987892eeeb7d78ea3">ilang::VerilogAnalyzer::modules_to_submodules_map</a></div><div class="ttdeci">name_insts_map_t modules_to_submodules_map</div><div class="ttdoc">module -&gt; all sub modules</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:128</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a29cf4f13e9cea050453bfa1286c3762c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a29cf4f13e9cea050453bfa1286c3762c">ilang::VerilogAnalyzer::module_to_whereuses_map</a></div><div class="ttdeci">name_names_map_t module_to_whereuses_map</div><div class="ttdoc">module -&gt; instantiations</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:126</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_reg_html_aff6d805d0ae5966fb279cd1cfdd44e1b"><div class="ttname"><a href="classilang_1_1_signal_info_reg.html#aff6d805d0ae5966fb279cd1cfdd44e1b">ilang::SignalInfoReg::get_def</a></div><div class="ttdeci">ast_reg_declaration * get_def()</div><div class="ttdoc">Return its definition.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:68</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ac53266afe761b9ebf28cacfef432a700"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac53266afe761b9ebf28cacfef432a700">ilang::VerilogAnalyzer::VerilogAnalyzer</a></div><div class="ttdeci">VerilogAnalyzer(const path_vec_t &amp;include_path, const path_vec_t &amp;srcs, const std::string &amp;top_module_inst_name, const std::string &amp;optional_top_module)</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ad1125fd45fb1a901a5111ac522d5c885"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ad1125fd45fb1a901a5111ac522d5c885">ilang::VerilogAnalyzer::get_module_inst_loc</a></div><div class="ttdeci">vlg_loc_t get_module_inst_loc(const std::string &amp;inst_name) const</div><div class="ttdoc">Return the location of a module instantiation.</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_reg_html_abd8473bd57737b0c9907cf2d8f56dd58"><div class="ttname"><a href="classilang_1_1_signal_info_reg.html#abd8473bd57737b0c9907cf2d8f56dd58">ilang::SignalInfoReg::_def</a></div><div class="ttdeci">ast_reg_declaration * _def</div><div class="ttdoc">Stores its own definition.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:58</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a1564a64d46699f65f3fcb15f44d0cb95"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">ilang::VerilogAnalyzerBase::name_names_map_t</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; std::string &gt; &gt; name_names_map_t</div><div class="ttdoc">A map of name -&gt; names.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:31</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_aa646d1b50dd4ccf8d64d743da3bd58ec"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#aa646d1b50dd4ccf8d64d743da3bd58ec">ilang::VerilogAnalyzer::get_endmodule_loc</a></div><div class="ttdeci">vlg_loc_t get_endmodule_loc(const std::string &amp;inst_name) const</div><div class="ttdoc">Return the location of a module's endmodule statement.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_constant_expr_eval_html_a98384478c8c5a16cbe56deb54ac0f737"><div class="ttname"><a href="classilang_1_1_verilog_constant_expr_eval.html#a98384478c8c5a16cbe56deb54ac0f737">ilang::VerilogConstantExprEval::param_def_hierarchy</a></div><div class="ttdeci">std::vector&lt; param_hier_item_t &gt; param_def_hierarchy</div><div class="ttdoc">The hierarchy.</div><div class="ttdef"><b>Definition:</b> verilog_const_parser.h:28</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_port_html_aa41cd85619d28a0a239e3478c80561e1"><div class="ttname"><a href="classilang_1_1_signal_info_port.html#aa41cd85619d28a0a239e3478c80561e1">ilang::SignalInfoPort::get_def</a></div><div class="ttdeci">ast_port_declaration * get_def()</div><div class="ttdoc">Return its definition.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:51</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_abe67589e2741994ff5cce23c7a607653"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#abe67589e2741994ff5cce23c7a607653">ilang::VerilogAnalyzer::PrintMetaAst</a></div><div class="ttdeci">static std::ostream &amp; PrintMetaAst(std::ostream &amp;os, const T *n)</div><div class="ttdoc">Print the meta of an Ast node (cannot be void* , has to be converted)</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:203</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a1276720b5464e37c0b42df91104195e8"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a1276720b5464e37c0b42df91104195e8">ilang::VerilogAnalyzer::find_top_module</a></div><div class="ttdeci">void find_top_module(verilog_source_tree *source, const std::string &amp;optional_top_module)</div><div class="ttdoc">extract the top module name</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a3119702b4d1cb9df562fa69aebb8c9d0"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">ilang::VerilogAnalyzerBase::name_decl_buffer_t</a></div><div class="ttdeci">std::map&lt; std::string, void * &gt; name_decl_buffer_t</div><div class="ttdoc">hierarchical name -&gt; declaration pointer</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:58</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_wire_html_abb2662053ef53eecb780ae437ff57136"><div class="ttname"><a href="classilang_1_1_signal_info_wire.html#abb2662053ef53eecb780ae437ff57136">ilang::SignalInfoWire::_def</a></div><div class="ttdeci">ast_net_declaration * _def</div><div class="ttdoc">Stores its own definition.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:75</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a97a6885ff663a7914c77301b3e8972c3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">ilang::VerilogAnalyzerBase::hierarchical_name_type</a></div><div class="ttdeci">hierarchical_name_type</div><div class="ttdoc">The result of querying a name (please don't change the order of them)</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:37</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_ad0f6e40f245e183f543eeaf743c7e7ee"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">ilang::VerilogAnalyzerBase::mod_inst_t</a></div><div class="ttdeci">std::map&lt; std::string, std::string &gt; mod_inst_t</div><div class="ttdoc">type of modulename instance name : instance_name-&gt;module_name</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:33</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a5fd80a5668ca1028d9faf4977727895e"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a5fd80a5668ca1028d9faf4977727895e">ilang::VerilogAnalyzer::create_module_submodule_map</a></div><div class="ttdeci">void create_module_submodule_map(verilog_source_tree *source)</div><div class="ttdoc">Update the modules_to_submodules_map.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a218c0476db4d9516652f3cfa104a9d34"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">ilang::VerilogAnalyzerBase::vlg_loc_t</a></div><div class="ttdeci">std::pair&lt; std::string, long &gt; vlg_loc_t</div><div class="ttdoc">filename, line number pair : location type</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:29</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_reg_html"><div class="ttname"><a href="classilang_1_1_signal_info_reg.html">ilang::SignalInfoReg</a></div><div class="ttdoc">Class to convert reg to signal info.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:55</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a53e3f66d0717e0be0e257d123b65c451"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">ilang::VerilogAnalyzer::name_type_buffer_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_type_buffer_t name_type_buffer_t</div><div class="ttdoc">hierarchical name -&gt; hierarchical_name_type map</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:106</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a51457aa7bc0b771a92dcce408d936153"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a51457aa7bc0b771a92dcce408d936153">ilang::VerilogAnalyzer::mod_inst_ast_t</a></div><div class="ttdeci">std::map&lt; std::string, ast_module_instantiation * &gt; mod_inst_ast_t</div><div class="ttdoc">type of instance_name -&gt; instance_ast_node</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:112</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a648804d4b3b593bc03e93468287707d5"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">ilang::VerilogAnalyzer::name_insts_map_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_insts_map_t name_insts_map_t</div><div class="ttdoc">A map of module name -&gt; instantiation.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:102</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a0f202f4cdbe56232b267125362ce373e"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a0f202f4cdbe56232b267125362ce373e">ilang::VerilogAnalyzer::get_top_module_name</a></div><div class="ttdeci">std::string get_top_module_name() const</div><div class="ttdoc">Return top module name.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:183</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ac85092d63b22f17252f512958c0bec63"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">ilang::VerilogAnalyzer::PrintMeta</a></div><div class="ttdeci">static std::ostream &amp; PrintMeta(std::ostream &amp;os, const ast_metadata &amp;md)</div><div class="ttdoc">Print Meta info (Usage PrintMeta(os, ?? ) &lt;&lt; ?? ; )</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:198</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ad5f7e813c5f7bb8eebbef10e05da775a"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">ilang::VerilogAnalyzer::path_vec_t</a></div><div class="ttdeci">VerilogAnalyzerBase::path_vec_t path_vec_t</div><div class="ttdoc">type to store multiple paths</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:92</div></div>
<div class="ttc" id="anamespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a0615362ffad94b4b9a5f44771bf1c19a"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">ilang::VerilogAnalyzer::top_module_name</a></div><div class="ttdeci">std::string top_module_name</div><div class="ttdoc">top module name</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:122</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a203795ec36b9b3679196f0707aad0d62"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a203795ec36b9b3679196f0707aad0d62">ilang::VerilogAnalyzer::vlg_src_files</a></div><div class="ttdeci">path_vec_t vlg_src_files</div><div class="ttdoc">verilog source files</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:120</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_reg_html_a60b8797b730b28f6be0f22fdbfa2a383"><div class="ttname"><a href="classilang_1_1_signal_info_reg.html#a60b8797b730b28f6be0f22fdbfa2a383">ilang::SignalInfoReg::SignalInfoReg</a></div><div class="ttdeci">SignalInfoReg(ast_reg_declaration *def, const std::string &amp;full_name, VerilogAnalyzerBase::hierarchical_name_type tp, const std::map&lt; std::string, int &gt; *const width_info, const VerilogAnalyzer *_ana)</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a2360065f9f4606dda1398d9896452ba0"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a2360065f9f4606dda1398d9896452ba0">ilang::VerilogAnalyzer::hierarchical_name_type</a></div><div class="ttdeci">VerilogAnalyzerBase::hierarchical_name_type hierarchical_name_type</div><div class="ttdoc">The result of querying a name (please don't change the order of them)</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:104</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_port_html_acdf78fad08d62a2698ad8df927689d75"><div class="ttname"><a href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">ilang::SignalInfoPort::_def</a></div><div class="ttdeci">ast_port_declaration * _def</div><div class="ttdoc">Stores its own definition.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:41</div></div>
<div class="ttc" id="averilog__const__parser_8h_html"><div class="ttname"><a href="verilog__const__parser_8h.html">verilog_const_parser.h</a></div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a363e27a44716bcc9214bd2470d898185"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">ilang::VerilogAnalyzer::vlg_loc_t</a></div><div class="ttdeci">VerilogAnalyzerBase::vlg_loc_t vlg_loc_t</div><div class="ttdoc">filename, line number pair : location type</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:94</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a69dbe0ca0f4f19f4e3e2b2675ea753a0"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a69dbe0ca0f4f19f4e3e2b2675ea753a0">ilang::VerilogAnalyzer::name_insts_ast_map_t</a></div><div class="ttdeci">std::map&lt; std::string, mod_inst_ast_t &gt; name_insts_ast_map_t</div><div class="ttdoc">A map of module name -&gt; the instantiation ast.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:114</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ac7885aeb9bf758afc1ea0d7522de3ae2"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac7885aeb9bf758afc1ea0d7522de3ae2">ilang::VerilogAnalyzer::name_module_map</a></div><div class="ttdeci">name_module_ast_map_t name_module_map</div><div class="ttdoc">a map from name to module ast</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:124</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_aa89be16931964af5f90ca3c6ac252f80"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">ilang::VerilogAnalyzer::name_names_map_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_names_map_t name_names_map_t</div><div class="ttdoc">A map of name -&gt; names.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:98</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_acbb78e1ade6b68534d9d72e5ac325844"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#acbb78e1ade6b68534d9d72e5ac325844">ilang::VerilogAnalyzer::~VerilogAnalyzer</a></div><div class="ttdeci">~VerilogAnalyzer()</div><div class="ttdoc">Destructor: clear vlg parser things.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ab05d74a5040a064352bbdf66ba6dea5e"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ab05d74a5040a064352bbdf66ba6dea5e">ilang::VerilogAnalyzer::vlg_include_path</a></div><div class="ttdeci">path_vec_t vlg_include_path</div><div class="ttdoc">include path for all verilog modules</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:118</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_port_html_a9e893ce7d0a5930d48847906f83dbc7f"><div class="ttname"><a href="classilang_1_1_signal_info_port.html#a9e893ce7d0a5930d48847906f83dbc7f">ilang::SignalInfoPort::SignalInfoPort</a></div><div class="ttdeci">SignalInfoPort(ast_port_declaration *def, const std::string &amp;full_name, VerilogAnalyzerBase::hierarchical_name_type tp, const std::map&lt; std::string, int &gt; *const width_info, const VerilogAnalyzer *_ana)</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a7b9b505c1923c1372c26afa7e1ff95fe"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a7b9b505c1923c1372c26afa7e1ff95fe">ilang::VerilogAnalyzer::find_declaration_of_name</a></div><div class="ttdeci">void * find_declaration_of_name(const std::string &amp;net_name) const</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html"><div class="ttname"><a href="classilang_1_1_signal_info_base.html">ilang::SignalInfoBase</a></div><div class="ttdoc">Class to hold signal info.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:112</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ac533369ed7d0d0bca5cc736087abc646"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac533369ed7d0d0bca5cc736087abc646">ilang::VerilogAnalyzer::get_module_name_of_net_name</a></div><div class="ttdeci">std::string get_module_name_of_net_name(const std::string &amp;net_name) const</div><div class="ttdoc">Return the module name of a net — will check if the module names are.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html">ilang::VerilogAnalyzer</a></div><div class="ttdoc">Class for Verilog analysis.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:89</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_aecb74c581b82ce0f2c2a718f8e334eb9"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#aecb74c581b82ce0f2c2a718f8e334eb9">ilang::VerilogAnalyzer::invoke_parser</a></div><div class="ttdeci">void invoke_parser()</div><div class="ttdoc">invoke the parser to parse the files</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a2d3d2973829ce395b91957f0e19dd87c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a2d3d2973829ce395b91957f0e19dd87c">ilang::VerilogAnalyzer::top_inst_name</a></div><div class="ttdeci">std::string top_inst_name</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:134</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_wire_html_acb46aedf60a580ae4ff4f1e295fff1f0"><div class="ttname"><a href="classilang_1_1_signal_info_wire.html#acb46aedf60a580ae4ff4f1e295fff1f0">ilang::SignalInfoWire::get_def</a></div><div class="ttdeci">ast_net_declaration * get_def()</div><div class="ttdoc">Return its definition.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:85</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a39429b45c7315f1367bc916bdc735c64"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a39429b45c7315f1367bc916bdc735c64">ilang::VerilogAnalyzer::instance_count</a></div><div class="ttdeci">static unsigned instance_count</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:163</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html">ilang::VerilogAnalyzerBase</a></div><div class="ttdoc">VerilogAnalyzerBase should never be instantiated, only used as a pointer type in class VerilogInfo.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:24</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_wire_html"><div class="ttname"><a href="classilang_1_1_signal_info_wire.html">ilang::SignalInfoWire</a></div><div class="ttdoc">Class to convert wire to signal info.</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:72</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a262f2f5ce46e35e81cc26b879118cd5a"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a262f2f5ce46e35e81cc26b879118cd5a">ilang::VerilogAnalyzer::in_bad_state</a></div><div class="ttdeci">bool in_bad_state() const</div><div class="ttdoc">whether this analyzer is in bad state</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:230</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a38a921fd310970b0cbda4a74707d7541"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">ilang::VerilogAnalyzerBase::module_io_vec_t</a></div><div class="ttdeci">std::map&lt; std::string, SignalInfoBase &gt; module_io_vec_t</div><div class="ttdoc">Top module signal list.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:60</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_a35f1702dc989abb2e477809d516c14bc"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a35f1702dc989abb2e477809d516c14bc">ilang::VerilogAnalyzer::find_definition_of_a_module</a></div><div class="ttdeci">vlg_loc_t find_definition_of_a_module(const std::string &amp;module_name) const</div><div class="ttdoc">Return the file location of the definition of a module.</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_wire_html_acba807ed42e40fee3b2762e62c845acd"><div class="ttname"><a href="classilang_1_1_signal_info_wire.html#acba807ed42e40fee3b2762e62c845acd">ilang::SignalInfoWire::SignalInfoWire</a></div><div class="ttdeci">SignalInfoWire(ast_net_declaration *def, const std::string &amp;full_name, VerilogAnalyzerBase::hierarchical_name_type tp, const std::map&lt; std::string, int &gt; *const width_info, const VerilogAnalyzer *_ana)</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_html_ad8697388ce0a4e1cc1a445d7dbf225c3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">ilang::VerilogAnalyzer::name_decl_buffer_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_decl_buffer_t name_decl_buffer_t</div><div class="ttdoc">hierarchical name -&gt; declaration pointer</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:108</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
