Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fdc5dcf7ca764ff8a1b2e464dd8c38a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simu_behav xil_defaultlib.simu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'red_max' [C:/Users/UserTP.PPI919.000/Desktop/vhdl-master/tache_1/tache_1.srcs/sources_1/new/Moving_Colors.vhd:44]
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'cmd' expects 3 [C:/Users/UserTP.PPI919.000/Desktop/vhdl-master/tache_1/tache_1.srcs/sources_1/new/Moving_Colors.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simu in library work failed.
