/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_56489c3e670f468bafb5b9f63f9ed8a5.v:1.2-3.12" *)
module genetic_circuit(YFP, TetR, LacI, out);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_56489c3e670f468bafb5b9f63f9ed8a5.v:1.54-1.58" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_56489c3e670f468bafb5b9f63f9ed8a5.v:1.42-1.46" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_56489c3e670f468bafb5b9f63f9ed8a5.v:1.31-1.34" *)
  input YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_56489c3e670f468bafb5b9f63f9ed8a5.v:1.67-1.70" *)
  output out;
  wire out;
  \$_NOT_  _4_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _5_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _6_ (
    .A(YFP),
    .B(_0_),
    .Y(_2_)
  );
  \$_NOT_  _7_ (
    .A(_2_),
    .Y(_3_)
  );
  \$_NOR_  _8_ (
    .A(_1_),
    .B(_3_),
    .Y(out)
  );
endmodule
