Analysis & Synthesis report for UNIT_FINAL
Mon Dec 23 10:28:07 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |UNIT_FINAL
 13. Parameter Settings for User Entity Instance: DoublePulse:DoublePulse1
 14. Parameter Settings for User Entity Instance: DoublePulse:DoublePulse4
 15. Parameter Settings for User Entity Instance: rs232:rs232
 16. Parameter Settings for User Entity Instance: rs232:rs232|uart_rx:uart_rx_inst
 17. Parameter Settings for User Entity Instance: rs232:rs232|uart_tx:uart_tx_inst
 18. Parameter Settings for User Entity Instance: err_high_detect:err1
 19. Parameter Settings for User Entity Instance: err_high_detect:err2
 20. Parameter Settings for User Entity Instance: err_high_detect:err3
 21. Parameter Settings for User Entity Instance: err_high_detect:err4
 22. Port Connectivity Checks: "err_high_detect:err4"
 23. Port Connectivity Checks: "err_high_detect:err3"
 24. Port Connectivity Checks: "err_high_detect:err2"
 25. Port Connectivity Checks: "err_high_detect:err1"
 26. Port Connectivity Checks: "DoublePulse:DoublePulse4"
 27. Port Connectivity Checks: "DoublePulse:DoublePulse1"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Dec 23 10:28:07 2024       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; UNIT_FINAL                                  ;
; Top-level Entity Name       ; UNIT_FINAL                                  ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 330                                         ;
; Total pins                  ; 25                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM1270T144I5      ;                    ;
; Top-level entity name                                            ; UNIT_FINAL         ; UNIT_FINAL         ;
; Family name                                                      ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+---------+
; err_high_detect.v                ; yes             ; User Verilog HDL File  ; D:/GRWorkshop/.Item/GR202300909TEST_code/err_high_detect.v ;         ;
; rs232.v                          ; yes             ; User Verilog HDL File  ; D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v           ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File  ; D:/GRWorkshop/.Item/GR202300909TEST_code/uart_tx.v         ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File  ; D:/GRWorkshop/.Item/GR202300909TEST_code/uart_rx.v         ;         ;
; DoublePulse.v                    ; yes             ; User Verilog HDL File  ; D:/GRWorkshop/.Item/GR202300909TEST_code/DoublePulse.v     ;         ;
; ad.v                             ; yes             ; User Verilog HDL File  ; D:/GRWorkshop/.Item/GR202300909TEST_code/ad.v              ;         ;
; UNIT_FINAL.v                     ; yes             ; User Verilog HDL File  ; D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v      ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 330   ;
;     -- Combinational with no register       ; 113   ;
;     -- Register only                        ; 55    ;
;     -- Combinational with a register        ; 162   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 88    ;
;     -- 3 input functions                    ; 24    ;
;     -- 2 input functions                    ; 144   ;
;     -- 1 input functions                    ; 18    ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 207   ;
;     -- arithmetic mode                      ; 123   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 133   ;
;     -- asynchronous clear/load mode         ; 61    ;
;                                             ;       ;
; Total registers                             ; 217   ;
; Total logic cells in carry chains           ; 137   ;
; I/O pins                                    ; 25    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 217   ;
; Total fan-out                               ; 1323  ;
; Average fan-out                             ; 3.73  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node    ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                          ; Entity Name     ; Library Name ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------+-----------------+--------------+
; |UNIT_FINAL                   ; 330 (76)    ; 217          ; 0          ; 25   ; 0            ; 113 (36)     ; 55 (0)            ; 162 (40)         ; 137 (36)        ; 0 (0)      ; |UNIT_FINAL                                  ; UNIT_FINAL      ; work         ;
;    |DoublePulse:DoublePulse1| ; 39 (39)     ; 25           ; 0          ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 25 (25)          ; 24 (24)         ; 0 (0)      ; |UNIT_FINAL|DoublePulse:DoublePulse1         ; DoublePulse     ; work         ;
;    |DoublePulse:DoublePulse4| ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |UNIT_FINAL|DoublePulse:DoublePulse4         ; DoublePulse     ; work         ;
;    |ad:ad|                    ; 61 (61)     ; 45           ; 0          ; 0    ; 0            ; 16 (16)      ; 32 (32)           ; 13 (13)          ; 11 (11)         ; 0 (0)      ; |UNIT_FINAL|ad:ad                            ; ad              ; work         ;
;    |err_high_detect:err1|     ; 15 (15)     ; 11           ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; 9 (9)           ; 0 (0)      ; |UNIT_FINAL|err_high_detect:err1             ; err_high_detect ; work         ;
;    |err_high_detect:err2|     ; 15 (15)     ; 11           ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; 9 (9)           ; 0 (0)      ; |UNIT_FINAL|err_high_detect:err2             ; err_high_detect ; work         ;
;    |err_high_detect:err3|     ; 15 (15)     ; 11           ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; 9 (9)           ; 0 (0)      ; |UNIT_FINAL|err_high_detect:err3             ; err_high_detect ; work         ;
;    |err_high_detect:err4|     ; 15 (15)     ; 11           ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; 9 (9)           ; 0 (0)      ; |UNIT_FINAL|err_high_detect:err4             ; err_high_detect ; work         ;
;    |rs232:rs232|              ; 92 (0)      ; 61           ; 0          ; 0    ; 0            ; 31 (0)       ; 21 (0)            ; 40 (0)           ; 30 (0)          ; 0 (0)      ; |UNIT_FINAL|rs232:rs232                      ; rs232           ; work         ;
;       |uart_rx:uart_rx_inst|  ; 55 (55)     ; 41           ; 0          ; 0    ; 0            ; 14 (14)      ; 21 (21)           ; 20 (20)          ; 17 (17)         ; 0 (0)      ; |UNIT_FINAL|rs232:rs232|uart_rx:uart_rx_inst ; uart_rx         ; work         ;
;       |uart_tx:uart_tx_inst|  ; 37 (37)     ; 20           ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 20 (20)          ; 13 (13)         ; 0 (0)      ; |UNIT_FINAL|rs232:rs232|uart_tx:uart_tx_inst ; uart_tx         ; work         ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+------------------------------------------+------------------------------------------------------+
; Register name                            ; Reason for Removal                                   ;
+------------------------------------------+------------------------------------------------------+
; DoublePulse:DoublePulse4|K2              ; Merged with DoublePulse:DoublePulse4|K1              ;
; DoublePulse:DoublePulse1|sigin_syn[0]    ; Merged with DoublePulse:DoublePulse4|sigin_syn[0]    ;
; DoublePulse:DoublePulse1|sigin_syn[1]    ; Merged with DoublePulse:DoublePulse4|sigin_syn[1]    ;
; DoublePulse:DoublePulse1|K2              ; Merged with DoublePulse:DoublePulse1|K1              ;
; DoublePulse:DoublePulse4|K1              ; Merged with DoublePulse:DoublePulse1|K1              ;
; DoublePulse:DoublePulse4|cnt_lowshake[7] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[7] ;
; DoublePulse:DoublePulse4|cnt_lowshake[6] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[6] ;
; DoublePulse:DoublePulse4|cnt_lowshake[5] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[5] ;
; DoublePulse:DoublePulse4|cnt_lowshake[4] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[4] ;
; DoublePulse:DoublePulse4|cnt_lowshake[3] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[3] ;
; DoublePulse:DoublePulse4|cnt_lowshake[2] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[2] ;
; DoublePulse:DoublePulse4|cnt_lowshake[1] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[1] ;
; DoublePulse:DoublePulse4|cnt_lowshake[0] ; Merged with DoublePulse:DoublePulse1|cnt_lowshake[0] ;
; DoublePulse:DoublePulse4|cnt_shake[7]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[7]    ;
; DoublePulse:DoublePulse4|cnt_shake[6]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[6]    ;
; DoublePulse:DoublePulse4|cnt_shake[5]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[5]    ;
; DoublePulse:DoublePulse4|cnt_shake[4]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[4]    ;
; DoublePulse:DoublePulse4|cnt_shake[3]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[3]    ;
; DoublePulse:DoublePulse4|cnt_shake[2]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[2]    ;
; DoublePulse:DoublePulse4|cnt_shake[1]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[1]    ;
; DoublePulse:DoublePulse4|cnt_shake[0]    ; Merged with DoublePulse:DoublePulse1|cnt_shake[0]    ;
; DoublePulse:DoublePulse4|cnt_1us[6]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[6]      ;
; DoublePulse:DoublePulse4|cnt_1us[5]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[5]      ;
; DoublePulse:DoublePulse4|cnt_1us[1]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[1]      ;
; DoublePulse:DoublePulse4|cnt_1us[0]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[0]      ;
; DoublePulse:DoublePulse4|cnt_1us[7]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[7]      ;
; DoublePulse:DoublePulse4|cnt_1us[4]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[4]      ;
; DoublePulse:DoublePulse4|cnt_1us[3]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[3]      ;
; DoublePulse:DoublePulse4|cnt_1us[2]      ; Merged with DoublePulse:DoublePulse1|cnt_1us[2]      ;
; LED5_reg                                 ; Stuck at VCC due to stuck port data_in               ;
; Total Number of Removed Registers = 30   ;                                                      ;
+------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 217   ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 61    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 107   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; ad:ad|adclk                              ; 2       ;
; rs232:rs232|uart_tx:uart_tx_inst|tx      ; 2       ;
; ad:ad|cs_n                               ; 22      ;
; LED1_reg                                 ; 1       ;
; LED2_reg                                 ; 2       ;
; LED3_reg                                 ; 1       ;
; LED4_reg                                 ; 1       ;
; rs232:rs232|uart_rx:uart_rx_inst|rx_reg3 ; 2       ;
; rs232:rs232|uart_rx:uart_rx_inst|rx_reg2 ; 2       ;
; rs232:rs232|uart_rx:uart_rx_inst|rx_reg1 ; 1       ;
; Total number of inverted registers = 10  ;         ;
+------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UNIT_FINAL|rs232:rs232|uart_tx:uart_tx_inst|bit_cnt[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UNIT_FINAL|DoublePulse:DoublePulse1|cnt_1us[3]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UNIT_FINAL|DoublePulse:DoublePulse1|cnt_lowshake[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UNIT_FINAL|DoublePulse:DoublePulse1|cnt_shake[6]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UNIT_FINAL|ad:ad|clk_div[2]                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |UNIT_FINAL|tri_200us[2]                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UNIT_FINAL|err_high_detect:err4|count[5]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UNIT_FINAL|err_high_detect:err3|count[3]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UNIT_FINAL|err_high_detect:err2|count[0]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UNIT_FINAL|err_high_detect:err1|count[3]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |UNIT_FINAL|ad:ad|ad_count[3]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |UNIT_FINAL ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; COUNT_1US      ; 39    ; Signed Integer                                    ;
; COUNT_1MS      ; 999   ; Signed Integer                                    ;
; COUNT_100NS    ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DoublePulse:DoublePulse1 ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; SHAKE_TIMES      ; 2     ; Signed Integer                             ;
; WORK_DELAY_TIMES ; 249   ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DoublePulse:DoublePulse4 ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; SHAKE_TIMES      ; 2     ; Signed Integer                             ;
; WORK_DELAY_TIMES ; 249   ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232:rs232      ;
+----------------+----------------------------+-----------------+
; Parameter Name ; Value                      ; Type            ;
+----------------+----------------------------+-----------------+
; UART_BPS       ; 10010110000000             ; Unsigned Binary ;
; CLK_FREQ       ; 10011000100101101000000000 ; Unsigned Binary ;
+----------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232:rs232|uart_rx:uart_rx_inst ;
+----------------+----------------------------+---------------------------------+
; Parameter Name ; Value                      ; Type                            ;
+----------------+----------------------------+---------------------------------+
; UART_BPS       ; 10010110000000             ; Unsigned Binary                 ;
; CLK_FREQ       ; 10011000100101101000000000 ; Unsigned Binary                 ;
+----------------+----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232:rs232|uart_tx:uart_tx_inst ;
+----------------+----------------------------+---------------------------------+
; Parameter Name ; Value                      ; Type                            ;
+----------------+----------------------------+---------------------------------+
; UART_BPS       ; 10010110000000             ; Unsigned Binary                 ;
; CLK_FREQ       ; 10011000100101101000000000 ; Unsigned Binary                 ;
+----------------+----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: err_high_detect:err1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DEBOUNCE_TIME  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: err_high_detect:err2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DEBOUNCE_TIME  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: err_high_detect:err3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DEBOUNCE_TIME  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: err_high_detect:err4 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DEBOUNCE_TIME  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "err_high_detect:err4"                                                                                                                                                                           ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_tims        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; delay_tims[13..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; delay_tims[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "err_high_detect:err3"                                                                                                                                                                           ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_tims        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; delay_tims[13..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; delay_tims[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "err_high_detect:err2"                                                                                                                                                                           ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_tims        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; delay_tims[13..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; delay_tims[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "err_high_detect:err1"                                                                                                                                                                           ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_tims        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; delay_tims[13..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; delay_tims[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoublePulse:DoublePulse4"                                                                                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoublePulse:DoublePulse1"                                                                                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 23 10:28:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file err_high_detect.v
    Info (12023): Found entity 1: err_high_detect File: D:/GRWorkshop/.Item/GR202300909TEST_code/err_high_detect.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rs232.v
    Info (12023): Found entity 1: rs232 File: D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/GRWorkshop/.Item/GR202300909TEST_code/uart_tx.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/GRWorkshop/.Item/GR202300909TEST_code/uart_rx.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file doublepulse.v
    Info (12023): Found entity 1: DoublePulse File: D:/GRWorkshop/.Item/GR202300909TEST_code/DoublePulse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file k1module.v
    Info (12023): Found entity 1: K1Module File: D:/GRWorkshop/.Item/GR202300909TEST_code/K1Module.v Line: 276
Info (12021): Found 1 design units, including 1 entities, in source file tb_unit_final.v
    Info (12023): Found entity 1: tb_UNIT_FINAL File: D:/GRWorkshop/.Item/GR202300909TEST_code/tb_UNIT_FINAL.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ad.v
    Info (12023): Found entity 1: ad File: D:/GRWorkshop/.Item/GR202300909TEST_code/ad.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file unit_final.v
    Info (12023): Found entity 1: UNIT_FINAL File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at UNIT_FINAL.v(232): created implicit net for "rst_n" File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 232
Warning (10236): Verilog HDL Implicit Net warning at UNIT_FINAL.v(234): created implicit net for "reset_unit" File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 234
Info (12127): Elaborating entity "UNIT_FINAL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at UNIT_FINAL.v(37): object "EnableOut" assigned a value but never read File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at UNIT_FINAL.v(189): object "time_1us" assigned a value but never read File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at UNIT_FINAL.v(190): object "time_1ms" assigned a value but never read File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 190
Info (12128): Elaborating entity "ad" for hierarchy "ad:ad" File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 102
Info (12128): Elaborating entity "DoublePulse" for hierarchy "DoublePulse:DoublePulse1" File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 169
Info (12128): Elaborating entity "rs232" for hierarchy "rs232:rs232" File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 187
Info (12128): Elaborating entity "uart_rx" for hierarchy "rs232:rs232|uart_rx:uart_rx_inst" File: D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v Line: 57
Info (12128): Elaborating entity "uart_tx" for hierarchy "rs232:rs232|uart_tx:uart_tx_inst" File: D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v Line: 73
Info (12128): Elaborating entity "err_high_detect" for hierarchy "err_high_detect:err1" File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 238
Warning (10230): Verilog HDL assignment warning at err_high_detect.v(64): truncated value with size 32 to match size of target (9) File: D:/GRWorkshop/.Item/GR202300909TEST_code/err_high_detect.v Line: 64
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 232
    Warning (12110): Net "reset_unit" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 234
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 232
    Warning (12110): Net "reset_unit" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 234
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 232
    Warning (12110): Net "reset_unit" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 234
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 232
    Warning (12110): Net "reset_unit" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 234
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 232
    Warning (12110): Net "reset_unit" is missing source, defaulting to GND File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 234
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED5" is stuck at VCC File: D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v Line: 22
Info (18000): Registers with preset signals will power-up high File: D:/GRWorkshop/.Item/GR202300909TEST_code/uart_tx.v Line: 32
Info (21057): Implemented 355 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 330 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4703 megabytes
    Info: Processing ended: Mon Dec 23 10:28:07 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:13


