

================================================================
== Vitis HLS Report for 'bfs2'
================================================================
* Date:           Sat May 31 09:38:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |       24|       24|        19|          2|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 2, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.73>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 0, i3 %indvar_flatten" [../../src/fft_8pt.cpp:27]   --->   Operation 25 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln27 = store i4 0, i4 %i" [../../src/fft_8pt.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 0, i2 %j" [../../src/fft_8pt.cpp:27]   --->   Operation 27 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [../../src/fft_8pt.cpp:27]   --->   Operation 28 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [../../src/fft_8pt.cpp:27]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln27 = icmp_eq  i3 %indvar_flatten_load, i3 4" [../../src/fft_8pt.cpp:27]   --->   Operation 30 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln27 = add i3 %indvar_flatten_load, i3 1" [../../src/fft_8pt.cpp:27]   --->   Operation 31 'add' 'add_ln27' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc31, void %for.end33" [../../src/fft_8pt.cpp:27]   --->   Operation 32 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../../src/fft_8pt.cpp:28]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../../src/fft_8pt.cpp:27]   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln28 = icmp_eq  i2 %j_load, i2 2" [../../src/fft_8pt.cpp:28]   --->   Operation 35 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i2 0, i2 %j_load" [../../src/fft_8pt.cpp:27]   --->   Operation 36 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln27_1 = add i4 %i_load, i4 4" [../../src/fft_8pt.cpp:27]   --->   Operation 37 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i4 %add_ln27_1, i4 %i_load" [../../src/fft_8pt.cpp:27]   --->   Operation 38 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%trunc_ln27 = trunc i4 %select_ln27_1" [../../src/fft_8pt.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%or_ln27 = or i3 %trunc_ln27, i3 2" [../../src/fft_8pt.cpp:27]   --->   Operation 40 'or' 'or_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%zext_ln28 = zext i2 %select_ln27" [../../src/fft_8pt.cpp:28]   --->   Operation 41 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln27_1, i32 2" [../../src/fft_8pt.cpp:30]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 %select_ln27" [../../src/fft_8pt.cpp:30]   --->   Operation 43 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i2 %select_ln27" [../../src/fft_8pt.cpp:30]   --->   Operation 44 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.65ns)   --->   "%add_ln30 = add i3 %add_ln, i3 2" [../../src/fft_8pt.cpp:30]   --->   Operation 45 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i3 %add_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 46 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_y_M_value = getelementptr i32 %temp1_0, i64 0, i64 %zext_ln30_1" [../../src/fft_8pt.cpp:30]   --->   Operation 47 'getelementptr' 'p_y_M_value' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_y_M_value_6 = getelementptr i32 %temp1_1, i64 0, i64 %zext_ln30_1" [../../src/fft_8pt.cpp:30]   --->   Operation 48 'getelementptr' 'p_y_M_value_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 49 'load' 'p_t' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%p_t_2 = load i3 %p_y_M_value_6"   --->   Operation 50 'load' 'p_t_2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln31 = add i3 %zext_ln28, i3 %or_ln27" [../../src/fft_8pt.cpp:31]   --->   Operation 51 'add' 'add_ln31' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %select_ln27, i2 1" [../../src/fft_8pt.cpp:28]   --->   Operation 52 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 %add_ln27, i3 %indvar_flatten" [../../src/fft_8pt.cpp:28]   --->   Operation 53 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %select_ln27_1, i4 %i" [../../src/fft_8pt.cpp:28]   --->   Operation 54 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %j" [../../src/fft_8pt.cpp:28]   --->   Operation 55 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 56 'load' 'p_t' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%p_t_2 = load i3 %p_y_M_value_6"   --->   Operation 57 'load' 'p_t_2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%p_r_M_value = select i1 %trunc_ln30, i32 0, i32 1"   --->   Operation 58 'select' 'p_r_M_value' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.69ns)   --->   "%p_r_M_value_11 = select i1 %trunc_ln30, i32 -1, i32 0"   --->   Operation 59 'select' 'p_r_M_value_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [4/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 60 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [4/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 61 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 62 [3/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 62 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [3/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 63 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [4/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 64 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [4/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 65 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 66 [2/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 66 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [2/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 67 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [3/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 68 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [3/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 69 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 70 [1/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 70 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 71 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [2/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 72 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 73 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 74 [1/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 74 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 75 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [5/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 76 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 77 [4/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 77 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [5/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 78 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %add_ln" [../../src/fft_8pt.cpp:30]   --->   Operation 79 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%p_x_M_value = getelementptr i32 %temp1_0, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 80 'getelementptr' 'p_x_M_value' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [3/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 81 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [4/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 82 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [2/2] (2.32ns)   --->   "%p_r_M_value_13 = load i3 %p_x_M_value"   --->   Operation 83 'load' 'p_r_M_value_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 84 [2/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 84 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [3/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 85 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/2] (2.32ns)   --->   "%p_r_M_value_13 = load i3 %p_x_M_value"   --->   Operation 86 'load' 'p_r_M_value_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%p_x_M_value_3 = getelementptr i32 %temp1_1, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 87 'getelementptr' 'p_x_M_value_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 88 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [2/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 89 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [2/2] (2.32ns)   --->   "%p_r_M_value_14 = load i3 %p_x_M_value_3"   --->   Operation 90 'load' 'p_r_M_value_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 91 [1/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 91 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/2] (2.32ns)   --->   "%p_r_M_value_14 = load i3 %p_x_M_value_3"   --->   Operation 92 'load' 'p_r_M_value_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 93 [5/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 93 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [5/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 94 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 95 [4/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 95 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [5/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 96 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [4/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 97 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [5/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 98 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 99 [3/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 99 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [4/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 100 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [3/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 101 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [4/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 102 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 103 [2/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 103 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [3/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 104 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [2/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 105 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [3/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 106 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 107 [1/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 107 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [2/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 108 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 109 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [2/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 110 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 111 [1/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 111 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%temp2_0_addr11 = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 112 'getelementptr' 'temp2_0_addr11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln30 = store i32 %p_r_M_value_15, i3 %temp2_0_addr11" [../../src/fft_8pt.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 114 [1/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 114 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [../../src/fft_8pt.cpp:34]   --->   Operation 127 'ret' 'ret_ln34' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%temp2_1_addr = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 115 'getelementptr' 'temp2_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln30 = store i32 %p_r_M_value_16, i3 %temp2_1_addr" [../../src/fft_8pt.cpp:30]   --->   Operation 116 'store' 'store_ln30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %add_ln31" [../../src/fft_8pt.cpp:31]   --->   Operation 117 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%temp2_0_addr = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln31" [../../src/fft_8pt.cpp:31]   --->   Operation 118 'getelementptr' 'temp2_0_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln31 = store i32 %p_r_M_value_17, i3 %temp2_0_addr" [../../src/fft_8pt.cpp:31]   --->   Operation 119 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:29]   --->   Operation 122 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../src/fft_8pt.cpp:28]   --->   Operation 123 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%temp2_1_addr_2 = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln31" [../../src/fft_8pt.cpp:31]   --->   Operation 124 'getelementptr' 'temp2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln31 = store i32 %p_r_M_value_18, i3 %temp2_1_addr_2" [../../src/fft_8pt.cpp:31]   --->   Operation 125 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [../../src/fft_8pt.cpp:28]   --->   Operation 126 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.73ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i_load', ../../src/fft_8pt.cpp:27) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln27_1', ../../src/fft_8pt.cpp:27) [24]  (1.74 ns)
	'select' operation ('select_ln27_1', ../../src/fft_8pt.cpp:27) [25]  (1.02 ns)
	'add' operation ('add_ln30', ../../src/fft_8pt.cpp:30) [37]  (1.65 ns)
	'getelementptr' operation ('__y._M_value', ../../src/fft_8pt.cpp:30) [39]  (0 ns)
	'load' operation ('__t') on array 'temp1_0' [43]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('__t') on array 'temp1_0' [43]  (2.32 ns)

 <State 3>: 6.4ns
The critical path consists of the following:
	'select' operation ('__r._M_value') [41]  (0.698 ns)
	'fmul' operation ('mul_ac_i_i') [45]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_ac_i_i') [45]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_ac_i_i') [45]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_ac_i_i') [45]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [49]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [49]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [49]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [49]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [49]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [50]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [53]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [53]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [53]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [53]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [54]  (7.26 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp2_1_addr', ../../src/fft_8pt.cpp:30) [56]  (0 ns)
	'store' operation ('store_ln30', ../../src/fft_8pt.cpp:30) of variable '__r._M_value' on array 'temp2_1' [58]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp2_1_addr_2', ../../src/fft_8pt.cpp:31) [64]  (0 ns)
	'store' operation ('store_ln31', ../../src/fft_8pt.cpp:31) of variable '__r._M_value' on array 'temp2_1' [66]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
