# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../exp1.1.2.srcs/sources_1/new/Addder.v" \
"../../../../exp1.1.2.srcs/sources_1/new/adder_top.v" \
"../../../../exp1.1.2.srcs/sources_1/new/full_adder.v" \
"../../../../exp1.1.2.srcs/sources_1/new/half_a.v" \
"../../../../exp1.1.2.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
