

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:08:54 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D2
    * Solution:       comb_12 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                            |  Timing|  -0.67|      102|  1.020e+03|         -|      103|     -|        no|  4 (~0%)|  920 (36%)|  12233 (2%)|  53086 (19%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |       -|   0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                  |       -|   7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |       -|   0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                  |       -|   7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_42_1  |  Timing|  -0.67|        6|     60.000|         -|        6|     -|        no|        -|  576 (22%)|  4416 (~0%)|  34799 (12%)|    -|
    |  o VITIS_LOOP_42_1               |       -|   7.30|        4|     40.000|         3|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_73_5  |       -|   0.41|        8|     80.000|         -|        8|     -|        no|        -|    48 (1%)|   566 (~0%)|    2792 (1%)|    -|
    |  o VITIS_LOOP_73_5               |       -|   7.30|        6|     60.000|         2|        1|     6|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |       -|   0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                   |       -|   7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d2.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d2.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d2.cpp:130:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d2.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d2.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d2.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d2.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d2.cpp:130:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d2.cpp:130:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 920 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U455      | 4   |        | mul_ln101    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U455      | 4   |        | mul_ln95     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U456      | 4   |        | mul_ln96     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U457      | 4   |        | mul_ln97     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U458      | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U456      | 4   |        | mul_ln102    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U459      | 4   |        | mul_ln95_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U460      | 4   |        | mul_ln96_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U461      | 4   |        | mul_ln97_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U462      | 4   |        | mul_ln98_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U457      | 4   |        | mul_ln102_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U463      | 4   |        | mul_ln95_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U464      | 4   |        | mul_ln96_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U465      | 4   |        | mul_ln97_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U466      | 4   |        | mul_ln98_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U458      | 4   |        | mul_ln101_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U467      | 4   |        | mul_ln95_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U468      | 4   |        | mul_ln96_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U469      | 4   |        | mul_ln97_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U459      | 4   |        | mul_ln101_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U470      | 4   |        | mul_ln95_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U471      | 4   |        | mul_ln96_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U472      | 4   |        | mul_ln97_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U460      | 4   |        | mul_ln101_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U473      | 4   |        | mul_ln95_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U474      | 4   |        | mul_ln96_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U475      | 4   |        | mul_ln97_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U461      | 4   |        | mul_ln101_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U476      | 4   |        | mul_ln95_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U477      | 4   |        | mul_ln96_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U462      | 4   |        | mul_ln101_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U478      | 4   |        | mul_ln95_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U479      | 4   |        | mul_ln96_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U463      | 4   |        | mul_ln101_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U480      | 4   |        | mul_ln95_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U464      | 4   |        | mul_ln101_7  | mul | auto   | 0       |
|   add_ln101_fu_1134_p2           | -   |        | add_ln101    | add | fabric | 0       |
|   add_ln101_1_fu_1140_p2         | -   |        | add_ln101_1  | add | fabric | 0       |
|   add_ln101_2_fu_1154_p2         | -   |        | add_ln101_2  | add | fabric | 0       |
|   add_ln101_3_fu_1160_p2         | -   |        | add_ln101_3  | add | fabric | 0       |
|   add_ln101_4_fu_1166_p2         | -   |        | add_ln101_4  | add | fabric | 0       |
|   add_ln101_5_fu_1180_p2         | -   |        | add_ln101_5  | add | fabric | 0       |
|   add_ln101_7_fu_1186_p2         | -   |        | add_ln101_7  | add | fabric | 0       |
|   add_ln101_8_fu_1192_p2         | -   |        | add_ln101_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U481      | 4   |        | mul_ln96_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U482      | 4   |        | mul_ln97_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U483      | 4   |        | mul_ln98_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U484      | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U465      | 4   |        | mul_ln102_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U485      | 4   |        | mul_ln97_7   | mul | auto   | 0       |
|   add_ln97_fu_1522_p2            | -   |        | add_ln97     | add | fabric | 0       |
|   add_ln97_1_fu_1528_p2          | -   |        | add_ln97_1   | add | fabric | 0       |
|   add_ln97_2_fu_1542_p2          | -   |        | add_ln97_2   | add | fabric | 0       |
|   add_ln97_3_fu_1548_p2          | -   |        | add_ln97_3   | add | fabric | 0       |
|   add_ln97_4_fu_1554_p2          | -   |        | add_ln97_4   | add | fabric | 0       |
|   add_ln97_5_fu_1568_p2          | -   |        | add_ln97_5   | add | fabric | 0       |
|   add_ln97_8_fu_1574_p2          | -   |        | add_ln97_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U486      | 4   |        | mul_ln98_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U487      | 4   |        | mul_ln99_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U466      | 4   |        | mul_ln102_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U488      | 4   |        | mul_ln98_5   | mul | auto   | 0       |
|   add_ln98_5_fu_1622_p2          | -   |        | add_ln98_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U489      | 4   |        | mul_ln99_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U467      | 4   |        | mul_ln102_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U490      | 4   |        | mul_ln99_3   | mul | auto   | 0       |
|   add_ln99_fu_1634_p2            | -   |        | add_ln99     | add | fabric | 0       |
|   add_ln99_1_fu_1640_p2          | -   |        | add_ln99_1   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U468      | 4   |        | mul_ln100    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U469      | 4   |        | mul_ln102_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U470      | 4   |        | mul_ln100_1  | mul | auto   | 0       |
|   add_ln100_fu_1228_p2           | -   |        | add_ln100    | add | fabric | 0       |
|   arr_50_fu_1674_p2              | -   |        | arr_50       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U471      | 4   |        | mul_ln102_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U472      | 4   |        | mul_ln102_7  | mul | auto   | 0       |
|   add_ln102_fu_1246_p2           | -   |        | add_ln102    | add | fabric | 0       |
|   add_ln102_1_fu_1252_p2         | -   |        | add_ln102_1  | add | fabric | 0       |
|   add_ln102_2_fu_1266_p2         | -   |        | add_ln102_2  | add | fabric | 0       |
|   add_ln102_3_fu_1272_p2         | -   |        | add_ln102_3  | add | fabric | 0       |
|   add_ln102_4_fu_1278_p2         | -   |        | add_ln102_4  | add | fabric | 0       |
|   add_ln102_5_fu_1292_p2         | -   |        | add_ln102_5  | add | fabric | 0       |
|   add_ln102_7_fu_1298_p2         | -   |        | add_ln102_7  | add | fabric | 0       |
|   add_ln102_8_fu_1304_p2         | -   |        | add_ln102_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U491      | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U492      | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U493      | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U494      | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U495      | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U496      | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U497      | 4   |        | mul_ln103_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U498      | 4   |        | mul_ln104    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U499      | 4   |        | mul_ln104_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U500      | 4   |        | mul_ln104_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U501      | 4   |        | mul_ln104_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U502      | 4   |        | mul_ln104_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U503      | 4   |        | mul_ln104_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U504      | 4   |        | mul_ln105    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U505      | 4   |        | mul_ln105_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U506      | 4   |        | mul_ln105_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U507      | 4   |        | mul_ln105_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U508      | 4   |        | mul_ln105_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U509      | 4   |        | mul_ln106    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U510      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U511      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U512      | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U473      | 4   |        | mul_ln107    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U474      | 4   |        | mul_ln107_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U475      | 4   |        | mul_ln107_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U476      | 4   |        | mul_ln108    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U477      | 4   |        | mul_ln108_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U478      | 4   |        | mul_ln109    | mul | auto   | 0       |
|   arr_53_fu_1711_p2              | -   |        | arr_53       | add | fabric | 0       |
|   add_ln111_fu_1724_p2           | -   |        | add_ln111    | add | fabric | 0       |
|   add_ln111_1_fu_1730_p2         | -   |        | add_ln111_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U479      | 4   |        | mul_ln111    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U480      | 4   |        | mul_ln111_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U481      | 4   |        | mul_ln111_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U482      | 4   |        | mul_ln111_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U483      | 4   |        | mul_ln111_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U484      | 4   |        | mul_ln111_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U485      | 4   |        | mul_ln111_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U486      | 4   |        | mul_ln111_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U487      | 4   |        | mul_ln111_8  | mul | auto   | 0       |
|   add_ln111_2_fu_1382_p2         | -   |        | add_ln111_2  | add | fabric | 0       |
|   add_ln111_3_fu_1392_p2         | -   |        | add_ln111_3  | add | fabric | 0       |
|   add_ln111_4_fu_1398_p2         | -   |        | add_ln111_4  | add | fabric | 0       |
|   add_ln111_5_fu_1408_p2         | -   |        | add_ln111_5  | add | fabric | 0       |
|   add_ln111_41_fu_1788_p2        | -   |        | add_ln111_41 | add | fabric | 0       |
|   add_ln111_6_fu_1792_p2         | -   |        | add_ln111_6  | add | fabric | 0       |
|   add_ln111_7_fu_1414_p2         | -   |        | add_ln111_7  | add | fabric | 0       |
|   add_ln111_8_fu_1424_p2         | -   |        | add_ln111_8  | add | fabric | 0       |
|   add_ln111_12_fu_1825_p2        | -   |        | add_ln111_12 | add | fabric | 0       |
|   add_ln111_35_fu_1839_p2        | -   |        | add_ln111_35 | add | fabric | 0       |
|   add_ln111_11_fu_1845_p2        | -   |        | add_ln111_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U513      | 4   |        | mul_ln111_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U514      | 4   |        | mul_ln111_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U515      | 4   |        | mul_ln111_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U516      | 4   |        | mul_ln111_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U517      | 4   |        | mul_ln111_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U518      | 4   |        | mul_ln111_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U519      | 4   |        | mul_ln111_15 | mul | auto   | 0       |
|   add_ln111_13_fu_1935_p2        | -   |        | add_ln111_13 | add | fabric | 0       |
|   add_ln111_14_fu_1945_p2        | -   |        | add_ln111_14 | add | fabric | 0       |
|   add_ln111_15_fu_1955_p2        | -   |        | add_ln111_15 | add | fabric | 0       |
|   add_ln111_16_fu_1961_p2        | -   |        | add_ln111_16 | add | fabric | 0       |
|   add_ln111_17_fu_1971_p2        | -   |        | add_ln111_17 | add | fabric | 0       |
|   add_ln111_18_fu_1981_p2        | -   |        | add_ln111_18 | add | fabric | 0       |
|   add_ln111_20_fu_1991_p2        | -   |        | add_ln111_20 | add | fabric | 0       |
|   add_ln111_19_fu_2713_p2        | -   |        | add_ln111_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U520      | 4   |        | mul_ln111_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U521      | 4   |        | mul_ln111_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U522      | 4   |        | mul_ln111_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U523      | 4   |        | mul_ln111_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U524      | 4   |        | mul_ln111_20 | mul | auto   | 0       |
|   add_ln111_21_fu_2037_p2        | -   |        | add_ln111_21 | add | fabric | 0       |
|   add_ln111_22_fu_2047_p2        | -   |        | add_ln111_22 | add | fabric | 0       |
|   add_ln111_23_fu_2057_p2        | -   |        | add_ln111_23 | add | fabric | 0       |
|   add_ln111_24_fu_2752_p2        | -   |        | add_ln111_24 | add | fabric | 0       |
|   add_ln111_42_fu_2762_p2        | -   |        | add_ln111_42 | add | fabric | 0       |
|   add_ln111_26_fu_2767_p2        | -   |        | add_ln111_26 | add | fabric | 0       |
|   add_ln111_40_fu_2781_p2        | -   |        | add_ln111_40 | add | fabric | 0       |
|   add_ln111_25_fu_2786_p2        | -   |        | add_ln111_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U525      | 4   |        | mul_ln111_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U526      | 4   |        | mul_ln111_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U527      | 4   |        | mul_ln111_23 | mul | auto   | 0       |
|   add_ln111_27_fu_2083_p2        | -   |        | add_ln111_27 | add | fabric | 0       |
|   add_ln111_28_fu_2822_p2        | -   |        | add_ln111_28 | add | fabric | 0       |
|   add_ln111_30_fu_2832_p2        | -   |        | add_ln111_30 | add | fabric | 0       |
|   add_ln111_29_fu_3102_p2        | -   |        | add_ln111_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U528      | 4   |        | mul_ln111_24 | mul | auto   | 0       |
|   add_ln111_36_fu_3138_p2        | -   |        | add_ln111_36 | add | fabric | 0       |
|   add_ln111_31_fu_3148_p2        | -   |        | add_ln111_31 | add | fabric | 0       |
|   add_ln96_fu_2093_p2            | -   |        | add_ln96     | add | fabric | 0       |
|   add_ln96_1_fu_2099_p2          | -   |        | add_ln96_1   | add | fabric | 0       |
|   add_ln96_2_fu_2113_p2          | -   |        | add_ln96_2   | add | fabric | 0       |
|   add_ln96_3_fu_2119_p2          | -   |        | add_ln96_3   | add | fabric | 0       |
|   add_ln96_6_fu_2145_p2          | -   |        | add_ln96_6   | add | fabric | 0       |
|   add_ln96_8_fu_2151_p2          | -   |        | add_ln96_8   | add | fabric | 0       |
|   add_ln96_9_fu_2157_p2          | -   |        | add_ln96_9   | add | fabric | 0       |
|   add_ln111_37_fu_3190_p2        | -   |        | add_ln111_37 | add | fabric | 0       |
|   add_ln95_fu_2163_p2            | -   |        | add_ln95     | add | fabric | 0       |
|   add_ln95_1_fu_2169_p2          | -   |        | add_ln95_1   | add | fabric | 0       |
|   add_ln95_2_fu_2183_p2          | -   |        | add_ln95_2   | add | fabric | 0       |
|   add_ln95_3_fu_2189_p2          | -   |        | add_ln95_3   | add | fabric | 0       |
|   add_ln95_6_fu_2215_p2          | -   |        | add_ln95_6   | add | fabric | 0       |
|   add_ln95_8_fu_2221_p2          | -   |        | add_ln95_8   | add | fabric | 0       |
|   add_ln95_9_fu_2227_p2          | -   |        | add_ln95_9   | add | fabric | 0       |
|   add_ln111_38_fu_3238_p2        | -   |        | add_ln111_38 | add | fabric | 0       |
|   add_ln111_34_fu_3325_p2        | -   |        | add_ln111_34 | add | fabric | 0       |
|   out1_w_fu_3353_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln112_fu_3362_p2           | -   |        | add_ln112    | add | fabric | 0       |
|   add_ln108_fu_1430_p2           | -   |        | add_ln108    | add | fabric | 0       |
|   out1_w_1_fu_3383_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln106_fu_2353_p2           | -   |        | add_ln106    | add | fabric | 0       |
|   add_ln106_1_fu_2359_p2         | -   |        | add_ln106_1  | add | fabric | 0       |
|   add_ln114_1_fu_2399_p2         | -   |        | add_ln114_1  | add | fabric | 0       |
|   add_ln114_2_fu_2411_p2         | -   |        | add_ln114_2  | add | fabric | 0       |
|   add_ln105_fu_2433_p2           | -   |        | add_ln105    | add | fabric | 0       |
|   add_ln115_1_fu_2853_p2         | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_2_fu_2865_p2         | -   |        | add_ln115_2  | add | fabric | 0       |
|   add_ln116_1_fu_2912_p2         | -   |        | add_ln116_1  | add | fabric | 0       |
|   add_ln116_2_fu_2924_p2         | -   |        | add_ln116_2  | add | fabric | 0       |
|   add_ln103_2_fu_2513_p2         | -   |        | add_ln103_2  | add | fabric | 0       |
|   add_ln103_3_fu_2519_p2         | -   |        | add_ln103_3  | add | fabric | 0       |
|   add_ln103_4_fu_2533_p2         | -   |        | add_ln103_4  | add | fabric | 0       |
|   add_ln103_6_fu_2543_p2         | -   |        | add_ln103_6  | add | fabric | 0       |
|   add_ln117_1_fu_2972_p2         | -   |        | add_ln117_1  | add | fabric | 0       |
|   add_ln117_2_fu_2984_p2         | -   |        | add_ln117_2  | add | fabric | 0       |
|   out1_w_7_fu_3020_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln119_fu_3028_p2           | -   |        | add_ln119    | add | fabric | 0       |
|   add_ln119_7_fu_1468_p2         | -   |        | add_ln119_7  | add | fabric | 0       |
|   add_ln119_12_fu_3393_p2        | -   |        | add_ln119_12 | add | fabric | 0       |
|   out1_w_8_fu_3403_p2            | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln120_fu_3416_p2           | -   |        | add_ln120    | add | fabric | 0       |
|   add_ln120_1_fu_2597_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   out1_w_9_fu_3437_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln121_fu_2650_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_2656_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln122_fu_2662_p2           | -   |        | add_ln122    | add | fabric | 0       |
|   add_ln123_1_fu_3264_p2         | -   |        | add_ln123_1  | add | fabric | 0       |
|   add_ln124_fu_3275_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   add_ln125_fu_3287_p2           | -   |        | add_ln125    | add | fabric | 0       |
|   out1_w_15_fu_3444_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_42_1 | 576 |        |              |     |        |         |
|    k1_1_fu_1354_p2               | -   |        | k1_1         | add | fabric | 0       |
|    k_1_fu_1360_p2                | -   |        | k_1          | add | fabric | 0       |
|    tmp_fu_3166_p2                | -   |        | tmp          | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U176     | 4   |        | tmp1         | mul | auto   | 0       |
|    add_ln51_fu_10380_p2          | -   |        | add_ln51     | add | fabric | 0       |
|    empty_fu_1390_p2              | -   |        | empty        | add | fabric | 0       |
|    empty_36_fu_1402_p2           | -   |        | empty_36     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln59     | mul | auto   | 0       |
|    add_ln65_fu_1430_p2           | -   |        | add_ln65     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln65     | mul | auto   | 0       |
|    sub_ln63_12_fu_3255_p2        | -   |        | sub_ln63_12  | sub | fabric | 0       |
|    sub_ln65_26_fu_1476_p2        | -   |        | sub_ln65_26  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln65_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln65_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln65_3   | mul | auto   | 0       |
|    sub_ln36_41_fu_1486_p2        | -   |        | sub_ln36_41  | sub | fabric | 0       |
|    sub_ln63_13_fu_3385_p2        | -   |        | sub_ln63_13  | sub | fabric | 0       |
|    sub_ln65_27_fu_1498_p2        | -   |        | sub_ln65_27  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln65_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln65_5   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln65_6   | mul | auto   | 0       |
|    sub_ln36_42_fu_1508_p2        | -   |        | sub_ln36_42  | sub | fabric | 0       |
|    sub_ln63_fu_3541_p2           | -   |        | sub_ln63     | sub | fabric | 0       |
|    sub_ln65_fu_1524_p2           | -   |        | sub_ln65     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln65_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln65_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln65_9   | mul | auto   | 0       |
|    sub_ln36_16_fu_1534_p2        | -   |        | sub_ln36_16  | sub | fabric | 0       |
|    sub_ln63_1_fu_3652_p2         | -   |        | sub_ln63_1   | sub | fabric | 0       |
|    sub_ln65_1_fu_3684_p2         | -   |        | sub_ln65_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln65_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U173     | 4   |        | mul_ln65_11  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln65_12  | mul | auto   | 0       |
|    sub_ln36_17_fu_1550_p2        | -   |        | sub_ln36_17  | sub | fabric | 0       |
|    tmp_17_fu_10499_p17           | -   |        | sub_ln63_2   | sub | fabric | 0       |
|    tmp_18_fu_3835_p17            | -   |        | sub_ln65_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U50      | 4   |        | mul_ln65_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U174     | 4   |        | mul_ln65_14  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U51      | 4   |        | mul_ln65_15  | mul | auto   | 0       |
|    sub_ln36_18_fu_1566_p2        | -   |        | sub_ln36_18  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U52      | 4   |        | mul_ln65_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U175     | 4   |        | mul_ln65_17  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U53      | 4   |        | mul_ln65_18  | mul | auto   | 0       |
|    sub_ln36_19_fu_1582_p2        | -   |        | sub_ln36_19  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U54      | 4   |        | mul_ln65_19  | mul | auto   | 0       |
|    sub_ln36_fu_3966_p2           | -   |        | sub_ln36     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U55      | 4   |        | mul_ln65_20  | mul | auto   | 0       |
|    sub_ln36_1_fu_4033_p2         | -   |        | sub_ln36_1   | sub | fabric | 0       |
|    sub_ln65_28_fu_1656_p2        | -   |        | sub_ln65_28  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U56      | 4   |        | mul_ln65_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U57      | 4   |        | mul_ln65_22  | mul | auto   | 0       |
|    sub_ln36_2_fu_4114_p2         | -   |        | sub_ln36_2   | sub | fabric | 0       |
|    sub_ln65_29_fu_1684_p2        | -   |        | sub_ln65_29  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U58      | 4   |        | mul_ln65_23  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U59      | 4   |        | mul_ln65_24  | mul | auto   | 0       |
|    sub_ln65_3_fu_1710_p2         | -   |        | sub_ln65_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U60      | 4   |        | mul_ln65_25  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U61      | 4   |        | mul_ln65_26  | mul | auto   | 0       |
|    sub_ln65_4_fu_4333_p2         | -   |        | sub_ln65_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U62      | 4   |        | mul_ln65_27  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U63      | 4   |        | mul_ln65_28  | mul | auto   | 0       |
|    tmp_31_fu_4481_p17            | -   |        | sub_ln65_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U64      | 4   |        | mul_ln65_29  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U65      | 4   |        | mul_ln65_30  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U66      | 4   |        | mul_ln65_31  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U67      | 4   |        | mul_ln65_32  | mul | auto   | 0       |
|    add_ln51_1_fu_1754_p2         | -   |        | add_ln51_1   | add | fabric | 0       |
|    k1_3_fu_1768_p2               | -   |        | k1_3         | add | fabric | 0       |
|    k_3_fu_1774_p2                | -   |        | k_3          | add | fabric | 0       |
|    tmp2_fu_4678_p2               | -   |        | tmp2         | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U177     | 4   |        | tmp3         | mul | auto   | 0       |
|    add_ln51_4_fu_10553_p2        | -   |        | add_ln51_4   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U68      | 4   |        | mul_ln63     | mul | auto   | 0       |
|    add_ln36_fu_1836_p2           | -   |        | add_ln36     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U69      | 4   |        | mul_ln59_1   | mul | auto   | 0       |
|    sub_ln65_30_fu_1866_p2        | -   |        | sub_ln65_30  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U70      | 4   |        | mul_ln65_33  | mul | auto   | 0       |
|    sub_ln63_14_fu_1896_p2        | -   |        | sub_ln63_14  | sub | fabric | 0       |
|    sub_ln65_31_fu_1902_p2        | -   |        | sub_ln65_31  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U71      | 4   |        | mul_ln65_34  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U72      | 4   |        | mul_ln65_35  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U73      | 4   |        | mul_ln65_36  | mul | auto   | 0       |
|    sub_ln36_43_fu_1912_p2        | -   |        | sub_ln36_43  | sub | fabric | 0       |
|    sub_ln63_3_fu_4908_p2         | -   |        | sub_ln63_3   | sub | fabric | 0       |
|    sub_ln65_6_fu_1930_p2         | -   |        | sub_ln65_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U74      | 4   |        | mul_ln65_37  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U75      | 4   |        | mul_ln65_38  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U76      | 4   |        | mul_ln65_39  | mul | auto   | 0       |
|    sub_ln36_44_fu_1940_p2        | -   |        | sub_ln36_44  | sub | fabric | 0       |
|    sub_ln63_4_fu_5062_p2         | -   |        | sub_ln63_4   | sub | fabric | 0       |
|    sub_ln65_7_fu_5094_p2         | -   |        | sub_ln65_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U77      | 4   |        | mul_ln65_40  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U78      | 4   |        | mul_ln65_41  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U79      | 4   |        | mul_ln65_42  | mul | auto   | 0       |
|    sub_ln36_20_fu_1960_p2        | -   |        | sub_ln36_20  | sub | fabric | 0       |
|    tmp_51_fu_5323_p17            | -   |        | sub_ln63_5   | sub | fabric | 0       |
|    tmp_52_fu_5364_p17            | -   |        | sub_ln65_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U80      | 4   |        | mul_ln65_43  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U81      | 4   |        | mul_ln65_44  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U82      | 4   |        | mul_ln65_45  | mul | auto   | 0       |
|    sub_ln36_21_fu_1976_p2        | -   |        | sub_ln36_21  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U83      | 4   |        | mul_ln65_46  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U84      | 4   |        | mul_ln65_47  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U85      | 4   |        | mul_ln65_48  | mul | auto   | 0       |
|    sub_ln36_22_fu_1992_p2        | -   |        | sub_ln36_22  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U86      | 4   |        | mul_ln65_49  | mul | auto   | 0       |
|    sub_ln36_23_fu_2002_p2        | -   |        | sub_ln36_23  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U87      | 4   |        | mul_ln65_50  | mul | auto   | 0       |
|    sub_ln36_3_fu_2020_p2         | -   |        | sub_ln36_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U88      | 4   |        | mul_ln65_51  | mul | auto   | 0       |
|    sub_ln36_4_fu_2026_p2         | -   |        | sub_ln36_4   | sub | fabric | 0       |
|    sub_ln65_32_fu_2048_p2        | -   |        | sub_ln65_32  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U89      | 4   |        | mul_ln65_52  | mul | auto   | 0       |
|    sub_ln36_5_fu_5658_p2         | -   |        | sub_ln36_5   | sub | fabric | 0       |
|    sub_ln65_9_fu_2076_p2         | -   |        | sub_ln65_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U90      | 4   |        | mul_ln65_53  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U91      | 4   |        | mul_ln65_54  | mul | auto   | 0       |
|    sub_ln65_10_fu_2112_p2        | -   |        | sub_ln65_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U92      | 4   |        | mul_ln65_55  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U93      | 4   |        | mul_ln65_56  | mul | auto   | 0       |
|    tmp_64_fu_5927_p17            | -   |        | sub_ln65_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U94      | 4   |        | mul_ln65_57  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U95      | 4   |        | mul_ln65_58  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U96      | 4   |        | mul_ln65_59  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U97      | 4   |        | mul_ln65_60  | mul | auto   | 0       |
|    add_ln51_5_fu_2140_p2         | -   |        | add_ln51_5   | add | fabric | 0       |
|    k1_5_fu_2162_p2               | -   |        | k1_5         | add | fabric | 0       |
|    k_5_fu_2168_p2                | -   |        | k_5          | add | fabric | 0       |
|    tmp4_fu_6123_p2               | -   |        | tmp4         | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U178     | 4   |        | tmp5         | mul | auto   | 0       |
|    add_ln51_8_fu_10565_p2        | -   |        | add_ln51_8   | add | fabric | 0       |
|    p_cast311_fu_2204_p2          | -   |        | p_cast311    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U98      | 4   |        | mul_ln63_1   | mul | auto   | 0       |
|    add_ln36_1_fu_2224_p2         | -   |        | add_ln36_1   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U99      | 4   |        | mul_ln59_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U100     | 4   |        | mul_ln63_2   | mul | auto   | 0       |
|    sub_ln36_24_fu_2234_p2        | -   |        | sub_ln36_24  | sub | fabric | 0       |
|    sub_ln65_33_fu_2260_p2        | -   |        | sub_ln65_33  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U101     | 4   |        | mul_ln65_61  | mul | auto   | 0       |
|    sub_ln63_6_fu_2290_p2         | -   |        | sub_ln63_6   | sub | fabric | 0       |
|    sub_ln65_12_fu_2296_p2        | -   |        | sub_ln65_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U102     | 4   |        | mul_ln65_62  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U103     | 4   |        | mul_ln65_63  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U104     | 4   |        | mul_ln65_64  | mul | auto   | 0       |
|    sub_ln36_45_fu_2306_p2        | -   |        | sub_ln36_45  | sub | fabric | 0       |
|    sub_ln63_7_fu_6385_p2         | -   |        | sub_ln63_7   | sub | fabric | 0       |
|    sub_ln65_13_fu_6420_p2        | -   |        | sub_ln65_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U105     | 4   |        | mul_ln65_65  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U106     | 4   |        | mul_ln65_66  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U107     | 4   |        | mul_ln65_67  | mul | auto   | 0       |
|    sub_ln36_46_fu_2328_p2        | -   |        | sub_ln36_46  | sub | fabric | 0       |
|    tmp_88_fu_6652_p17            | -   |        | sub_ln63_8   | sub | fabric | 0       |
|    tmp_89_fu_6694_p17            | -   |        | sub_ln65_14  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U108     | 4   |        | mul_ln65_68  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U109     | 4   |        | mul_ln65_69  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U110     | 4   |        | mul_ln65_70  | mul | auto   | 0       |
|    sub_ln36_25_fu_2348_p2        | -   |        | sub_ln36_25  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U111     | 4   |        | mul_ln65_71  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U112     | 4   |        | mul_ln65_72  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U113     | 4   |        | mul_ln65_73  | mul | auto   | 0       |
|    sub_ln36_26_fu_2364_p2        | -   |        | sub_ln36_26  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U114     | 4   |        | mul_ln65_74  | mul | auto   | 0       |
|    sub_ln36_27_fu_2374_p2        | -   |        | sub_ln36_27  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U115     | 4   |        | mul_ln65_75  | mul | auto   | 0       |
|    sub_ln36_28_fu_2392_p2        | -   |        | sub_ln36_28  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U116     | 4   |        | mul_ln65_76  | mul | auto   | 0       |
|    sub_ln36_6_fu_6928_p2         | -   |        | sub_ln36_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U117     | 4   |        | mul_ln65_77  | mul | auto   | 0       |
|    sub_ln36_7_fu_6995_p2         | -   |        | sub_ln36_7   | sub | fabric | 0       |
|    sub_ln65_15_fu_2440_p2        | -   |        | sub_ln65_15  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U118     | 4   |        | mul_ln65_78  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U119     | 4   |        | mul_ln65_79  | mul | auto   | 0       |
|    sub_ln36_8_fu_7076_p2         | -   |        | sub_ln36_8   | sub | fabric | 0       |
|    sub_ln65_16_fu_7125_p2        | -   |        | sub_ln65_16  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U120     | 4   |        | mul_ln65_80  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U121     | 4   |        | mul_ln65_81  | mul | auto   | 0       |
|    tmp_100_fu_7278_p17           | -   |        | sub_ln65_17  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U122     | 4   |        | mul_ln65_82  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U123     | 4   |        | mul_ln65_83  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U124     | 4   |        | mul_ln65_84  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U125     | 4   |        | mul_ln65_85  | mul | auto   | 0       |
|    add_ln51_9_fu_2496_p2         | -   |        | add_ln51_9   | add | fabric | 0       |
|    k1_7_fu_2518_p2               | -   |        | k1_7         | add | fabric | 0       |
|    k_7_fu_2524_p2                | -   |        | k_7          | add | fabric | 0       |
|    tmp6_fu_7472_p2               | -   |        | tmp6         | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U179     | 4   |        | tmp7         | mul | auto   | 0       |
|    add_ln51_12_fu_10577_p2       | -   |        | add_ln51_12  | add | fabric | 0       |
|    empty_38_fu_2560_p2           | -   |        | empty_38     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U126     | 4   |        | mul_ln63_3   | mul | auto   | 0       |
|    add_ln36_2_fu_2580_p2         | -   |        | add_ln36_2   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U127     | 4   |        | mul_ln59_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U128     | 4   |        | mul_ln63_4   | mul | auto   | 0       |
|    sub_ln36_29_fu_2590_p2        | -   |        | sub_ln36_29  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U129     | 4   |        | mul_ln63_5   | mul | auto   | 0       |
|    sub_ln36_30_fu_2596_p2        | -   |        | sub_ln36_30  | sub | fabric | 0       |
|    sub_ln65_18_fu_2608_p2        | -   |        | sub_ln65_18  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U130     | 4   |        | mul_ln65_86  | mul | auto   | 0       |
|    sub_ln63_9_fu_7671_p2         | -   |        | sub_ln63_9   | sub | fabric | 0       |
|    sub_ln65_19_fu_7707_p2        | -   |        | sub_ln65_19  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U131     | 4   |        | mul_ln65_87  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U132     | 4   |        | mul_ln65_88  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U133     | 4   |        | mul_ln65_89  | mul | auto   | 0       |
|    sub_ln36_47_fu_2632_p2        | -   |        | sub_ln36_47  | sub | fabric | 0       |
|    sub_ln63_10_fu_7805_p2        | -   |        | sub_ln63_10  | sub | fabric | 0       |
|    tmp_115_fu_7963_p17           | -   |        | sub_ln65_20  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U134     | 4   |        | mul_ln65_90  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U135     | 4   |        | mul_ln65_91  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U136     | 4   |        | mul_ln65_92  | mul | auto   | 0       |
|    sub_ln36_48_fu_2648_p2        | -   |        | sub_ln36_48  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U137     | 4   |        | mul_ln65_93  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U138     | 4   |        | mul_ln65_94  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U139     | 4   |        | mul_ln65_95  | mul | auto   | 0       |
|    sub_ln36_31_fu_2668_p2        | -   |        | sub_ln36_31  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U140     | 4   |        | mul_ln65_96  | mul | auto   | 0       |
|    sub_ln36_32_fu_2678_p2        | -   |        | sub_ln36_32  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U141     | 4   |        | mul_ln65_97  | mul | auto   | 0       |
|    sub_ln36_33_fu_2688_p2        | -   |        | sub_ln36_33  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U142     | 4   |        | mul_ln65_98  | mul | auto   | 0       |
|    sub_ln36_34_fu_2694_p2        | -   |        | sub_ln36_34  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U143     | 4   |        | mul_ln65_99  | mul | auto   | 0       |
|    sub_ln36_9_fu_2710_p2         | -   |        | sub_ln36_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U144     | 4   |        | mul_ln65_100 | mul | auto   | 0       |
|    sub_ln36_10_fu_8317_p2        | -   |        | sub_ln36_10  | sub | fabric | 0       |
|    sub_ln65_21_fu_8335_p2        | -   |        | sub_ln65_21  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U145     | 4   |        | mul_ln65_101 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U146     | 4   |        | mul_ln65_102 | mul | auto   | 0       |
|    sub_ln36_11_fu_8407_p2        | -   |        | sub_ln36_11  | sub | fabric | 0       |
|    sub_ln65_22_fu_8461_p2        | -   |        | sub_ln65_22  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U147     | 4   |        | mul_ln65_103 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U148     | 4   |        | mul_ln65_104 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U149     | 4   |        | mul_ln65_105 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U150     | 4   |        | mul_ln65_106 | mul | auto   | 0       |
|    add_ln48_fu_2794_p2           | -   |        | add_ln48     | add | fabric | 0       |
|    add_ln51_13_fu_2800_p2        | -   |        | add_ln51_13  | add | fabric | 0       |
|    k1_9_fu_2822_p2               | -   |        | k1_9         | add | fabric | 0       |
|    k_9_fu_2828_p2                | -   |        | k_9          | add | fabric | 0       |
|    tmp8_fu_8709_p2               | -   |        | tmp8         | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U180     | 4   |        | tmp9         | mul | auto   | 0       |
|    add_ln51_16_fu_10589_p2       | -   |        | add_ln51_16  | add | fabric | 0       |
|    empty_39_fu_2856_p2           | -   |        | empty_39     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U151     | 4   |        | mul_ln63_6   | mul | auto   | 0       |
|    add_ln63_3_fu_8771_p2         | -   |        | add_ln63_3   | add | fabric | 0       |
|    add_ln36_3_fu_2876_p2         | -   |        | add_ln36_3   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U152     | 4   |        | mul_ln59_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U153     | 4   |        | mul_ln63_7   | mul | auto   | 0       |
|    add_ln63_8_fu_8821_p2         | -   |        | add_ln63_8   | add | fabric | 0       |
|    sub_ln36_35_fu_2886_p2        | -   |        | sub_ln36_35  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U154     | 4   |        | mul_ln63_8   | mul | auto   | 0       |
|    add_ln63_20_fu_8913_p2        | -   |        | add_ln63_20  | add | fabric | 0       |
|    sub_ln36_36_fu_2892_p2        | -   |        | sub_ln36_36  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U155     | 4   |        | mul_ln63_9   | mul | auto   | 0       |
|    add_ln63_27_fu_8975_p2        | -   |        | add_ln63_27  | add | fabric | 0       |
|    add_ln63_32_fu_9005_p2        | -   |        | add_ln63_32  | add | fabric | 0       |
|    add_ln63_35_fu_9017_p2        | -   |        | add_ln63_35  | add | fabric | 0       |
|    sub_ln36_12_fu_2898_p2        | -   |        | sub_ln36_12  | sub | fabric | 0       |
|    sub_ln65_23_fu_2910_p2        | -   |        | sub_ln65_23  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U156     | 4   |        | mul_ln65_107 | mul | auto   | 0       |
|    add_ln65_1_fu_9100_p2         | -   |        | add_ln65_1   | add | fabric | 0       |
|    add_ln65_4_fu_9112_p2         | -   |        | add_ln65_4   | add | fabric | 0       |
|    add_ln65_7_fu_9124_p2         | -   |        | add_ln65_7   | add | fabric | 0       |
|    add_ln65_8_fu_9130_p2         | -   |        | add_ln65_8   | add | fabric | 0       |
|    add_ln65_11_fu_9142_p2        | -   |        | add_ln65_11  | add | fabric | 0       |
|    sub_ln63_11_fu_9173_p2        | -   |        | sub_ln63_11  | sub | fabric | 0       |
|    tmp_137_fu_9357_p17           | -   |        | sub_ln65_24  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U157     | 4   |        | mul_ln65_108 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U158     | 4   |        | mul_ln65_109 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U159     | 4   |        | mul_ln65_110 | mul | auto   | 0       |
|    add_ln65_16_fu_9256_p2        | -   |        | add_ln65_16  | add | fabric | 0       |
|    add_ln65_19_fu_9268_p2        | -   |        | add_ln65_19  | add | fabric | 0       |
|    add_ln65_22_fu_9280_p2        | -   |        | add_ln65_22  | add | fabric | 0       |
|    add_ln65_23_fu_9286_p2        | -   |        | add_ln65_23  | add | fabric | 0       |
|    add_ln65_26_fu_9298_p2        | -   |        | add_ln65_26  | add | fabric | 0       |
|    sub_ln36_49_fu_2934_p2        | -   |        | sub_ln36_49  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U160     | 4   |        | mul_ln65_111 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U161     | 4   |        | mul_ln65_112 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U162     | 4   |        | mul_ln65_113 | mul | auto   | 0       |
|    add_ln65_31_fu_9457_p2        | -   |        | add_ln65_31  | add | fabric | 0       |
|    add_ln65_34_fu_9469_p2        | -   |        | add_ln65_34  | add | fabric | 0       |
|    add_ln65_37_fu_9481_p2        | -   |        | add_ln65_37  | add | fabric | 0       |
|    add_ln65_38_fu_9487_p2        | -   |        | add_ln65_38  | add | fabric | 0       |
|    add_ln65_41_fu_9499_p2        | -   |        | add_ln65_41  | add | fabric | 0       |
|    sub_ln36_50_fu_2950_p2        | -   |        | sub_ln36_50  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U163     | 4   |        | mul_ln65_114 | mul | auto   | 0       |
|    add_ln65_46_fu_9562_p2        | -   |        | add_ln65_46  | add | fabric | 0       |
|    sub_ln36_37_fu_2964_p2        | -   |        | sub_ln36_37  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U164     | 4   |        | mul_ln65_115 | mul | auto   | 0       |
|    sub_ln36_38_fu_2974_p2        | -   |        | sub_ln36_38  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U165     | 4   |        | mul_ln65_116 | mul | auto   | 0       |
|    add_ln65_60_fu_9738_p2        | -   |        | add_ln65_60  | add | fabric | 0       |
|    sub_ln36_39_fu_2980_p2        | -   |        | sub_ln36_39  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U166     | 4   |        | mul_ln65_117 | mul | auto   | 0       |
|    add_ln65_65_fu_9804_p2        | -   |        | add_ln65_65  | add | fabric | 0       |
|    add_ln65_68_fu_9822_p2        | -   |        | add_ln65_68  | add | fabric | 0       |
|    sub_ln36_40_fu_2996_p2        | -   |        | sub_ln36_40  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U167     | 4   |        | mul_ln65_118 | mul | auto   | 0       |
|    add_ln65_73_fu_9887_p2        | -   |        | add_ln65_73  | add | fabric | 0       |
|    sub_ln36_13_fu_3012_p2        | -   |        | sub_ln36_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U168     | 4   |        | mul_ln65_119 | mul | auto   | 0       |
|    sub_ln36_14_fu_10040_p2       | -   |        | sub_ln36_14  | sub | fabric | 0       |
|    sub_ln65_25_fu_10063_p2       | -   |        | sub_ln65_25  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U169     | 4   |        | mul_ln65_120 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U170     | 4   |        | mul_ln65_121 | mul | auto   | 0       |
|    tmp_147_fu_10234_p17          | -   |        | sub_ln36_15  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U171     | 4   |        | mul_ln65_122 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U172     | 4   |        | mul_ln65_123 | mul | auto   | 0       |
|    add_ln42_fu_3084_p2           | -   |        | add_ln42     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_73_5 | 48  |        |              |     |        |         |
|    empty_fu_522_p2               | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U369     | 4   |        | mul_ln86     | mul | auto   | 0       |
|    add_ln86_fu_741_p2            | -   |        | add_ln86     | add | fabric | 0       |
|    tmp_2_fu_753_p7               | -   |        | sub_ln86     | sub | fabric | 0       |
|    tmp_3_fu_780_p17              | -   |        | sub_ln86_1   | sub | fabric | 0       |
|    tmp_4_fu_827_p17              | -   |        | sub_ln86_2   | sub | fabric | 0       |
|    tmp_5_fu_874_p17              | -   |        | sub_ln86_3   | sub | fabric | 0       |
|    tmp_6_fu_921_p17              | -   |        | sub_ln86_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U370     | 4   |        | mul_ln87     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U371     | 4   |        | mul_ln87_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U372     | 4   |        | mul_ln87_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U373     | 4   |        | mul_ln87_3   | mul | auto   | 0       |
|    sub_ln83_3_fu_628_p2          | -   |        | sub_ln83_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U374     | 4   |        | mul_ln87_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U375     | 4   |        | mul_ln87_5   | mul | auto   | 0       |
|    sub_ln83_fu_644_p2            | -   |        | sub_ln83     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U376     | 4   |        | mul_ln87_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U377     | 4   |        | mul_ln87_7   | mul | auto   | 0       |
|    sub_ln83_1_fu_1226_p2         | -   |        | sub_ln83_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U378     | 4   |        | mul_ln87_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U379     | 4   |        | mul_ln87_9   | mul | auto   | 0       |
|    tmp_11_fu_1318_p17            | -   |        | sub_ln83_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U380     | 4   |        | mul_ln87_10  | mul | auto   | 0       |
|    add_ln87_10_fu_1355_p2        | -   |        | add_ln87_10  | add | fabric | 0       |
|    add_ln73_fu_672_p2            | -   |        | add_ln73     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln130_fu_280_p2           | -   |        | add_ln130    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d2.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d2.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d2.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d2.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d2.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d2.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d2.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d2.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d2.cpp:44 in test         |
| unroll          |                                                  | d2.cpp:47 in test         |
| pipeline        | II = 1                                           | d2.cpp:55 in test         |
| unroll          |                                                  | d2.cpp:58 in test         |
| pipeline        | II = 1                                           | d2.cpp:75 in test         |
| unroll          |                                                  | d2.cpp:78 in test         |
| pipeline        | II = 1                                           | d2.cpp:82 in test         |
| unroll          |                                                  | d2.cpp:85 in test         |
+-----------------+--------------------------------------------------+---------------------------+


