Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 15:38:12 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_126/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 2610        0.006        0.000                      0                 2610        2.080        0.000                       0                  2611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.355}        4.710           212.314         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 2610        0.006        0.000                      0                 2610        2.080        0.000                       0                  2611  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 genblk1[160].reg_in/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.710ns  (vclock rise@4.710ns - vclock rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.962ns (42.049%)  route 2.704ns (57.951%))
  Logic Levels:           20  (CARRY8=11 LUT2=9)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.670 - 4.710 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.265ns (routing 0.171ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.155ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2610, routed)        1.265     2.226    genblk1[160].reg_in/CLK
    SLICE_X123Y480       FDRE                                         r  genblk1[160].reg_in/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y480       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.305 r  genblk1[160].reg_in/reg_out_reg[6]/Q
                         net (fo=4, routed)           0.150     2.455    genblk1[160].reg_in/Q[6]
    SLICE_X123Y480       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.578 r  genblk1[160].reg_in/reg_out[7]_i_855/O
                         net (fo=1, routed)           0.016     2.594    conv/mul71/reg_out_reg[7]_i_233[4]
    SLICE_X123Y480       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.711 r  conv/mul71/reg_out_reg[7]_i_494/CO[7]
                         net (fo=1, routed)           0.026     2.737    conv/mul71/reg_out_reg[7]_i_494_n_0
    SLICE_X123Y481       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.793 r  conv/mul71/reg_out_reg[23]_i_968/O[0]
                         net (fo=4, routed)           0.401     3.194    conv/mul71/out0[8]
    SLICE_X121Y481       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     3.294 r  conv/mul71/reg_out[23]_i_972/O
                         net (fo=1, routed)           0.013     3.307    conv/add000158/reg_out[23]_i_732_1[0]
    SLICE_X121Y481       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.403 r  conv/add000158/reg_out_reg[23]_i_724/O[1]
                         net (fo=2, routed)           0.413     3.816    conv/add000158/reg_out_reg[23]_i_724_n_14
    SLICE_X122Y480       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.852 r  conv/add000158/reg_out[23]_i_731/O
                         net (fo=1, routed)           0.009     3.861    conv/add000158/reg_out[23]_i_731_n_0
    SLICE_X122Y480       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.975 r  conv/add000158/reg_out_reg[23]_i_467/O[2]
                         net (fo=1, routed)           0.201     4.176    conv/add000158/reg_out_reg[23]_i_467_n_13
    SLICE_X122Y474       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.299 r  conv/add000158/reg_out[23]_i_278/O
                         net (fo=1, routed)           0.010     4.309    conv/add000158/reg_out[23]_i_278_n_0
    SLICE_X122Y474       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     4.505 r  conv/add000158/reg_out_reg[23]_i_162/O[5]
                         net (fo=2, routed)           0.280     4.785    conv/add000158/reg_out_reg[23]_i_162_n_10
    SLICE_X124Y474       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.835 r  conv/add000158/reg_out[15]_i_111/O
                         net (fo=1, routed)           0.008     4.843    conv/add000158/reg_out[15]_i_111_n_0
    SLICE_X124Y474       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.958 r  conv/add000158/reg_out_reg[15]_i_75/CO[7]
                         net (fo=1, routed)           0.026     4.984    conv/add000158/reg_out_reg[15]_i_75_n_0
    SLICE_X124Y475       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.060 r  conv/add000158/reg_out_reg[23]_i_99/O[1]
                         net (fo=2, routed)           0.264     5.324    conv/add000158/reg_out_reg[23]_i_99_n_14
    SLICE_X126Y475       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.360 r  conv/add000158/reg_out[23]_i_102/O
                         net (fo=1, routed)           0.009     5.369    conv/add000158/reg_out[23]_i_102_n_0
    SLICE_X126Y475       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     5.483 r  conv/add000158/reg_out_reg[23]_i_57/O[2]
                         net (fo=2, routed)           0.340     5.823    conv/add000158/reg_out_reg[23]_i_57_n_13
    SLICE_X127Y469       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.860 r  conv/add000158/reg_out[23]_i_60/O
                         net (fo=1, routed)           0.021     5.881    conv/add000158/reg_out[23]_i_60_n_0
    SLICE_X127Y469       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[5])
                                                      0.162     6.043 r  conv/add000158/reg_out_reg[23]_i_27/CO[5]
                         net (fo=1, routed)           0.232     6.275    conv/add000158/reg_out_reg[23]_i_27_n_2
    SLICE_X126Y471       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     6.364 r  conv/add000158/reg_out[23]_i_12/O
                         net (fo=1, routed)           0.011     6.375    conv/add000158/reg_out[23]_i_12_n_0
    SLICE_X126Y471       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     6.429 r  conv/add000158/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.226     6.655    conv/add000159/tmp07[0]_1[21]
    SLICE_X125Y473       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.706 r  conv/add000159/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.022     6.728    conv/add000159/reg_out[23]_i_5_n_0
    SLICE_X125Y473       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     6.866 r  conv/add000159/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.892    reg_out/D[23]
    SLICE_X125Y473       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.710     4.710 r  
    AR14                                              0.000     4.710 r  clk (IN)
                         net (fo=0)                   0.000     4.710    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.069 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.069    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.069 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.356    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.380 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2610, routed)        1.290     6.670    reg_out/CLK
    SLICE_X125Y473       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.307     6.977    
                         clock uncertainty           -0.035     6.942    
    SLICE_X125Y473       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.967    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[290].z_reg[290][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Destination:            genblk1[290].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      1.094ns (routing 0.155ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.171ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2610, routed)        1.094     1.764    demux/CLK
    SLICE_X132Y460       FDRE                                         r  demux/genblk1[290].z_reg[290][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y460       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.824 r  demux/genblk1[290].z_reg[290][6]/Q
                         net (fo=1, routed)           0.069     1.893    genblk1[290].reg_in/D[6]
    SLICE_X132Y461       FDRE                                         r  genblk1[290].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2610, routed)        1.280     2.241    genblk1[290].reg_in/CLK
    SLICE_X132Y461       FDRE                                         r  genblk1[290].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.416     1.825    
    SLICE_X132Y461       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.887    genblk1[290].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.355 }
Period(ns):         4.710
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.710       3.420      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.355       2.080      SLICE_X130Y493  demux/sel_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.355       2.080      SLICE_X135Y469  demux/genblk1[213].z_reg[213][4]/C



