=====
SETUP
22.010
22.325
44.335
uvga/rowDMAState_0_s1
2.716
3.220
uvga/charBufferWrEn_s4
5.219
6.354
uvga/charBufferWrEn_s2
6.378
7.513
uvga/charBufferWrEn_s5
8.989
9.678
uvga/n1194_s0
12.214
13.423
uvga/ucharBuffer/sp_inst_1
22.325
=====
SETUP
23.064
21.270
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charROMRdEn_s6
5.250
6.385
uvga/charROMRdEn_s5
8.020
8.924
uvga/n1195_s3
10.195
10.883
uvga/n1195_s1
10.889
12.024
uvga/n1195_s0
12.030
12.935
uvga/ucharBuffer/sp_inst_1
21.270
=====
SETUP
23.291
21.044
44.335
uvga/rowDMAState_0_s1
2.716
3.220
uvga/charBufferWrEn_s4
5.219
6.354
uvga/charBufferWrEn_s2
6.378
7.513
uvga/charBufferWrEn_s5
8.989
9.678
uvga/n1194_s0
12.214
13.423
uvga/ucharBuffer/sp_inst_0
21.044
=====
SETUP
24.659
19.675
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n914_s2
16.081
17.210
uvga/scrollRow_4_s0
19.675
=====
SETUP
24.770
19.564
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/n150_s
6.085
6.690
uvga/n149_s
6.690
6.753
uvga/n148_s
6.753
6.815
uvga/n147_s
6.815
6.878
uvga/n146_s
6.878
6.941
uvga/n145_s
6.941
7.003
uvga/n144_s
7.003
7.623
uvga/n234_s5
9.597
10.806
uvga/n1184_s1
13.671
14.880
uvga/n1184_s0
15.764
16.900
uvga/ucharBuffer/sp_inst_1
19.564
=====
SETUP
24.849
19.485
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charROMRdEn_s6
5.250
6.385
uvga/charROMRdEn_s5
8.020
8.924
uvga/n1195_s3
10.195
10.883
uvga/n1195_s1
10.889
12.024
uvga/n1195_s0
12.030
12.935
uvga/ucharBuffer/sp_inst_0
19.485
=====
SETUP
24.877
19.065
43.942
uvga/inputCmdMemWrData_0_s0
2.716
3.220
uvga/n235_s1
5.418
6.554
uvga/inputCmdScrollUp_s2
7.462
8.366
uvga/n858_s11
10.362
11.497
uvga/nextRowDMAState_1_s38
13.311
14.215
uvga/nextRowDMARdCol_2_s33
16.360
17.264
uvga/nextRowDMARdCol_2_s32
18.161
19.065
uvga/rowDMARdCol_2_s1
19.065
=====
SETUP
25.432
18.903
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n914_s2
16.081
17.210
uvga/scrollRow_0_s0
18.903
=====
SETUP
25.432
18.903
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n914_s2
16.081
17.210
uvga/scrollRow_1_s0
18.903
=====
SETUP
25.432
18.903
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n914_s2
16.081
17.210
uvga/scrollRow_2_s0
18.903
=====
SETUP
25.457
18.878
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n1646_s0
16.081
17.248
uvga/currentCursorCol_3_s0
18.878
=====
SETUP
25.457
18.878
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n1646_s0
16.081
17.248
uvga/currentCursorCol_4_s0
18.878
=====
SETUP
25.457
18.878
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n1646_s0
16.081
17.248
uvga/currentCursorCol_6_s0
18.878
=====
SETUP
25.547
18.396
43.942
uvga/inputCmdMemWrData_0_s0
2.716
3.220
uvga/n235_s1
5.418
6.554
uvga/inputCmdScrollUp_s2
7.462
8.366
uvga/n858_s11
10.362
11.497
uvga/nextRowDMAState_1_s38
13.311
14.215
uvga/nextRowDMARdCol_2_s33
16.360
17.242
uvga/nextRowDMARdCol_1_s32
17.707
18.396
uvga/rowDMARdCol_1_s1
18.396
=====
SETUP
25.611
18.724
44.335
uvga/inputCmdMemWrData_0_s0
2.716
3.220
uvga/n235_s1
5.418
6.554
uvga/inputCmdScrollUp_s2
7.462
8.366
uvga/n858_s11
10.362
11.497
uvga/rowDMAState_0_s5
13.311
14.215
uvga/rowDMAState_0_s3
15.118
16.022
uvga/rowDMAState_2_s4
16.572
17.454
uvga/rowDMAState_2_s1
18.724
=====
SETUP
25.730
18.213
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.200
6.349
uvga/currentScrolledRow_1_s
6.349
6.969
uvga/n211_s0
7.883
9.032
uvga/n212_s0
9.032
9.095
uvga/n213_s0
9.095
9.158
uvga/n214_s0
9.158
9.220
uvga/ucharbufinit/n248_s4
10.748
11.956
uvga/ucharbufinit/n248_s2
13.555
14.684
uvga/ucharbufinit/n146_s4
15.153
16.057
uvga/ucharbufinit/n155_s0
17.004
18.213
uvga/ucharbufinit/initCursorCol_2_s1
18.213
=====
SETUP
25.788
18.154
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.200
6.349
uvga/currentScrolledRow_1_s
6.349
6.969
uvga/n211_s0
7.883
9.032
uvga/n212_s0
9.032
9.095
uvga/n213_s0
9.095
9.158
uvga/n214_s0
9.158
9.220
uvga/ucharbufinit/n248_s4
10.748
11.956
uvga/ucharbufinit/n248_s2
13.555
14.684
uvga/ucharbufinit/n146_s4
15.153
16.057
uvga/ucharbufinit/n150_s1
17.019
18.154
uvga/ucharbufinit/initCursorRow_0_s1
18.154
=====
SETUP
25.788
18.154
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.200
6.349
uvga/currentScrolledRow_1_s
6.349
6.969
uvga/n211_s0
7.883
9.032
uvga/n212_s0
9.032
9.095
uvga/n213_s0
9.095
9.158
uvga/n214_s0
9.158
9.220
uvga/ucharbufinit/n248_s4
10.748
11.956
uvga/ucharbufinit/n248_s2
13.555
14.684
uvga/ucharbufinit/n146_s4
15.153
16.057
uvga/ucharbufinit/n148_s0
17.019
18.154
uvga/ucharbufinit/initCursorRow_2_s1
18.154
=====
SETUP
25.788
18.154
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.200
6.349
uvga/currentScrolledRow_1_s
6.349
6.969
uvga/n211_s0
7.883
9.032
uvga/n212_s0
9.032
9.095
uvga/n213_s0
9.095
9.158
uvga/n214_s0
9.158
9.220
uvga/ucharbufinit/n248_s4
10.748
11.956
uvga/ucharbufinit/n248_s2
13.555
14.684
uvga/ucharbufinit/n146_s4
15.153
16.057
uvga/ucharbufinit/n147_s0
17.019
18.154
uvga/ucharbufinit/initCursorRow_3_s1
18.154
=====
SETUP
25.825
18.509
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.200
6.349
uvga/currentScrolledRow_1_s
6.349
6.969
uvga/n211_s0
7.883
9.032
uvga/n212_s0
9.032
9.095
uvga/n213_s0
9.095
9.158
uvga/n214_s0
9.158
9.220
uvga/ucharbufinit/n248_s4
10.748
11.956
uvga/ucharbufinit/n248_s2
13.555
14.684
uvga/ucharbufinit/n146_s4
15.153
16.035
uvga/ucharbufinit/initCursorRow_3_s3
16.513
17.642
uvga/ucharbufinit/initCursorRow_1_s1
18.509
=====
SETUP
25.851
18.483
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n914_s2
16.081
17.210
uvga/scrollRow_3_s0
18.483
=====
SETUP
25.861
18.473
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n1646_s0
16.081
17.248
uvga/currentCursorCol_2_s0
18.473
=====
SETUP
25.861
18.473
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n1646_s0
16.081
17.248
uvga/currentCursorCol_5_s0
18.473
=====
SETUP
25.866
18.468
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n1646_s0
16.081
17.248
uvga/currentCursorCol_0_s0
18.468
=====
SETUP
25.866
18.468
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/n1190_s4
5.083
6.292
uvga/n1188_s4
8.272
9.481
uvga/n1188_s3
9.487
10.176
uvga/n234_s6
11.625
12.753
uvga/n1646_s1
13.216
14.120
uvga/n914_s2
16.081
17.210
uvga/currentCursorRow_0_s0
18.468
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_7_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_6_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_4_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.778
3.429
2.650
uvga/uhvsync/counterX_0_s0
2.650
3.017
uvga/uhvsync/n25_s2
3.019
3.429
uvga/uhvsync/counterX_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initCursorRow_2_s1
2.650
3.017
uvga/ucharbufinit/n148_s0
3.019
3.429
uvga/ucharbufinit/initCursorRow_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_6_s0
2.650
3.017
uvga/ucharbufinit/n158_s4
3.019
3.429
uvga/ucharbufinit/initData_6_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_0_s1
2.650
3.017
uvga/uheartbeat/n15_s3
3.019
3.429
uvga/uheartbeat/heartbeatCounter_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n548_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/ArbFifo/cnt_2_s1
2.650
3.017
uarb/ArbFifo/cnt_c_2_s13
3.019
3.429
uarb/ArbFifo/cnt_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_3_s1
2.650
3.017
uarb/dfifo1/n35_s3
3.019
3.429
uarb/dfifo1/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_3_s1
2.650
3.017
uuart0/n227_s2
3.019
3.429
uuart0/rxClockDividerReg_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_6_s1
2.650
3.017
uuart0/n224_s2
3.019
3.429
uuart0/rxClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_18_s1
2.650
3.017
uuart0/n212_s2
3.019
3.429
uuart0/rxClockDividerReg_18_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_9_s1
2.650
3.017
uuart0/n475_s3
3.019
3.429
uuart0/txClockDividerReg_9_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_10_s1
2.650
3.017
uuart0/n474_s2
3.019
3.429
uuart0/txClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_12_s1
2.650
3.017
uuart0/n472_s1
3.019
3.429
uuart0/txClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_16_s1
2.650
3.017
uuart0/n468_s1
3.019
3.429
uuart0/txClockDividerReg_16_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_17_s1
2.650
3.017
uuart0/n467_s1
3.019
3.429
uuart0/txClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_18_s1
2.650
3.017
uuart0/n466_s1
3.019
3.429
uuart0/txClockDividerReg_18_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/kbdfifo/cnt_2_s1
2.650
3.017
ukbd/kbdfifo/cnt_c_2_s13
3.019
3.429
ukbd/kbdfifo/cnt_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/shiftState_s2
2.650
3.017
ukbd/nextShiftState_s3
3.019
3.429
ukbd/shiftState_s2
3.429
=====
HOLD
0.780
3.430
2.650
uvga/uhvsync/counterY_0_s0
2.650
3.017
uvga/uhvsync/n68_s2
3.021
3.430
uvga/uhvsync/counterY_0_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initCursorRow_0_s1
2.650
3.017
uvga/ucharbufinit/n150_s1
3.021
3.430
uvga/ucharbufinit/initCursorRow_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initCursorRow_1_s1
2.650
3.017
uvga/ucharbufinit/n149_s0
3.021
3.430
uvga/ucharbufinit/initCursorRow_1_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_1_s0
2.650
3.017
uvga/ucharbufinit/n163_s3
3.021
3.430
uvga/ucharbufinit/initData_1_s0
3.430
