
module counter_2bit(clk, rst, x, state);

input clk, rst;
input x;
reg x_reg, x_trig;
output reg [1:0] state;

always @(negedge  rst or posedge clk) begin
    if(!rst) begin
        {x_reg, x_trig} <= 2'b00;
    end
    else begin
        x_trig <= x; 
    end
end

always @(negedge rst or posedge clk) begin
    if(!rst) state <= 2'b00;
    else begin
        case(state)
            2'b00 : state <= x_trig ? 2'b01 : 2'b00;
            2'b01 : state <= x_trig ? 2'b10 : 2'b01;
            2'b10 : state <= x_trig ? 2'b11 : 2'b10;
            2'b11 : state <= x_trig ? 2'b00 : 2'b11;
        endcase
   end
end         
endmodule
