

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Sun May 19 04:58:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.347 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_162 = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %p_read"   --->   Operation 3 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V = trunc i256 %p_read_162"   --->   Operation 4 'trunc' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V"   --->   Operation 5 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i256 %p_read_162"   --->   Operation 6 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %trunc_ln1273, i1 0"   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i17 %shl_ln"   --->   Operation 8 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.79ns)   --->   "%r_V = sub i18 0, i18 %sext_ln1273_66"   --->   Operation 9 'sub' 'r_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult_V = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V, i32 5, i32 17"   --->   Operation 10 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.94ns)   --->   "%r_V_613 = mul i21 %sext_ln1270, i21 11"   --->   Operation 11 'mul' 'r_V_613' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_613, i32 5, i32 20"   --->   Operation 12 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1270, i21 2097130"   --->   Operation 13 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 14 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_162, i32 5, i32 15"   --->   Operation 15 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i11 %mult_V_288" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 16 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.94ns)   --->   "%r_V_622 = mul i21 %sext_ln1270, i21 2097139"   --->   Operation 17 'mul' 'r_V_622' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_622, i32 5, i32 20"   --->   Operation 18 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 16, i32 31"   --->   Operation 19 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i16 %a_V_1"   --->   Operation 20 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 16, i32 31"   --->   Operation 21 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i13 @_ssdm_op_PartSelect.i13.i256.i32.i32, i256 %p_read_162, i32 19, i32 31"   --->   Operation 22 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_162, i32 21, i32 31"   --->   Operation 23 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln17_93 = sext i11 %mult_V_294" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 24 'sext' 'sext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln17_94 = sext i11 %mult_V_294" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 25 'sext' 'sext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mult_V_298 = partselect i12 @_ssdm_op_PartSelect.i12.i256.i32.i32, i256 %p_read_162, i32 20, i32 31"   --->   Operation 26 'partselect' 'mult_V_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln17_95 = sext i12 %mult_V_298" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 27 'sext' 'sext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.94ns)   --->   "%mul_ln1270_5 = mul i21 %sext_ln1270_22, i21 25"   --->   Operation 28 'mul' 'mul_ln1270_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_5, i32 5, i32 20"   --->   Operation 29 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 32, i32 47"   --->   Operation 30 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i16 %a_V_2"   --->   Operation 31 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 32, i32 47"   --->   Operation 32 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.94ns)   --->   "%r_V_636 = mul i21 %sext_ln1270_23, i21 2097141"   --->   Operation 33 'mul' 'r_V_636' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_636, i32 5, i32 20"   --->   Operation 34 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_308 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 34, i32 47"   --->   Operation 35 'partselect' 'mult_V_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln818_33 = sext i14 %mult_V_308"   --->   Operation 36 'sext' 'sext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.94ns)   --->   "%mul_ln1270_6 = mul i21 %sext_ln1270_23, i21 21"   --->   Operation 37 'mul' 'mul_ln1270_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mult_V_314 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_6, i32 5, i32 20"   --->   Operation 38 'partselect' 'mult_V_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 48, i32 63"   --->   Operation 39 'partselect' 'a_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i16 %a_V_3"   --->   Operation 40 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 48, i32 63"   --->   Operation 41 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %p_read_162, i32 49, i32 63"   --->   Operation 42 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln818_38 = sext i15 %mult_V_319"   --->   Operation 43 'sext' 'sext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.94ns)   --->   "%r_V_647 = mul i21 %sext_ln1273_86, i21 2097139"   --->   Operation 44 'mul' 'r_V_647' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mult_V_321 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_647, i32 5, i32 20"   --->   Operation 45 'partselect' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_115, i1 0"   --->   Operation 46 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i17 %shl_ln1273_228"   --->   Operation 47 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%r_V_648 = sub i18 0, i18 %sext_ln1273_91"   --->   Operation 48 'sub' 'r_V_648' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_648, i32 5, i32 17"   --->   Operation 49 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln17_98 = sext i13 %mult_V_322" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 50 'sext' 'sext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.94ns)   --->   "%mul_ln1270_7 = mul i21 %sext_ln1273_86, i21 2097127"   --->   Operation 51 'mul' 'mul_ln1270_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_7, i32 5, i32 20"   --->   Operation 52 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.94ns)   --->   "%mul_ln1270_8 = mul i21 %sext_ln1273_86, i21 2097129"   --->   Operation 53 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_8, i32 5, i32 20"   --->   Operation 54 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_162, i32 53, i32 63"   --->   Operation 55 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln17_99 = sext i11 %mult_V_327" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 56 'sext' 'sext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%r_V_657 = mul i21 %sext_ln1273_86, i21 2097141"   --->   Operation 57 'mul' 'r_V_657' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mult_V_334 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_657, i32 5, i32 20"   --->   Operation 58 'partselect' 'mult_V_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.94ns)   --->   "%mul_ln1270_9 = mul i21 %sext_ln1273_86, i21 25"   --->   Operation 59 'mul' 'mul_ln1270_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_9, i32 5, i32 20"   --->   Operation 60 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%a_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 64, i32 79"   --->   Operation 61 'partselect' 'a_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i16 %a_V_4"   --->   Operation 62 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.94ns)   --->   "%mul_ln1270_10 = mul i21 %sext_ln1273_94, i21 25"   --->   Operation 63 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_10, i32 5, i32 20"   --->   Operation 64 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.94ns)   --->   "%r_V_660 = mul i21 %sext_ln1273_94, i21 11"   --->   Operation 65 'mul' 'r_V_660' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_339 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_660, i32 5, i32 20"   --->   Operation 66 'partselect' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln1270_11 = mul i21 %sext_ln1273_94, i21 21"   --->   Operation 67 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_340 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_11, i32 5, i32 20"   --->   Operation 68 'partselect' 'mult_V_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 64, i32 79"   --->   Operation 69 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_343 = partselect i13 @_ssdm_op_PartSelect.i13.i256.i32.i32, i256 %p_read_162, i32 67, i32 79"   --->   Operation 70 'partselect' 'mult_V_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_116, i2 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i18 %shl_ln1273_233"   --->   Operation 72 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%r_V_664 = sub i19 0, i19 %sext_ln1273_99"   --->   Operation 73 'sub' 'r_V_664' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_345 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_664, i32 5, i32 18"   --->   Operation 74 'partselect' 'mult_V_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln17_101 = sext i14 %mult_V_345" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 75 'sext' 'sext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%r_V_666 = mul i21 %sext_ln1273_94, i21 13"   --->   Operation 76 'mul' 'r_V_666' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_347 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_666, i32 5, i32 20"   --->   Operation 77 'partselect' 'mult_V_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i12 @_ssdm_op_PartSelect.i12.i256.i32.i32, i256 %p_read_162, i32 68, i32 79"   --->   Operation 78 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln17_102 = sext i12 %mult_V_348" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 79 'sext' 'sext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%r_V_667 = mul i21 %sext_ln1273_94, i21 2097139"   --->   Operation 80 'mul' 'r_V_667' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V_349 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_667, i32 5, i32 20"   --->   Operation 81 'partselect' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 66, i32 79"   --->   Operation 82 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%a_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 80, i32 95"   --->   Operation 83 'partselect' 'a_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i16 %a_V_5"   --->   Operation 84 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i16 %a_V_5"   --->   Operation 85 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 80, i32 95"   --->   Operation 86 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_117, i3 0"   --->   Operation 87 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i19 %shl_ln1273_234"   --->   Operation 88 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_117, i1 0"   --->   Operation 89 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i17 %shl_ln1273_235"   --->   Operation 90 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i17 %shl_ln1273_235"   --->   Operation 91 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i17 %shl_ln1273_235"   --->   Operation 92 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.80ns)   --->   "%r_V_672 = sub i20 %sext_ln1273_105, i20 %sext_ln1273_108"   --->   Operation 93 'sub' 'r_V_672' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_355 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_672, i32 5, i32 19"   --->   Operation 94 'partselect' 'mult_V_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln818_46 = sext i15 %mult_V_355"   --->   Operation 95 'sext' 'sext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_356 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 82, i32 95"   --->   Operation 96 'partselect' 'mult_V_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_117, i2 0"   --->   Operation 97 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i18 %shl_ln1273_236"   --->   Operation 98 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i18 %shl_ln1273_236"   --->   Operation 99 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.79ns)   --->   "%r_V_673 = sub i19 %sext_ln1273_110, i19 %sext_ln1273_104"   --->   Operation 100 'sub' 'r_V_673' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_673, i32 5, i32 18"   --->   Operation 101 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.94ns)   --->   "%r_V_674 = mul i21 %sext_ln1273_102, i21 13"   --->   Operation 102 'mul' 'r_V_674' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_674, i32 5, i32 20"   --->   Operation 103 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_117, i4 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i20 %shl_ln1273_237"   --->   Operation 105 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_369 = sub i21 0, i21 %sext_ln1273_111"   --->   Operation 106 'sub' 'sub_ln1273_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_675 = sub i21 %sub_ln1273_369, i21 %sext_ln1273_107"   --->   Operation 107 'sub' 'r_V_675' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_359 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_675, i32 5, i32 20"   --->   Operation 108 'partselect' 'mult_V_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.80ns)   --->   "%r_V_676 = sub i21 %sext_ln1273_107, i21 %sext_ln1273_111"   --->   Operation 109 'sub' 'r_V_676' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_676, i32 5, i32 20"   --->   Operation 110 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.80ns)   --->   "%r_V_677 = sub i20 %sext_ln1273_108, i20 %sext_ln1273_105"   --->   Operation 111 'sub' 'r_V_677' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_361 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_677, i32 5, i32 19"   --->   Operation 112 'partselect' 'mult_V_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln818_49 = sext i15 %mult_V_361"   --->   Operation 113 'sext' 'sext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.80ns)   --->   "%r_V_678 = sub i21 %sext_ln1273_102, i21 %sext_ln1273_111"   --->   Operation 114 'sub' 'r_V_678' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_362 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_678, i32 5, i32 20"   --->   Operation 115 'partselect' 'mult_V_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.79ns)   --->   "%r_V_679 = sub i19 %sext_ln1273_104, i19 %sext_ln1273_110"   --->   Operation 116 'sub' 'r_V_679' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_363 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_679, i32 5, i32 18"   --->   Operation 117 'partselect' 'mult_V_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln818_50 = sext i14 %mult_V_363"   --->   Operation 118 'sext' 'sext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i12 @_ssdm_op_PartSelect.i12.i256.i32.i32, i256 %p_read_162, i32 84, i32 95"   --->   Operation 119 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln17_105 = sext i12 %mult_V_364" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 120 'sext' 'sext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.80ns)   --->   "%r_V_680 = sub i21 %sext_ln1273_109, i21 %sext_ln1273_111"   --->   Operation 121 'sub' 'r_V_680' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mult_V_365 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_680, i32 5, i32 20"   --->   Operation 122 'partselect' 'mult_V_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.80ns)   --->   "%r_V_681 = sub i20 0, i20 %sext_ln1273_105"   --->   Operation 123 'sub' 'r_V_681' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_681, i32 5, i32 19"   --->   Operation 124 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.79ns)   --->   "%r_V_682 = sub i18 0, i18 %sext_ln1273_106"   --->   Operation 125 'sub' 'r_V_682' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_682, i32 5, i32 17"   --->   Operation 126 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln17_106 = sext i13 %mult_V_367" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 127 'sext' 'sext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%a_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 96, i32 111"   --->   Operation 128 'partselect' 'a_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mult_V_368 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_162, i32 101, i32 111"   --->   Operation 129 'partselect' 'mult_V_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i16 %a_V_6"   --->   Operation 130 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 96, i32 111"   --->   Operation 131 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_370 = partselect i13 @_ssdm_op_PartSelect.i13.i256.i32.i32, i256 %p_read_162, i32 99, i32 111"   --->   Operation 132 'partselect' 'mult_V_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln17_108 = sext i13 %mult_V_370" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 133 'sext' 'sext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.78ns)   --->   "%r_V_686 = sub i17 0, i17 %sext_ln1273_113"   --->   Operation 134 'sub' 'r_V_686' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_373 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_686, i32 5, i32 16"   --->   Operation 135 'partselect' 'mult_V_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln17_109 = sext i12 %mult_V_373" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 136 'sext' 'sext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%a_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 112, i32 127"   --->   Operation 137 'partselect' 'a_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i16 %a_V_7"   --->   Operation 138 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i16 %a_V_7"   --->   Operation 139 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i16 %a_V_7"   --->   Operation 140 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.94ns)   --->   "%r_V_688 = mul i21 %sext_ln1270_24, i21 2097141"   --->   Operation 141 'mul' 'r_V_688' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_375 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_688, i32 5, i32 20"   --->   Operation 142 'partselect' 'mult_V_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 112, i32 127"   --->   Operation 143 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1273_240 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_119, i3 0"   --->   Operation 144 'bitconcatenate' 'shl_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i19 %shl_ln1273_240"   --->   Operation 145 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.80ns)   --->   "%r_V_689 = sub i20 %sext_ln1273_119, i20 %sext_ln1273_117"   --->   Operation 146 'sub' 'r_V_689' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_376 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_689, i32 5, i32 19"   --->   Operation 147 'partselect' 'mult_V_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1273_241 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_119, i2 0"   --->   Operation 148 'bitconcatenate' 'shl_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i18 %shl_ln1273_241"   --->   Operation 149 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_380 = sub i19 0, i19 %sext_ln1273_120"   --->   Operation 150 'sub' 'sub_ln1273_380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 151 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_690 = sub i19 %sub_ln1273_380, i19 %sext_ln1273_118"   --->   Operation 151 'sub' 'r_V_690' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_377 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_690, i32 5, i32 18"   --->   Operation 152 'partselect' 'mult_V_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln17_110 = sext i14 %mult_V_377" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 153 'sext' 'sext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln1273_242 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_119, i1 0"   --->   Operation 154 'bitconcatenate' 'shl_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i17 %shl_ln1273_242"   --->   Operation 155 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i17 %shl_ln1273_242"   --->   Operation 156 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.79ns)   --->   "%r_V_691 = sub i18 0, i18 %sext_ln1273_122"   --->   Operation 157 'sub' 'r_V_691' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mult_V_378 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_691, i32 5, i32 17"   --->   Operation 158 'partselect' 'mult_V_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.94ns)   --->   "%mul_ln1270_12 = mul i21 %sext_ln1270_24, i21 2097133"   --->   Operation 159 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_379 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_12, i32 5, i32 20"   --->   Operation 160 'partselect' 'mult_V_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.80ns)   --->   "%r_V_692 = add i20 %sext_ln1273_119, i20 %sext_ln1273_121"   --->   Operation 161 'add' 'r_V_692' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mult_V_380 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_692, i32 5, i32 19"   --->   Operation 162 'partselect' 'mult_V_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln818_57 = sext i15 %mult_V_380"   --->   Operation 163 'sext' 'sext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.80ns)   --->   "%r_V_694 = sub i20 0, i20 %sext_ln1273_119"   --->   Operation 164 'sub' 'r_V_694' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.80ns)   --->   "%r_V_693 = sub i20 %r_V_694, i20 %sext_ln1273_117"   --->   Operation 165 'sub' 'r_V_693' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_381 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_693, i32 5, i32 19"   --->   Operation 166 'partselect' 'mult_V_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_382 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_162, i32 117, i32 127"   --->   Operation 167 'partselect' 'mult_V_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln17_112 = sext i11 %mult_V_382" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 168 'sext' 'sext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mult_V_383 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_694, i32 5, i32 19"   --->   Operation 169 'partselect' 'mult_V_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%a_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 128, i32 143"   --->   Operation 170 'partselect' 'a_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i16 %a_V_8"   --->   Operation 171 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i16 %a_V_8"   --->   Operation 172 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i16 %a_V_8"   --->   Operation 173 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 128, i32 143"   --->   Operation 174 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1273_243 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_120, i2 0"   --->   Operation 175 'bitconcatenate' 'shl_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i18 %shl_ln1273_243"   --->   Operation 176 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.79ns)   --->   "%r_V_695 = sub i19 0, i19 %sext_ln1273_128"   --->   Operation 177 'sub' 'r_V_695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_695, i32 5, i32 18"   --->   Operation 178 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns)   --->   "%r_V_696 = sub i17 0, i17 %sext_ln1273_126"   --->   Operation 179 'sub' 'r_V_696' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_385 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_696, i32 5, i32 16"   --->   Operation 180 'partselect' 'mult_V_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln1273_244 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_120, i3 0"   --->   Operation 181 'bitconcatenate' 'shl_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i19 %shl_ln1273_244"   --->   Operation 182 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.80ns)   --->   "%r_V_697 = sub i20 %sext_ln1273_124, i20 %sext_ln1273_129"   --->   Operation 183 'sub' 'r_V_697' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_386 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_697, i32 5, i32 19"   --->   Operation 184 'partselect' 'mult_V_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%mult_V_387 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_162, i32 133, i32 143"   --->   Operation 185 'partselect' 'mult_V_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln17_116 = sext i11 %mult_V_387" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 186 'sext' 'sext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.79ns)   --->   "%r_V_698 = add i19 %sext_ln1273_128, i19 %sext_ln1273_125"   --->   Operation 187 'add' 'r_V_698' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%mult_V_388 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_698, i32 5, i32 18"   --->   Operation 188 'partselect' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln17_117 = sext i14 %mult_V_388" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 189 'sext' 'sext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.79ns)   --->   "%r_V_699 = sub i19 %sext_ln1273_125, i19 %sext_ln1273_128"   --->   Operation 190 'sub' 'r_V_699' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%mult_V_389 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_699, i32 5, i32 18"   --->   Operation 191 'partselect' 'mult_V_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln17_118 = sext i14 %mult_V_389" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 192 'sext' 'sext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mult_V_390 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 130, i32 143"   --->   Operation 193 'partselect' 'mult_V_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln17_119 = sext i14 %mult_V_390" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 194 'sext' 'sext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%a_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 144, i32 159"   --->   Operation 195 'partselect' 'a_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i16 %a_V_9"   --->   Operation 196 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i16 %a_V_9"   --->   Operation 197 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i16 %a_V_9"   --->   Operation 198 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 144, i32 159"   --->   Operation 199 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1273_245 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_121, i3 0"   --->   Operation 200 'bitconcatenate' 'shl_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i19 %shl_ln1273_245"   --->   Operation 201 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.80ns)   --->   "%r_V_700 = sub i20 %sext_ln1273_131, i20 %sext_ln1273_133"   --->   Operation 202 'sub' 'r_V_700' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_391 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_700, i32 5, i32 19"   --->   Operation 203 'partselect' 'mult_V_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.80ns)   --->   "%r_V_701 = sub i20 0, i20 %sext_ln1273_133"   --->   Operation 204 'sub' 'r_V_701' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_392 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_701, i32 5, i32 19"   --->   Operation 205 'partselect' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i15 %mult_V_392"   --->   Operation 206 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_393 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 146, i32 159"   --->   Operation 207 'partselect' 'mult_V_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1273_246 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_121, i2 0"   --->   Operation 208 'bitconcatenate' 'shl_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i18 %shl_ln1273_246"   --->   Operation 209 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_388 = sub i19 0, i19 %sext_ln1273_134"   --->   Operation 210 'sub' 'sub_ln1273_388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 211 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_702 = sub i19 %sub_ln1273_388, i19 %sext_ln1273_132"   --->   Operation 211 'sub' 'r_V_702' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mult_V_394 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_702, i32 5, i32 18"   --->   Operation 212 'partselect' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln17_120 = sext i14 %mult_V_394" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 213 'sext' 'sext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln1273_247 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_121, i4 0"   --->   Operation 214 'bitconcatenate' 'shl_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i20 %shl_ln1273_247"   --->   Operation 215 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.80ns)   --->   "%r_V_703 = add i21 %sext_ln1273_135, i21 %sext_ln1273_130"   --->   Operation 216 'add' 'r_V_703' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%mult_V_395 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_703, i32 5, i32 20"   --->   Operation 217 'partselect' 'mult_V_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.94ns)   --->   "%r_V_704 = mul i21 %sext_ln1273_130, i21 2097139"   --->   Operation 218 'mul' 'r_V_704' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_396 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_704, i32 5, i32 20"   --->   Operation 219 'partselect' 'mult_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.79ns)   --->   "%r_V_705 = add i19 %sext_ln1273_134, i19 %sext_ln1273_132"   --->   Operation 220 'add' 'r_V_705' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%mult_V_397 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_705, i32 5, i32 18"   --->   Operation 221 'partselect' 'mult_V_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln17_121 = sext i14 %mult_V_397" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 222 'sext' 'sext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%a_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 160, i32 175"   --->   Operation 223 'partselect' 'a_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i16 %a_V_10"   --->   Operation 224 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 160, i32 175"   --->   Operation 225 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1273_248 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_122, i2 0"   --->   Operation 226 'bitconcatenate' 'shl_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i18 %shl_ln1273_248"   --->   Operation 227 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.79ns)   --->   "%r_V_706 = sub i19 %sext_ln1273_137, i19 %sext_ln1273_136"   --->   Operation 228 'sub' 'r_V_706' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%mult_V_398 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_706, i32 5, i32 18"   --->   Operation 229 'partselect' 'mult_V_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i14 %mult_V_398"   --->   Operation 230 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%a_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 176, i32 191"   --->   Operation 231 'partselect' 'a_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i16 %a_V_11"   --->   Operation 232 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i16 %a_V_11"   --->   Operation 233 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.94ns)   --->   "%r_V_709 = mul i21 %sext_ln1273_143, i21 2097139"   --->   Operation 234 'mul' 'r_V_709' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_709, i32 5, i32 20"   --->   Operation 235 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 176, i32 191"   --->   Operation 236 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (1.94ns)   --->   "%r_V_711 = mul i21 %sext_ln1273_143, i21 11"   --->   Operation 237 'mul' 'r_V_711' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%mult_V_403 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_711, i32 5, i32 20"   --->   Operation 238 'partselect' 'mult_V_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1273_253 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_123, i2 0"   --->   Operation 239 'bitconcatenate' 'shl_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i18 %shl_ln1273_253"   --->   Operation 240 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_394 = sub i19 0, i19 %sext_ln1273_148"   --->   Operation 241 'sub' 'sub_ln1273_394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 242 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_713 = sub i19 %sub_ln1273_394, i19 %sext_ln1273_142"   --->   Operation 242 'sub' 'r_V_713' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%mult_V_405 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_713, i32 5, i32 18"   --->   Operation 243 'partselect' 'mult_V_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_407 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 178, i32 191"   --->   Operation 244 'partselect' 'mult_V_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln17_123 = sext i14 %mult_V_407" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 245 'sext' 'sext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%mult_V_409 = partselect i12 @_ssdm_op_PartSelect.i12.i256.i32.i32, i256 %p_read_162, i32 180, i32 191"   --->   Operation 246 'partselect' 'mult_V_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln17_124 = sext i12 %mult_V_409" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 247 'sext' 'sext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.79ns)   --->   "%r_V_717 = sub i19 %sext_ln1273_142, i19 %sext_ln1273_148"   --->   Operation 248 'sub' 'r_V_717' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%mult_V_411 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_717, i32 5, i32 18"   --->   Operation 249 'partselect' 'mult_V_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln17_125 = sext i14 %mult_V_411" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 250 'sext' 'sext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%a_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 192, i32 207"   --->   Operation 251 'partselect' 'a_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 192, i32 207"   --->   Operation 252 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln1273_256 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_124, i2 0"   --->   Operation 253 'bitconcatenate' 'shl_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i18 %shl_ln1273_256"   --->   Operation 254 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.79ns)   --->   "%r_V_719 = sub i19 0, i19 %sext_ln1273_153"   --->   Operation 255 'sub' 'r_V_719' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V_413 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_719, i32 5, i32 18"   --->   Operation 256 'partselect' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%a_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 208, i32 223"   --->   Operation 257 'partselect' 'a_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln818_74 = sext i16 %a_V_13"   --->   Operation 258 'sext' 'sext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln818_75 = sext i16 %a_V_13"   --->   Operation 259 'sext' 'sext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln818_76 = sext i16 %a_V_13"   --->   Operation 260 'sext' 'sext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%mult_V_419 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 210, i32 223"   --->   Operation 261 'partselect' 'mult_V_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln818_77 = sext i14 %mult_V_419"   --->   Operation 262 'sext' 'sext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 208, i32 223"   --->   Operation 263 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln1273_259 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_125, i2 0"   --->   Operation 264 'bitconcatenate' 'shl_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i18 %shl_ln1273_259"   --->   Operation 265 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.79ns)   --->   "%r_V_728 = sub i19 0, i19 %sext_ln1273_158"   --->   Operation 266 'sub' 'r_V_728' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.80ns)   --->   "%r_V_725 = sub i19 %r_V_728, i19 %sext_ln818_76"   --->   Operation 267 'sub' 'r_V_725' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_725, i32 5, i32 18"   --->   Operation 268 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1273_260 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_125, i3 0"   --->   Operation 269 'bitconcatenate' 'shl_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i19 %shl_ln1273_260"   --->   Operation 270 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1273_261 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_125, i1 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i17 %shl_ln1273_261"   --->   Operation 272 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.80ns)   --->   "%r_V_726 = sub i20 %sext_ln1273_161, i20 %sext_ln1273_160"   --->   Operation 273 'sub' 'r_V_726' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_726, i32 5, i32 19"   --->   Operation 274 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.80ns)   --->   "%r_V_727 = sub i20 %sext_ln818_75, i20 %sext_ln1273_160"   --->   Operation 275 'sub' 'r_V_727' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_422 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_727, i32 5, i32 19"   --->   Operation 276 'partselect' 'mult_V_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%mult_V_423 = partselect i12 @_ssdm_op_PartSelect.i12.i256.i32.i32, i256 %p_read_162, i32 212, i32 223"   --->   Operation 277 'partselect' 'mult_V_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_424 = partselect i13 @_ssdm_op_PartSelect.i13.i256.i32.i32, i256 %p_read_162, i32 211, i32 223"   --->   Operation 278 'partselect' 'mult_V_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_162, i32 213, i32 223"   --->   Operation 279 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln17_130 = sext i11 %mult_V_425" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 280 'sext' 'sext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%mult_V_426 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_728, i32 5, i32 18"   --->   Operation 281 'partselect' 'mult_V_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln17_131 = sext i14 %mult_V_426" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 282 'sext' 'sext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.94ns)   --->   "%r_V_729 = mul i21 %sext_ln818_74, i21 2097141"   --->   Operation 283 'mul' 'r_V_729' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_427 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_729, i32 5, i32 20"   --->   Operation 284 'partselect' 'mult_V_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.79ns)   --->   "%r_V_730 = sub i19 %sext_ln818_76, i19 %sext_ln1273_158"   --->   Operation 285 'sub' 'r_V_730' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%mult_V_428 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_730, i32 5, i32 18"   --->   Operation 286 'partselect' 'mult_V_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%a_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 224, i32 239"   --->   Operation 287 'partselect' 'a_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i16 %a_V_14"   --->   Operation 288 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i16 %a_V_14"   --->   Operation 289 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i16 %a_V_14"   --->   Operation 290 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 224, i32 239"   --->   Operation 291 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.94ns)   --->   "%mul_ln1270_13 = mul i21 %sext_ln1273_164, i21 2097130"   --->   Operation 292 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%mult_V_432 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_13, i32 5, i32 20"   --->   Operation 293 'partselect' 'mult_V_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln1273_265 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_126, i2 0"   --->   Operation 294 'bitconcatenate' 'shl_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i18 %shl_ln1273_265"   --->   Operation 295 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.94ns)   --->   "%mul_ln1270_14 = mul i21 %sext_ln1273_164, i21 25"   --->   Operation 296 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_14, i32 5, i32 20"   --->   Operation 297 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.94ns)   --->   "%mul_ln1270_15 = mul i21 %sext_ln1273_164, i21 2097123"   --->   Operation 298 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_437 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_15, i32 5, i32 20"   --->   Operation 299 'partselect' 'mult_V_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.79ns)   --->   "%r_V_737 = add i19 %sext_ln1273_169, i19 %sext_ln1273_162"   --->   Operation 300 'add' 'r_V_737' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_438 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_737, i32 5, i32 18"   --->   Operation 301 'partselect' 'mult_V_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (1.94ns)   --->   "%mul_ln1270_16 = mul i21 %sext_ln1273_164, i21 23"   --->   Operation 302 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_440 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_16, i32 5, i32 20"   --->   Operation 303 'partselect' 'mult_V_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.94ns)   --->   "%mul_ln1270_17 = mul i21 %sext_ln1273_164, i21 29"   --->   Operation 304 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_441 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_17, i32 5, i32 20"   --->   Operation 305 'partselect' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%mult_V_444 = partselect i14 @_ssdm_op_PartSelect.i14.i256.i32.i32, i256 %p_read_162, i32 226, i32 239"   --->   Operation 306 'partselect' 'mult_V_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.78ns)   --->   "%r_V_744 = sub i17 0, i17 %sext_ln1273_163"   --->   Operation 307 'sub' 'r_V_744' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_744, i32 5, i32 16"   --->   Operation 308 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %p_read_162, i32 225, i32 239"   --->   Operation 309 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%a_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 240, i32 255"   --->   Operation 310 'partselect' 'a_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i16 %a_V_15"   --->   Operation 311 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i16 %a_V_15"   --->   Operation 312 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_162, i32 240, i32 255"   --->   Operation 313 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln1273_268 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_127, i2 0"   --->   Operation 314 'bitconcatenate' 'shl_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i18 %shl_ln1273_268"   --->   Operation 315 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_417 = sub i19 0, i19 %sext_ln1273_177"   --->   Operation 316 'sub' 'sub_ln1273_417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 317 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_748 = sub i19 %sub_ln1273_417, i19 %sext_ln1273_173"   --->   Operation 317 'sub' 'r_V_748' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%mult_V_453 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_748, i32 5, i32 18"   --->   Operation 318 'partselect' 'mult_V_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln1273_269 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_127, i3 0"   --->   Operation 319 'bitconcatenate' 'shl_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i19 %shl_ln1273_269"   --->   Operation 320 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i19 %shl_ln1273_269"   --->   Operation 321 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (1.94ns)   --->   "%r_V_751 = mul i21 %sext_ln1273_172, i21 11"   --->   Operation 322 'mul' 'r_V_751' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_456 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_751, i32 5, i32 20"   --->   Operation 323 'partselect' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.79ns)   --->   "%r_V_752 = sub i19 %sext_ln1273_173, i19 %sext_ln1273_177"   --->   Operation 324 'sub' 'r_V_752' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%mult_V_457 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_752, i32 5, i32 18"   --->   Operation 325 'partselect' 'mult_V_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.79ns)   --->   "%r_V_755 = add i19 %sext_ln1273_177, i19 %sext_ln1273_173"   --->   Operation 326 'add' 'r_V_755' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_460 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_755, i32 5, i32 18"   --->   Operation 327 'partselect' 'mult_V_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln1273_271 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_127, i5 0"   --->   Operation 328 'bitconcatenate' 'shl_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.81ns)   --->   "%r_V_758 = sub i21 %sext_ln1273_178, i21 %shl_ln1273_271"   --->   Operation 329 'sub' 'r_V_758' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_758, i32 5, i32 20"   --->   Operation 330 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.80ns)   --->   "%r_V_761 = sub i20 0, i20 %sext_ln1273_179"   --->   Operation 331 'sub' 'r_V_761' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_466 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_761, i32 5, i32 19"   --->   Operation 332 'partselect' 'mult_V_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.76ns)   --->   "%add_ln813_724 = add i15 %sext_ln17_110, i15 %sext_ln17_108"   --->   Operation 333 'add' 'add_ln813_724' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln813_363 = sext i15 %add_ln813_724"   --->   Operation 334 'sext' 'sext_ln813_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.78ns)   --->   "%add_ln813_725 = add i16 %sext_ln813_363, i16 %mult_V_359"   --->   Operation 335 'add' 'add_ln813_725' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.76ns)   --->   "%add_ln813_733 = add i15 %sext_ln17_123, i15 224"   --->   Operation 336 'add' 'add_ln813_733' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln813_366 = sext i15 %add_ln813_733"   --->   Operation 337 'sext' 'sext_ln813_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.77ns)   --->   "%add_ln813_734 = add i16 %sext_ln813_366, i16 %sext_ln818_33"   --->   Operation 338 'add' 'add_ln813_734' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.73ns)   --->   "%add_ln813_738 = add i12 %sext_ln17, i12 3840"   --->   Operation 339 'add' 'add_ln813_738' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln813_367 = sext i12 %add_ln813_738"   --->   Operation 340 'sext' 'sext_ln813_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.76ns)   --->   "%add_ln813_739 = add i15 %sext_ln17_125, i15 %sext_ln813_367"   --->   Operation 341 'add' 'add_ln813_739' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.77ns)   --->   "%add_ln813_749 = add i16 %sext_ln818_38, i16 %sext_ln818_62"   --->   Operation 342 'add' 'add_ln813_749' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.77ns)   --->   "%add_ln813_758 = add i16 %sext_ln818_46, i16 %sext_ln818_77"   --->   Operation 343 'add' 'add_ln813_758' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.73ns)   --->   "%add_ln813_763 = add i12 %sext_ln17_130, i12 4064"   --->   Operation 344 'add' 'add_ln813_763' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln813_371 = sext i12 %add_ln813_763"   --->   Operation 345 'sext' 'sext_ln813_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.76ns)   --->   "%add_ln813_764 = add i15 %sext_ln813_371, i15 %sext_ln17_117"   --->   Operation 346 'add' 'add_ln813_764' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.75ns)   --->   "%add_ln813_797 = add i14 %sext_ln17_98, i14 %sext_ln17_93"   --->   Operation 347 'add' 'add_ln813_797' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln813_379 = sext i14 %add_ln813_797"   --->   Operation 348 'sext' 'sext_ln813_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.77ns)   --->   "%add_ln813_798 = add i16 %sext_ln813_379, i16 %sext_ln818_49"   --->   Operation 349 'add' 'add_ln813_798' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_814 = add i16 %sext_ln818_57, i16 %sext_ln818_50"   --->   Operation 350 'add' 'add_ln813_814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 351 [1/1] (0.74ns)   --->   "%add_ln813_815 = add i13 %sext_ln17_109, i13 192"   --->   Operation 351 'add' 'add_ln813_815' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln813_381 = sext i13 %add_ln813_815"   --->   Operation 352 'sext' 'sext_ln813_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_816 = add i16 %sext_ln813_381, i16 %add_ln813_814"   --->   Operation 353 'add' 'add_ln813_816' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_838 = add i16 %sext_ln818_46, i16 %sext_ln818_64"   --->   Operation 354 'add' 'add_ln813_838' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 355 [1/1] (0.73ns)   --->   "%add_ln813_839 = add i12 %sext_ln17_116, i12 128"   --->   Operation 355 'add' 'add_ln813_839' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln813_386 = sext i12 %add_ln813_839"   --->   Operation 356 'sext' 'sext_ln813_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_840 = add i16 %sext_ln813_386, i16 %add_ln813_838"   --->   Operation 357 'add' 'add_ln813_840' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 358 [1/1] (0.74ns)   --->   "%add_ln813_850 = add i13 %sext_ln17_95, i13 %sext_ln17_112"   --->   Operation 358 'add' 'add_ln813_850' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_859 = add i15 %sext_ln17_131, i15 %sext_ln17_108"   --->   Operation 359 'add' 'add_ln813_859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 360 [1/1] (0.74ns)   --->   "%add_ln813_860 = add i13 %sext_ln17_124, i13 160"   --->   Operation 360 'add' 'add_ln813_860' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln813_390 = sext i13 %add_ln813_860"   --->   Operation 361 'sext' 'sext_ln813_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_861 = add i15 %sext_ln813_390, i15 %add_ln813_859"   --->   Operation 362 'add' 'add_ln813_861' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 363 [1/1] (0.73ns)   --->   "%add_ln813_891 = add i12 %sext_ln17_94, i12 3808"   --->   Operation 363 'add' 'add_ln813_891' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.76ns)   --->   "%add_ln813_897 = add i15 %sext_ln17_101, i15 416"   --->   Operation 364 'add' 'add_ln813_897' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln813_397 = sext i15 %add_ln813_897"   --->   Operation 365 'sext' 'sext_ln813_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.77ns)   --->   "%add_ln813_898 = add i16 %sext_ln813_397, i16 %sext_ln818_38"   --->   Operation 366 'add' 'add_ln813_898' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.73ns)   --->   "%add_ln813_900 = add i12 %sext_ln17_99, i12 3104"   --->   Operation 367 'add' 'add_ln813_900' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i12 %add_ln813_900"   --->   Operation 368 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.74ns)   --->   "%add_ln813_901 = add i13 %sext_ln813_199, i13 %sext_ln17_102"   --->   Operation 369 'add' 'add_ln813_901' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i13 %add_ln813_901"   --->   Operation 370 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.75ns)   --->   "%add_ln813_902 = add i14 %sext_ln813_200, i14 %sext_ln17_105"   --->   Operation 371 'add' 'add_ln813_902' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.76ns)   --->   "%add_ln813_920 = add i15 %sext_ln17_118, i15 %sext_ln17_120"   --->   Operation 372 'add' 'add_ln813_920' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.76ns)   --->   "%add_ln813_932 = add i15 %sext_ln17_119, i15 %sext_ln17_121"   --->   Operation 373 'add' 'add_ln813_932' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.75ns)   --->   "%add_ln813_933 = add i14 %sext_ln17_106, i14 64"   --->   Operation 374 'add' 'add_ln813_933' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 375 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 240, void @empty_7, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 376 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i16 %a_V"   --->   Operation 377 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i16 %a_V"   --->   Operation 378 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i17 %shl_ln"   --->   Operation 379 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln17_89 = sext i13 %mult_V" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 380 'sext' 'sext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %trunc_ln1273, i3 0"   --->   Operation 381 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i19 %shl_ln1273_s"   --->   Operation 382 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.80ns)   --->   "%r_V_614 = sub i20 %sext_ln1273_65, i20 %sext_ln1273_67"   --->   Operation 383 'sub' 'r_V_614' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_614, i32 5, i32 19"   --->   Operation 384 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V_279"   --->   Operation 385 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %trunc_ln1273, i4 0"   --->   Operation 386 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i20 %shl_ln1273_215"   --->   Operation 387 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.80ns)   --->   "%r_V_617 = sub i21 0, i21 %sext_ln1273_68"   --->   Operation 388 'sub' 'r_V_617' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.81ns)   --->   "%r_V_615 = sub i21 %r_V_617, i21 %sext_ln1270"   --->   Operation 389 'sub' 'r_V_615' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_615, i32 5, i32 20"   --->   Operation 390 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %trunc_ln1273, i2 0"   --->   Operation 391 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i18 %shl_ln1273_216"   --->   Operation 392 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.79ns)   --->   "%r_V_616 = sub i19 0, i19 %sext_ln1273_69"   --->   Operation 393 'sub' 'r_V_616' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_616, i32 5, i32 18"   --->   Operation 394 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln818_24 = sext i14 %mult_V_281"   --->   Operation 395 'sext' 'sext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln17_90 = sext i14 %mult_V_281" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 396 'sext' 'sext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_617, i32 5, i32 20"   --->   Operation 397 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.79ns)   --->   "%r_V_618 = sub i19 %sext_ln1273_64, i19 %sext_ln1273_69"   --->   Operation 398 'sub' 'r_V_618' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_618, i32 5, i32 18"   --->   Operation 399 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln17_91 = sext i14 %mult_V_283" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 400 'sext' 'sext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.80ns)   --->   "%r_V_619 = sub i20 0, i20 %sext_ln1273_67"   --->   Operation 401 'sub' 'r_V_619' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_284 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_619, i32 5, i32 19"   --->   Operation 402 'partselect' 'mult_V_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln818_25 = sext i15 %mult_V_284"   --->   Operation 403 'sext' 'sext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.80ns)   --->   "%r_V_620 = add i20 %sext_ln1273_67, i20 %sext_ln1273_63"   --->   Operation 404 'add' 'r_V_620' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_285 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_620, i32 5, i32 19"   --->   Operation 405 'partselect' 'mult_V_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln818_26 = sext i15 %mult_V_285"   --->   Operation 406 'sext' 'sext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.80ns)   --->   "%r_V_621 = add i20 %sext_ln1273_67, i20 %sext_ln1273_65"   --->   Operation 407 'add' 'r_V_621' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_621, i32 5, i32 19"   --->   Operation 408 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln818_27 = sext i15 %mult_V_286"   --->   Operation 409 'sext' 'sext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_47, i4 0"   --->   Operation 410 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i20 %shl_ln1273_217"   --->   Operation 411 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_47, i2 0"   --->   Operation 412 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i18 %shl_ln1273_218"   --->   Operation 413 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.80ns)   --->   "%r_V_623 = add i21 %sext_ln1273_71, i21 %sext_ln1273_72"   --->   Operation 414 'add' 'r_V_623' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_623, i32 5, i32 20"   --->   Operation 415 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.80ns)   --->   "%r_V_624 = sub i21 %sext_ln1273_72, i21 %sext_ln1273_71"   --->   Operation 416 'sub' 'r_V_624' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_291 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_624, i32 5, i32 20"   --->   Operation 417 'partselect' 'mult_V_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln17_92 = sext i13 %mult_V_292" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 418 'sext' 'sext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_47, i3 0"   --->   Operation 419 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i19 %shl_ln1273_219"   --->   Operation 420 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.80ns)   --->   "%r_V_625 = sub i20 0, i20 %sext_ln1273_73"   --->   Operation 421 'sub' 'r_V_625' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_625, i32 5, i32 19"   --->   Operation 422 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln818_28 = sext i15 %mult_V_293"   --->   Operation 423 'sext' 'sext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.80ns)   --->   "%r_V_626 = sub i21 %sext_ln1273_71, i21 %sext_ln1270_22"   --->   Operation 424 'sub' 'r_V_626' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_626, i32 5, i32 20"   --->   Operation 425 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_47, i1 0"   --->   Operation 426 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i17 %shl_ln1273_220"   --->   Operation 427 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i17 %shl_ln1273_220"   --->   Operation 428 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.80ns)   --->   "%r_V_627 = sub i21 %sext_ln1273_75, i21 %sext_ln1273_71"   --->   Operation 429 'sub' 'r_V_627' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_627, i32 5, i32 20"   --->   Operation 430 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.80ns)   --->   "%r_V_628 = sub i21 %sext_ln1270_22, i21 %sext_ln1273_71"   --->   Operation 431 'sub' 'r_V_628' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_628, i32 5, i32 20"   --->   Operation 432 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.80ns)   --->   "%r_V_629 = sub i21 %sext_ln1273_71, i21 %sext_ln1273_75"   --->   Operation 433 'sub' 'r_V_629' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_629, i32 5, i32 20"   --->   Operation 434 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.80ns)   --->   "%r_V_630 = sub i20 %sext_ln1273_73, i20 %sext_ln1273_74"   --->   Operation 435 'sub' 'r_V_630' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%mult_V_300 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_630, i32 5, i32 19"   --->   Operation 436 'partselect' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln818_29 = sext i15 %mult_V_300"   --->   Operation 437 'sext' 'sext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.80ns)   --->   "%r_V_631 = sub i20 %sext_ln1273_74, i20 %sext_ln1273_73"   --->   Operation 438 'sub' 'r_V_631' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_302 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_631, i32 5, i32 19"   --->   Operation 439 'partselect' 'mult_V_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln818_30 = sext i15 %mult_V_302"   --->   Operation 440 'sext' 'sext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i16 %a_V_2"   --->   Operation 441 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i16 %a_V_2"   --->   Operation 442 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_s, i4 0"   --->   Operation 443 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i20 %shl_ln1273_221"   --->   Operation 444 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.80ns)   --->   "%r_V_632 = sub i21 %sext_ln1273_79, i21 %sext_ln1270_23"   --->   Operation 445 'sub' 'r_V_632' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%mult_V_303 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_632, i32 5, i32 20"   --->   Operation 446 'partselect' 'mult_V_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_s, i2 0"   --->   Operation 447 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i18 %shl_ln1273_222"   --->   Operation 448 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i18 %shl_ln1273_222"   --->   Operation 449 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.79ns)   --->   "%r_V_633 = sub i19 %sext_ln1273_81, i19 %sext_ln1273_76"   --->   Operation 450 'sub' 'r_V_633' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%mult_V_304 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_633, i32 5, i32 18"   --->   Operation 451 'partselect' 'mult_V_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln818_31 = sext i14 %mult_V_304"   --->   Operation 452 'sext' 'sext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln17_96 = sext i14 %mult_V_304" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 453 'sext' 'sext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.80ns)   --->   "%r_V_634 = sub i21 %sext_ln1273_80, i21 %sext_ln1273_79"   --->   Operation 454 'sub' 'r_V_634' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_634, i32 5, i32 20"   --->   Operation 455 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_s, i3 0"   --->   Operation 456 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i19 %shl_ln1273_223"   --->   Operation 457 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_s, i1 0"   --->   Operation 458 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i17 %shl_ln1273_224"   --->   Operation 459 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i17 %shl_ln1273_224"   --->   Operation 460 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.80ns)   --->   "%r_V_635 = add i20 %sext_ln1273_82, i20 %sext_ln1273_84"   --->   Operation 461 'add' 'r_V_635' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_635, i32 5, i32 19"   --->   Operation 462 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln818_32 = sext i15 %mult_V_306"   --->   Operation 463 'sext' 'sext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.80ns)   --->   "%r_V_637 = sub i21 0, i21 %sext_ln1273_79"   --->   Operation 464 'sub' 'r_V_637' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_637, i32 5, i32 20"   --->   Operation 465 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.80ns)   --->   "%r_V_638 = sub i21 %sext_ln1273_83, i21 %sext_ln1273_79"   --->   Operation 466 'sub' 'r_V_638' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_310 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_638, i32 5, i32 20"   --->   Operation 467 'partselect' 'mult_V_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.80ns)   --->   "%r_V_639 = sub i20 0, i20 %sext_ln1273_82"   --->   Operation 468 'sub' 'r_V_639' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_639, i32 5, i32 19"   --->   Operation 469 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln818_34 = sext i15 %mult_V_311"   --->   Operation 470 'sext' 'sext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.80ns)   --->   "%r_V_640 = sub i21 %sext_ln1273_79, i21 %sext_ln1273_80"   --->   Operation 471 'sub' 'r_V_640' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_640, i32 5, i32 20"   --->   Operation 472 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.80ns)   --->   "%r_V_641 = sub i20 %sext_ln1273_82, i20 %sext_ln1273_84"   --->   Operation 473 'sub' 'r_V_641' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_641, i32 5, i32 19"   --->   Operation 474 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln818_35 = sext i15 %mult_V_313"   --->   Operation 475 'sext' 'sext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.79ns)   --->   "%r_V_642 = sub i19 %sext_ln1273_76, i19 %sext_ln1273_81"   --->   Operation 476 'sub' 'r_V_642' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_642, i32 5, i32 18"   --->   Operation 477 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln17_97 = sext i14 %mult_V_315" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 478 'sext' 'sext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.80ns)   --->   "%r_V_643 = sub i20 %sext_ln1273_82, i20 %sext_ln1273_78"   --->   Operation 479 'sub' 'r_V_643' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_316 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_643, i32 5, i32 19"   --->   Operation 480 'partselect' 'mult_V_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln818_36 = sext i15 %mult_V_316"   --->   Operation 481 'sext' 'sext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i16 %a_V_3"   --->   Operation 482 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_115, i5 0"   --->   Operation 483 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.81ns)   --->   "%r_V_644 = sub i21 %shl_ln1273_225, i21 %sext_ln1273_86"   --->   Operation 484 'sub' 'r_V_644' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_644, i32 5, i32 20"   --->   Operation 485 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_115, i3 0"   --->   Operation 486 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i19 %shl_ln1273_226"   --->   Operation 487 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i19 %shl_ln1273_226"   --->   Operation 488 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.80ns)   --->   "%r_V_645 = sub i20 %sext_ln1273_88, i20 %sext_ln1273_85"   --->   Operation 489 'sub' 'r_V_645' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_645, i32 5, i32 19"   --->   Operation 490 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln818_37 = sext i15 %mult_V_318"   --->   Operation 491 'sext' 'sext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_115, i4 0"   --->   Operation 492 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i20 %shl_ln1273_227"   --->   Operation 493 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.80ns)   --->   "%r_V_646 = sub i21 %sext_ln1273_89, i21 %sext_ln1273_86"   --->   Operation 494 'sub' 'r_V_646' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_646, i32 5, i32 20"   --->   Operation 495 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i17 %shl_ln1273_228"   --->   Operation 496 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_115, i2 0"   --->   Operation 497 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i18 %shl_ln1273_229"   --->   Operation 498 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.81ns)   --->   "%r_V_649 = sub i21 %shl_ln1273_225, i21 %sext_ln1273_92"   --->   Operation 499 'sub' 'r_V_649' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_649, i32 5, i32 20"   --->   Operation 500 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.80ns)   --->   "%r_V_650 = sub i21 %sext_ln1273_86, i21 %sext_ln1273_89"   --->   Operation 501 'sub' 'r_V_650' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%mult_V_326 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_650, i32 5, i32 20"   --->   Operation 502 'partselect' 'mult_V_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i21 0, i21 %sext_ln1273_89"   --->   Operation 503 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 504 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_651 = sub i21 %sub_ln1273, i21 %sext_ln1273_92"   --->   Operation 504 'sub' 'r_V_651' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_651, i32 5, i32 20"   --->   Operation 505 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.80ns)   --->   "%r_V_652 = sub i21 %sext_ln1273_89, i21 %sext_ln1273_92"   --->   Operation 506 'sub' 'r_V_652' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%mult_V_329 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_652, i32 5, i32 20"   --->   Operation 507 'partselect' 'mult_V_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.80ns)   --->   "%r_V_653 = sub i20 0, i20 %sext_ln1273_88"   --->   Operation 508 'sub' 'r_V_653' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_653, i32 5, i32 19"   --->   Operation 509 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln818_39 = sext i15 %mult_V_330"   --->   Operation 510 'sext' 'sext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.80ns)   --->   "%r_V_654 = sub i21 %sext_ln1273_92, i21 %sext_ln1273_89"   --->   Operation 511 'sub' 'r_V_654' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_654, i32 5, i32 20"   --->   Operation 512 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.80ns)   --->   "%r_V_655 = add i20 %sext_ln1273_88, i20 %sext_ln1273_90"   --->   Operation 513 'add' 'r_V_655' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%mult_V_332 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_655, i32 5, i32 19"   --->   Operation 514 'partselect' 'mult_V_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln818_40 = sext i15 %mult_V_332"   --->   Operation 515 'sext' 'sext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.80ns)   --->   "%r_V_656 = add i20 %sext_ln1273_88, i20 %sext_ln1273_85"   --->   Operation 516 'add' 'r_V_656' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_656, i32 5, i32 19"   --->   Operation 517 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln818_41 = sext i15 %mult_V_333"   --->   Operation 518 'sext' 'sext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.80ns)   --->   "%r_V_658 = sub i20 %sext_ln1273_90, i20 %sext_ln1273_88"   --->   Operation 519 'sub' 'r_V_658' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%mult_V_335 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_658, i32 5, i32 19"   --->   Operation 520 'partselect' 'mult_V_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln818_42 = sext i15 %mult_V_335"   --->   Operation 521 'sext' 'sext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.81ns)   --->   "%r_V_659 = sub i21 %shl_ln1273_225, i21 %sext_ln1273_87"   --->   Operation 522 'sub' 'r_V_659' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_659, i32 5, i32 20"   --->   Operation 523 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i16 %a_V_4"   --->   Operation 524 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_116, i3 0"   --->   Operation 525 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i19 %shl_ln1273_230"   --->   Operation 526 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.80ns)   --->   "%r_V_661 = add i20 %sext_ln1273_95, i20 %sext_ln1273_93"   --->   Operation 527 'add' 'r_V_661' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_661, i32 5, i32 19"   --->   Operation 528 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln818_43 = sext i15 %mult_V_341"   --->   Operation 529 'sext' 'sext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_116, i4 0"   --->   Operation 530 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i20 %shl_ln1273_231"   --->   Operation 531 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_116, i1 0"   --->   Operation 532 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i17 %shl_ln1273_232"   --->   Operation 533 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i17 %shl_ln1273_232"   --->   Operation 534 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.80ns)   --->   "%r_V_662 = sub i21 %sext_ln1273_98, i21 %sext_ln1273_96"   --->   Operation 535 'sub' 'r_V_662' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_662, i32 5, i32 20"   --->   Operation 536 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln17_100 = sext i13 %mult_V_343" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 537 'sext' 'sext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i18 %shl_ln1273_233"   --->   Operation 538 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.80ns)   --->   "%r_V_663 = add i21 %sext_ln1273_96, i21 %sext_ln1273_100"   --->   Operation 539 'add' 'r_V_663' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%mult_V_344 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_663, i32 5, i32 20"   --->   Operation 540 'partselect' 'mult_V_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.80ns)   --->   "%r_V_665 = sub i21 %sext_ln1273_100, i21 %sext_ln1273_96"   --->   Operation 541 'sub' 'r_V_665' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_665, i32 5, i32 20"   --->   Operation 542 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.80ns)   --->   "%r_V_668 = sub i20 %sext_ln1273_95, i20 %sext_ln1273_93"   --->   Operation 543 'sub' 'r_V_668' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_350 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_668, i32 5, i32 19"   --->   Operation 544 'partselect' 'mult_V_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln818_44 = sext i15 %mult_V_350"   --->   Operation 545 'sext' 'sext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.80ns)   --->   "%r_V_669 = sub i20 %sext_ln1273_95, i20 %sext_ln1273_97"   --->   Operation 546 'sub' 'r_V_669' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%mult_V_351 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_669, i32 5, i32 19"   --->   Operation 547 'partselect' 'mult_V_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln818_45 = sext i15 %mult_V_351"   --->   Operation 548 'sext' 'sext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln17_103 = sext i14 %mult_V_352" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 549 'sext' 'sext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.80ns)   --->   "%r_V_670 = sub i21 %sext_ln1273_94, i21 %sext_ln1273_96"   --->   Operation 550 'sub' 'r_V_670' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_670, i32 5, i32 20"   --->   Operation 551 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_365 = sub i21 0, i21 %sext_ln1273_96"   --->   Operation 552 'sub' 'sub_ln1273_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 553 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_671 = sub i21 %sub_ln1273_365, i21 %sext_ln1273_94"   --->   Operation 553 'sub' 'r_V_671' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_671, i32 5, i32 20"   --->   Operation 554 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln818_47 = sext i14 %mult_V_356"   --->   Operation 555 'sext' 'sext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln818_48 = sext i14 %mult_V_357"   --->   Operation 556 'sext' 'sext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln17_104 = sext i14 %mult_V_357" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 557 'sext' 'sext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln818_51 = sext i15 %mult_V_366"   --->   Operation 558 'sext' 'sext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln17_107 = sext i11 %mult_V_368" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 559 'sext' 'sext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i16 %a_V_6"   --->   Operation 560 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln1273_238 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_118, i3 0"   --->   Operation 561 'bitconcatenate' 'shl_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i19 %shl_ln1273_238"   --->   Operation 562 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln1273_239 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_118, i1 0"   --->   Operation 563 'bitconcatenate' 'shl_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i17 %shl_ln1273_239"   --->   Operation 564 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.80ns)   --->   "%r_V_683 = sub i20 %sext_ln1273_116, i20 %sext_ln1273_115"   --->   Operation 565 'sub' 'r_V_683' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%mult_V_369 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_683, i32 5, i32 19"   --->   Operation 566 'partselect' 'mult_V_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln818_52 = sext i15 %mult_V_369"   --->   Operation 567 'sext' 'sext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.80ns)   --->   "%r_V_684 = sub i20 %sext_ln1273_115, i20 %sext_ln1273_112"   --->   Operation 568 'sub' 'r_V_684' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%mult_V_371 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_684, i32 5, i32 19"   --->   Operation 569 'partselect' 'mult_V_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln818_53 = sext i15 %mult_V_371"   --->   Operation 570 'sext' 'sext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.80ns)   --->   "%r_V_685 = sub i20 %sext_ln1273_112, i20 %sext_ln1273_115"   --->   Operation 571 'sub' 'r_V_685' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%mult_V_372 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_685, i32 5, i32 19"   --->   Operation 572 'partselect' 'mult_V_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln818_54 = sext i15 %mult_V_372"   --->   Operation 573 'sext' 'sext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.80ns)   --->   "%r_V_687 = add i20 %sext_ln1273_115, i20 %sext_ln1273_112"   --->   Operation 574 'add' 'r_V_687' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%mult_V_374 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_687, i32 5, i32 19"   --->   Operation 575 'partselect' 'mult_V_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln818_55 = sext i15 %mult_V_374"   --->   Operation 576 'sext' 'sext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln818_56 = sext i15 %mult_V_376"   --->   Operation 577 'sext' 'sext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln17_111 = sext i13 %mult_V_378" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 578 'sext' 'sext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln818_58 = sext i15 %mult_V_381"   --->   Operation 579 'sext' 'sext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln818_59 = sext i15 %mult_V_383"   --->   Operation 580 'sext' 'sext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln17_113 = sext i14 %mult_V_384" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 581 'sext' 'sext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln17_114 = sext i12 %mult_V_385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 582 'sext' 'sext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln17_115 = sext i12 %mult_V_385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 583 'sext' 'sext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln818_60 = sext i15 %mult_V_386"   --->   Operation 584 'sext' 'sext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i15 %mult_V_391"   --->   Operation 585 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i14 %mult_V_393"   --->   Operation 586 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln1273_249 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_122, i3 0"   --->   Operation 587 'bitconcatenate' 'shl_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i19 %shl_ln1273_249"   --->   Operation 588 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln1273_250 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_122, i1 0"   --->   Operation 589 'bitconcatenate' 'shl_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i17 %shl_ln1273_250"   --->   Operation 590 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.80ns)   --->   "%r_V_707 = sub i20 %sext_ln1273_139, i20 %sext_ln1273_138"   --->   Operation 591 'sub' 'r_V_707' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%mult_V_399 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_707, i32 5, i32 19"   --->   Operation 592 'partselect' 'mult_V_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i15 %mult_V_399"   --->   Operation 593 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.80ns)   --->   "%r_V_708 = add i20 %sext_ln1273_138, i20 %sext_ln1273_139"   --->   Operation 594 'add' 'r_V_708' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_400 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_708, i32 5, i32 19"   --->   Operation 595 'partselect' 'mult_V_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i15 %mult_V_400"   --->   Operation 596 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i16 %a_V_11"   --->   Operation 597 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln1273_251 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_123, i3 0"   --->   Operation 598 'bitconcatenate' 'shl_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i19 %shl_ln1273_251"   --->   Operation 599 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.80ns)   --->   "%r_V_710 = sub i20 %sext_ln1273_144, i20 %sext_ln1273_141"   --->   Operation 600 'sub' 'r_V_710' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%mult_V_402 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_710, i32 5, i32 19"   --->   Operation 601 'partselect' 'mult_V_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i15 %mult_V_402"   --->   Operation 602 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln1273_252 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_123, i1 0"   --->   Operation 603 'bitconcatenate' 'shl_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i17 %shl_ln1273_252"   --->   Operation 604 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i17 %shl_ln1273_252"   --->   Operation 605 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.80ns)   --->   "%r_V_712 = sub i20 %sext_ln1273_146, i20 %sext_ln1273_144"   --->   Operation 606 'sub' 'r_V_712' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%mult_V_404 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_712, i32 5, i32 19"   --->   Operation 607 'partselect' 'mult_V_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i15 %mult_V_404"   --->   Operation 608 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i18 %shl_ln1273_253"   --->   Operation 609 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln17_122 = sext i14 %mult_V_405" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 610 'sext' 'sext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln1273_254 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_123, i4 0"   --->   Operation 611 'bitconcatenate' 'shl_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i20 %shl_ln1273_254"   --->   Operation 612 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.80ns)   --->   "%r_V_714 = sub i21 %sext_ln1273_149, i21 %sext_ln1273_145"   --->   Operation 613 'sub' 'r_V_714' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%mult_V_406 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_714, i32 5, i32 20"   --->   Operation 614 'partselect' 'mult_V_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.80ns)   --->   "%r_V_715 = sub i20 %sext_ln1273_141, i20 %sext_ln1273_144"   --->   Operation 615 'sub' 'r_V_715' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_715, i32 5, i32 19"   --->   Operation 616 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i15 %mult_V_408"   --->   Operation 617 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_397 = sub i21 0, i21 %sext_ln1273_149"   --->   Operation 618 'sub' 'sub_ln1273_397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 619 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_716 = sub i21 %sub_ln1273_397, i21 %sext_ln1273_147"   --->   Operation 619 'sub' 'r_V_716' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%mult_V_410 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_716, i32 5, i32 20"   --->   Operation 620 'partselect' 'mult_V_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i16 %a_V_12"   --->   Operation 621 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln1273_255 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_124, i4 0"   --->   Operation 622 'bitconcatenate' 'shl_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i20 %shl_ln1273_255"   --->   Operation 623 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i18 %shl_ln1273_256"   --->   Operation 624 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.80ns)   --->   "%r_V_718 = sub i21 %sext_ln1273_154, i21 %sext_ln1273_152"   --->   Operation 625 'sub' 'r_V_718' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%mult_V_412 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_718, i32 5, i32 20"   --->   Operation 626 'partselect' 'mult_V_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln17_126 = sext i14 %mult_V_413" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 627 'sext' 'sext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln1273_257 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_124, i3 0"   --->   Operation 628 'bitconcatenate' 'shl_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i19 %shl_ln1273_257"   --->   Operation 629 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.80ns)   --->   "%r_V_720 = add i20 %sext_ln1273_155, i20 %sext_ln1273_151"   --->   Operation 630 'add' 'r_V_720' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_414 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_720, i32 5, i32 19"   --->   Operation 631 'partselect' 'mult_V_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln818_70 = sext i15 %mult_V_414"   --->   Operation 632 'sext' 'sext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.80ns)   --->   "%r_V_721 = sub i20 %sext_ln1273_151, i20 %sext_ln1273_155"   --->   Operation 633 'sub' 'r_V_721' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_721, i32 5, i32 19"   --->   Operation 634 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln818_71 = sext i15 %mult_V_415"   --->   Operation 635 'sext' 'sext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%shl_ln1273_258 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_124, i1 0"   --->   Operation 636 'bitconcatenate' 'shl_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i17 %shl_ln1273_258"   --->   Operation 637 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i17 %shl_ln1273_258"   --->   Operation 638 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.80ns)   --->   "%r_V_722 = add i20 %sext_ln1273_155, i20 %sext_ln1273_157"   --->   Operation 639 'add' 'r_V_722' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_722, i32 5, i32 19"   --->   Operation 640 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln818_72 = sext i15 %mult_V_416"   --->   Operation 641 'sext' 'sext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.80ns)   --->   "%r_V_723 = sub i20 %sext_ln1273_155, i20 %sext_ln1273_151"   --->   Operation 642 'sub' 'r_V_723' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_417 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_723, i32 5, i32 19"   --->   Operation 643 'partselect' 'mult_V_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln818_73 = sext i15 %mult_V_417"   --->   Operation 644 'sext' 'sext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.80ns)   --->   "%r_V_724 = add i21 %sext_ln1273_152, i21 %sext_ln1273_156"   --->   Operation 645 'add' 'r_V_724' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_724, i32 5, i32 20"   --->   Operation 646 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln17_127 = sext i14 %mult_V_420" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 647 'sext' 'sext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln818_78 = sext i15 %mult_V_421"   --->   Operation 648 'sext' 'sext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln818_79 = sext i15 %mult_V_422"   --->   Operation 649 'sext' 'sext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln17_128 = sext i12 %mult_V_423" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 650 'sext' 'sext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln17_129 = sext i13 %mult_V_424" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 651 'sext' 'sext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln17_132 = sext i14 %mult_V_428" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 652 'sext' 'sext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln1273_262 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_126, i4 0"   --->   Operation 653 'bitconcatenate' 'shl_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i20 %shl_ln1273_262"   --->   Operation 654 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.80ns)   --->   "%r_V_731 = sub i21 %sext_ln1273_166, i21 %sext_ln1273_164"   --->   Operation 655 'sub' 'r_V_731' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_731, i32 5, i32 20"   --->   Operation 656 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.80ns)   --->   "%r_V_732 = sub i21 %sext_ln1273_164, i21 %sext_ln1273_166"   --->   Operation 657 'sub' 'r_V_732' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_732, i32 5, i32 20"   --->   Operation 658 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln1273_263 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_126, i5 0"   --->   Operation 659 'bitconcatenate' 'shl_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.81ns)   --->   "%r_V_733 = sub i21 0, i21 %shl_ln1273_263"   --->   Operation 660 'sub' 'r_V_733' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_733, i32 5, i32 20"   --->   Operation 661 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln1273_264 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_126, i1 0"   --->   Operation 662 'bitconcatenate' 'shl_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i17 %shl_ln1273_264"   --->   Operation 663 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i17 %shl_ln1273_264"   --->   Operation 664 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.80ns)   --->   "%r_V_734 = sub i21 %sext_ln1273_168, i21 %sext_ln1273_166"   --->   Operation 665 'sub' 'r_V_734' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_734, i32 5, i32 20"   --->   Operation 666 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i18 %shl_ln1273_265"   --->   Operation 667 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.81ns)   --->   "%r_V_735 = sub i21 %sext_ln1273_170, i21 %shl_ln1273_263"   --->   Operation 668 'sub' 'r_V_735' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%mult_V_434 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_735, i32 5, i32 20"   --->   Operation 669 'partselect' 'mult_V_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.80ns)   --->   "%r_V_745 = sub i21 0, i21 %sext_ln1273_166"   --->   Operation 670 'sub' 'r_V_745' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.81ns)   --->   "%r_V_736 = sub i21 %r_V_745, i21 %sext_ln1273_168"   --->   Operation 671 'sub' 'r_V_736' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%mult_V_436 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_736, i32 5, i32 20"   --->   Operation 672 'partselect' 'mult_V_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln17_133 = sext i14 %mult_V_438" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 673 'sext' 'sext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.80ns)   --->   "%r_V_738 = sub i21 %sext_ln1273_166, i21 %sext_ln1273_168"   --->   Operation 674 'sub' 'r_V_738' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_439 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_738, i32 5, i32 20"   --->   Operation 675 'partselect' 'mult_V_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.80ns)   --->   "%r_V_739 = add i21 %sext_ln1273_166, i21 %sext_ln1273_168"   --->   Operation 676 'add' 'r_V_739' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_739, i32 5, i32 20"   --->   Operation 677 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.81ns)   --->   "%r_V_740 = sub i21 %shl_ln1273_263, i21 %sext_ln1273_164"   --->   Operation 678 'sub' 'r_V_740' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_740, i32 5, i32 20"   --->   Operation 679 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln17_134 = sext i14 %mult_V_444" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 680 'sext' 'sext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.80ns)   --->   "%r_V_741 = add i21 %sext_ln1273_166, i21 %sext_ln1273_164"   --->   Operation 681 'add' 'r_V_741' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%mult_V_445 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_741, i32 5, i32 20"   --->   Operation 682 'partselect' 'mult_V_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln1273_266 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_126, i3 0"   --->   Operation 683 'bitconcatenate' 'shl_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i19 %shl_ln1273_266"   --->   Operation 684 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.80ns)   --->   "%r_V_742 = sub i20 %sext_ln1273_171, i20 %sext_ln1273_167"   --->   Operation 685 'sub' 'r_V_742' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%mult_V_446 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_742, i32 5, i32 19"   --->   Operation 686 'partselect' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln818_80 = sext i15 %mult_V_446"   --->   Operation 687 'sext' 'sext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.80ns)   --->   "%r_V_743 = sub i21 %sext_ln1273_166, i21 %sext_ln1273_170"   --->   Operation 688 'sub' 'r_V_743' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_743, i32 5, i32 20"   --->   Operation 689 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln17_135 = sext i12 %mult_V_448" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 690 'sext' 'sext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_745, i32 5, i32 20"   --->   Operation 691 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln818_81 = sext i15 %mult_V_450"   --->   Operation 692 'sext' 'sext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.80ns)   --->   "%r_V_746 = add i21 %sext_ln1273_166, i21 %sext_ln1273_170"   --->   Operation 693 'add' 'r_V_746' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_746, i32 5, i32 20"   --->   Operation 694 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i16 %a_V_15"   --->   Operation 695 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln1273_267 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_127, i4 0"   --->   Operation 696 'bitconcatenate' 'shl_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i20 %shl_ln1273_267"   --->   Operation 697 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.80ns)   --->   "%r_V_747 = sub i21 0, i21 %sext_ln1273_176"   --->   Operation 698 'sub' 'r_V_747' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_747, i32 5, i32 20"   --->   Operation 699 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln17_136 = sext i14 %mult_V_453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 700 'sext' 'sext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.80ns)   --->   "%r_V_749 = add i20 %sext_ln1273_179, i20 %sext_ln1273_175"   --->   Operation 701 'add' 'r_V_749' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_454 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_749, i32 5, i32 19"   --->   Operation 702 'partselect' 'mult_V_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln818_82 = sext i15 %mult_V_454"   --->   Operation 703 'sext' 'sext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.80ns)   --->   "%r_V_750 = sub i20 %sext_ln1273_175, i20 %sext_ln1273_179"   --->   Operation 704 'sub' 'r_V_750' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_455 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_750, i32 5, i32 19"   --->   Operation 705 'partselect' 'mult_V_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln818_83 = sext i15 %mult_V_455"   --->   Operation 706 'sext' 'sext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln17_137 = sext i14 %mult_V_457" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 707 'sext' 'sext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln1273_270 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_127, i1 0"   --->   Operation 708 'bitconcatenate' 'shl_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i17 %shl_ln1273_270"   --->   Operation 709 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i17 %shl_ln1273_270"   --->   Operation 710 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.80ns)   --->   "%r_V_753 = sub i21 %sext_ln1273_176, i21 %sext_ln1273_181"   --->   Operation 711 'sub' 'r_V_753' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_753, i32 5, i32 20"   --->   Operation 712 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.80ns)   --->   "%r_V_754 = sub i21 %sext_ln1273_172, i21 %sext_ln1273_176"   --->   Operation 713 'sub' 'r_V_754' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%mult_V_459 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_754, i32 5, i32 20"   --->   Operation 714 'partselect' 'mult_V_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln17_138 = sext i14 %mult_V_460" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 715 'sext' 'sext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.80ns)   --->   "%r_V_756 = sub i20 %sext_ln1273_179, i20 %sext_ln1273_180"   --->   Operation 716 'sub' 'r_V_756' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%mult_V_461 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_756, i32 5, i32 19"   --->   Operation 717 'partselect' 'mult_V_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln818_84 = sext i15 %mult_V_461"   --->   Operation 718 'sext' 'sext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.80ns)   --->   "%r_V_757 = add i20 %sext_ln1273_179, i20 %sext_ln1273_180"   --->   Operation 719 'add' 'r_V_757' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%mult_V_462 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_757, i32 5, i32 19"   --->   Operation 720 'partselect' 'mult_V_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln818_85 = sext i15 %mult_V_462"   --->   Operation 721 'sext' 'sext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.80ns)   --->   "%r_V_759 = sub i20 %sext_ln1273_179, i20 %sext_ln1273_175"   --->   Operation 722 'sub' 'r_V_759' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%mult_V_464 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_759, i32 5, i32 19"   --->   Operation 723 'partselect' 'mult_V_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln818_86 = sext i15 %mult_V_464"   --->   Operation 724 'sext' 'sext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.80ns)   --->   "%r_V_760 = sub i20 %r_V_761, i20 %sext_ln1273_180"   --->   Operation 725 'sub' 'r_V_760' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%mult_V_465 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_760, i32 5, i32 19"   --->   Operation 726 'partselect' 'mult_V_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln818_87 = sext i15 %mult_V_465"   --->   Operation 727 'sext' 'sext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln818_88 = sext i15 %mult_V_466"   --->   Operation 728 'sext' 'sext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.76ns)   --->   "%add_ln813 = add i15 %sext_ln17_91, i15 256"   --->   Operation 729 'add' 'add_ln813' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i15 %add_ln813"   --->   Operation 730 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.78ns)   --->   "%add_ln813_711 = add i16 %mult_V_278, i16 224"   --->   Operation 731 'add' 'add_ln813_711' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.76ns)   --->   "%add_ln813_712 = add i15 %sext_ln17_97, i15 192"   --->   Operation 732 'add' 'add_ln813_712' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln813_360 = sext i15 %add_ln813_712"   --->   Operation 733 'sext' 'sext_ln813_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.78ns)   --->   "%add_ln813_713 = add i16 %sext_ln813_360, i16 %mult_V_289"   --->   Operation 734 'add' 'add_ln813_713' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.77ns)   --->   "%add_ln813_714 = add i16 %sext_ln818_42, i16 416"   --->   Operation 735 'add' 'add_ln813_714' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.74ns)   --->   "%add_ln813_715 = add i13 %sext_ln17_102, i13 640"   --->   Operation 736 'add' 'add_ln813_715' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln813_361 = sext i13 %add_ln813_715"   --->   Operation 737 'sext' 'sext_ln813_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.78ns)   --->   "%add_ln813_716 = add i16 %sext_ln813_361, i16 %mult_V_314"   --->   Operation 738 'add' 'add_ln813_716' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_717 = add i16 %sext_ln818_36, i16 192"   --->   Operation 739 'add' 'add_ln813_717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 740 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_718 = add i16 %add_ln813_717, i16 %mult_V_339"   --->   Operation 740 'add' 'add_ln813_718' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_719 = add i16 %mult_V_287, i16 %mult_V_296"   --->   Operation 741 'add' 'add_ln813_719' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 742 [1/1] (0.73ns)   --->   "%add_ln813_720 = add i12 %sext_ln17_107, i12 96"   --->   Operation 742 'add' 'add_ln813_720' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln813_362 = sext i12 %add_ln813_720"   --->   Operation 743 'sext' 'sext_ln813_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.78ns)   --->   "%add_ln813_721 = add i16 %sext_ln813_362, i16 %mult_V_309"   --->   Operation 744 'add' 'add_ln813_721' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_722 = add i16 %add_ln813_721, i16 %add_ln813_719"   --->   Operation 745 'add' 'add_ln813_722' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_723 = add i16 %mult_V_303, i16 %sext_ln813"   --->   Operation 746 'add' 'add_ln813_723' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 747 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_726 = add i16 %add_ln813_725, i16 %add_ln813_723"   --->   Operation 747 'add' 'add_ln813_726' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_727 = add i16 %mult_V_337, i16 %mult_V_396"   --->   Operation 748 'add' 'add_ln813_727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 749 [1/1] (0.76ns)   --->   "%add_ln813_728 = add i15 %sext_ln17_103, i15 352"   --->   Operation 749 'add' 'add_ln813_728' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln813_364 = sext i15 %add_ln813_728"   --->   Operation 750 'sext' 'sext_ln813_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_729 = add i16 %sext_ln813_364, i16 %add_ln813_727"   --->   Operation 751 'add' 'add_ln813_729' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 752 [1/1] (0.76ns)   --->   "%add_ln813_730 = add i15 %sext_ln17_113, i15 128"   --->   Operation 752 'add' 'add_ln813_730' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln813_365 = sext i15 %add_ln813_730"   --->   Operation 753 'sext' 'sext_ln813_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.78ns)   --->   "%add_ln813_731 = add i16 %sext_ln813_365, i16 %mult_V_406"   --->   Operation 754 'add' 'add_ln813_731' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_732 = add i16 %sext_ln818_25, i16 %sext_ln818_28"   --->   Operation 755 'add' 'add_ln813_732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 756 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_735 = add i16 %add_ln813_734, i16 %add_ln813_732"   --->   Operation 756 'add' 'add_ln813_735' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_736 = add i16 %sext_ln818_69, i16 256"   --->   Operation 757 'add' 'add_ln813_736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 758 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_737 = add i16 %add_ln813_736, i16 %mult_V_321"   --->   Operation 758 'add' 'add_ln813_737' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln813_368 = sext i15 %add_ln813_739"   --->   Operation 759 'sext' 'sext_ln813_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.78ns)   --->   "%add_ln813_740 = add i16 %sext_ln813_368, i16 %mult_V_301"   --->   Operation 760 'add' 'add_ln813_740' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.78ns)   --->   "%add_ln813_741 = add i16 %mult_V_340, i16 %sext_ln818_71"   --->   Operation 761 'add' 'add_ln813_741' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_742 = add i16 %add_ln813_741, i16 %mult_V_317"   --->   Operation 762 'add' 'add_ln813_742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 763 [1/1] (0.77ns)   --->   "%add_ln813_743 = add i16 %sext_ln813_365, i16 %sext_ln818_48"   --->   Operation 763 'add' 'add_ln813_743' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_744 = add i16 %add_ln813_743, i16 %add_ln813_742"   --->   Operation 764 'add' 'add_ln813_744' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_745 = add i16 %mult_V_358, i16 %mult_V_401"   --->   Operation 765 'add' 'add_ln813_745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 766 [1/1] (0.76ns)   --->   "%add_ln813_746 = add i15 %sext_ln17_126, i15 128"   --->   Operation 766 'add' 'add_ln813_746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln813_369 = sext i15 %add_ln813_746"   --->   Operation 767 'sext' 'sext_ln813_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.77ns)   --->   "%add_ln813_747 = add i16 %sext_ln813_369, i16 %sext_ln818"   --->   Operation 768 'add' 'add_ln813_747' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_748 = add i16 %add_ln813_747, i16 %add_ln813_745"   --->   Operation 769 'add' 'add_ln813_748' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_750 = add i16 %add_ln813_749, i16 %mult_V_307"   --->   Operation 770 'add' 'add_ln813_750' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_751 = add i16 %sext_ln818_68, i16 %sext_ln818_72"   --->   Operation 771 'add' 'add_ln813_751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 772 [1/1] (0.75ns)   --->   "%add_ln813_752 = add i14 %sext_ln17_100, i14 16320"   --->   Operation 772 'add' 'add_ln813_752' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln813_370 = sext i14 %add_ln813_752"   --->   Operation 773 'sext' 'sext_ln813_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_753 = add i16 %sext_ln813_370, i16 %add_ln813_751"   --->   Operation 774 'add' 'add_ln813_753' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 775 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_754 = add i16 %add_ln813_753, i16 %add_ln813_750"   --->   Operation 775 'add' 'add_ln813_754' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 776 [1/1] (0.78ns)   --->   "%add_ln813_755 = add i16 %mult_V_303, i16 %mult_V_338"   --->   Operation 776 'add' 'add_ln813_755' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_756 = add i16 %add_ln813_755, i16 %mult_V_317"   --->   Operation 777 'add' 'add_ln813_756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_757 = add i16 %mult_V_375, i16 %mult_V_412"   --->   Operation 778 'add' 'add_ln813_757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 779 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_759 = add i16 %add_ln813_758, i16 %add_ln813_757"   --->   Operation 779 'add' 'add_ln813_759' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 780 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_760 = add i16 %add_ln813_759, i16 %add_ln813_756"   --->   Operation 780 'add' 'add_ln813_760' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 781 [1/1] (0.78ns)   --->   "%add_ln813_761 = add i16 %mult_V_346, i16 %sext_ln818_34"   --->   Operation 781 'add' 'add_ln813_761' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_762 = add i16 %add_ln813_761, i16 %mult_V_331"   --->   Operation 782 'add' 'add_ln813_762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln813_372 = sext i15 %add_ln813_764"   --->   Operation 783 'sext' 'sext_ln813_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_765 = add i16 %sext_ln813_372, i16 %add_ln813_762"   --->   Operation 784 'add' 'add_ln813_765' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_766 = add i16 %mult_V_320, i16 %sext_ln818"   --->   Operation 785 'add' 'add_ln813_766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 786 [1/1] (0.76ns)   --->   "%add_ln813_767 = add i15 %sext_ln17_132, i15 352"   --->   Operation 786 'add' 'add_ln813_767' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln813_373 = sext i15 %add_ln813_767"   --->   Operation 787 'sext' 'sext_ln813_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.77ns)   --->   "%add_ln813_768 = add i16 %sext_ln813_373, i16 %sext_ln818_35"   --->   Operation 788 'add' 'add_ln813_768' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_769 = add i16 %add_ln813_768, i16 %add_ln813_766"   --->   Operation 789 'add' 'add_ln813_769' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_770 = add i16 %mult_V_429, i16 %sext_ln818_47"   --->   Operation 790 'add' 'add_ln813_770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 791 [1/1] (0.75ns)   --->   "%add_ln813_771 = add i14 %sext_ln17_89, i14 16224"   --->   Operation 791 'add' 'add_ln813_771' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln813_374 = sext i14 %add_ln813_771"   --->   Operation 792 'sext' 'sext_ln813_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.76ns)   --->   "%add_ln813_772 = add i15 %sext_ln813_374, i15 %sext_ln17_126"   --->   Operation 793 'add' 'add_ln813_772' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln813_375 = sext i15 %add_ln813_772"   --->   Operation 794 'sext' 'sext_ln813_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_773 = add i16 %sext_ln813_375, i16 %add_ln813_770"   --->   Operation 795 'add' 'add_ln813_773' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 796 [1/1] (0.78ns)   --->   "%add_ln813_774 = add i16 %mult_V_339, i16 %mult_V_430"   --->   Operation 796 'add' 'add_ln813_774' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_775 = add i16 %add_ln813_774, i16 %mult_V_278"   --->   Operation 797 'add' 'add_ln813_775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 798 [1/1] (0.76ns)   --->   "%add_ln813_776 = add i15 %sext_ln17_127, i15 32"   --->   Operation 798 'add' 'add_ln813_776' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln813_376 = sext i15 %add_ln813_776"   --->   Operation 799 'sext' 'sext_ln813_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.77ns)   --->   "%add_ln813_777 = add i16 %sext_ln813_376, i16 %sext_ln818_70"   --->   Operation 800 'add' 'add_ln813_777' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_778 = add i16 %add_ln813_777, i16 %add_ln813_775"   --->   Operation 801 'add' 'add_ln813_778' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 802 [1/1] (0.76ns)   --->   "%add_ln813_779 = add i15 %sext_ln17_96, i15 288"   --->   Operation 802 'add' 'add_ln813_779' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln813_377 = sext i15 %add_ln813_779"   --->   Operation 803 'sext' 'sext_ln813_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.78ns)   --->   "%add_ln813_780 = add i16 %sext_ln813_377, i16 %mult_V_431"   --->   Operation 804 'add' 'add_ln813_780' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_781 = add i16 %mult_V_290, i16 %mult_V_432"   --->   Operation 805 'add' 'add_ln813_781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 806 [1/1] (0.77ns)   --->   "%add_ln813_782 = add i16 %sext_ln818_43, i16 32"   --->   Operation 806 'add' 'add_ln813_782' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_783 = add i16 %add_ln813_782, i16 %add_ln813_781"   --->   Operation 807 'add' 'add_ln813_783' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 808 [1/1] (0.78ns)   --->   "%add_ln813_784 = add i16 %mult_V_291, i16 %mult_V_342"   --->   Operation 808 'add' 'add_ln813_784' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_785 = add i16 %add_ln813_784, i16 %mult_V_282"   --->   Operation 809 'add' 'add_ln813_785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_786 = add i16 %mult_V_403, i16 %mult_V_433"   --->   Operation 810 'add' 'add_ln813_786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 811 [1/1] (0.77ns)   --->   "%add_ln813_787 = add i16 %sext_ln818_61, i16 224"   --->   Operation 811 'add' 'add_ln813_787' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_788 = add i16 %add_ln813_787, i16 %add_ln813_786"   --->   Operation 812 'add' 'add_ln813_788' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 813 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_789 = add i16 %add_ln813_788, i16 %add_ln813_785"   --->   Operation 813 'add' 'add_ln813_789' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_790 = add i14 %sext_ln17_92, i14 384"   --->   Operation 814 'add' 'add_ln813_790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_791 = add i16 %mult_V_432, i16 %sext_ln818_78"   --->   Operation 815 'add' 'add_ln813_791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 816 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_792 = add i14 %add_ln813_790, i14 %sext_ln17_115"   --->   Operation 816 'add' 'add_ln813_792' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln813_378 = sext i14 %add_ln813_792"   --->   Operation 817 'sext' 'sext_ln813_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_793 = add i16 %sext_ln813_378, i16 %add_ln813_791"   --->   Operation 818 'add' 'add_ln813_793' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 819 [1/1] (0.78ns)   --->   "%add_ln813_794 = add i16 %mult_V_431, i16 288"   --->   Operation 819 'add' 'add_ln813_794' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.78ns)   --->   "%add_ln813_795 = add i16 %mult_V_344, i16 %mult_V_434"   --->   Operation 820 'add' 'add_ln813_795' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_796 = add i16 %add_ln813_795, i16 %sext_ln813"   --->   Operation 821 'add' 'add_ln813_796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 822 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_799 = add i16 %add_ln813_798, i16 %add_ln813_796"   --->   Operation 822 'add' 'add_ln813_799' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 823 [1/1] (0.78ns)   --->   "%add_ln813_800 = add i16 %mult_V_323, i16 %mult_V_362"   --->   Operation 823 'add' 'add_ln813_800' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_801 = add i16 %add_ln813_800, i16 %mult_V_295"   --->   Operation 824 'add' 'add_ln813_801' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_802 = add i16 %mult_V_435, i16 %sext_ln818_53"   --->   Operation 825 'add' 'add_ln813_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 826 [1/1] (0.77ns)   --->   "%add_ln813_803 = add i16 %sext_ln818_60, i16 64"   --->   Operation 826 'add' 'add_ln813_803' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_804 = add i16 %add_ln813_803, i16 %add_ln813_802"   --->   Operation 827 'add' 'add_ln813_804' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 828 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_805 = add i16 %add_ln813_804, i16 %add_ln813_801"   --->   Operation 828 'add' 'add_ln813_805' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 829 [1/1] (0.77ns)   --->   "%add_ln813_806 = add i16 %sext_ln818_26, i16 %sext_ln818_54"   --->   Operation 829 'add' 'add_ln813_806' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_807 = add i16 %add_ln813_806, i16 %mult_V_436"   --->   Operation 830 'add' 'add_ln813_807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_808 = add i16 %sext_ln818_67, i16 %sext_ln818_63"   --->   Operation 831 'add' 'add_ln813_808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 832 [1/1] (0.75ns)   --->   "%add_ln813_809 = add i14 %sext_ln17_111, i14 128"   --->   Operation 832 'add' 'add_ln813_809' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln813_380 = sext i14 %add_ln813_809"   --->   Operation 833 'sext' 'sext_ln813_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_810 = add i16 %sext_ln813_380, i16 %add_ln813_808"   --->   Operation 834 'add' 'add_ln813_810' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 835 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_811 = add i16 %add_ln813_810, i16 %add_ln813_807"   --->   Operation 835 'add' 'add_ln813_811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 836 [1/1] (0.78ns)   --->   "%add_ln813_812 = add i16 %mult_V_346, i16 %mult_V_437"   --->   Operation 836 'add' 'add_ln813_812' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_813 = add i16 %add_ln813_812, i16 %mult_V_324"   --->   Operation 837 'add' 'add_ln813_813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 838 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_817 = add i16 %add_ln813_816, i16 %add_ln813_813"   --->   Operation 838 'add' 'add_ln813_817' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 839 [1/1] (0.78ns)   --->   "%add_ln813_818 = add i16 %mult_V_325, i16 %mult_V_347"   --->   Operation 839 'add' 'add_ln813_818' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_819 = add i16 %add_ln813_818, i16 %mult_V_303"   --->   Operation 840 'add' 'add_ln813_819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_820 = add i16 %sext_ln818_58, i16 %sext_ln818_67"   --->   Operation 841 'add' 'add_ln813_820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 842 [1/1] (0.76ns)   --->   "%add_ln813_821 = add i15 %sext_ln17_133, i15 288"   --->   Operation 842 'add' 'add_ln813_821' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln813_382 = sext i15 %add_ln813_821"   --->   Operation 843 'sext' 'sext_ln813_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_822 = add i16 %sext_ln813_382, i16 %add_ln813_820"   --->   Operation 844 'add' 'add_ln813_822' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 845 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_823 = add i16 %add_ln813_822, i16 %add_ln813_819"   --->   Operation 845 'add' 'add_ln813_823' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_824 = add i16 %mult_V_326, i16 %mult_V_439"   --->   Operation 846 'add' 'add_ln813_824' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 847 [1/1] (0.76ns)   --->   "%add_ln813_825 = add i15 %sext_ln17_90, i15 480"   --->   Operation 847 'add' 'add_ln813_825' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln813_383 = sext i15 %add_ln813_825"   --->   Operation 848 'sext' 'sext_ln813_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_826 = add i16 %sext_ln813_383, i16 %add_ln813_824"   --->   Operation 849 'add' 'add_ln813_826' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 850 [1/1] (0.78ns)   --->   "%add_ln813_827 = add i16 %mult_V_431, i16 320"   --->   Operation 850 'add' 'add_ln813_827' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.78ns)   --->   "%add_ln813_828 = add i16 %mult_V_441, i16 65504"   --->   Operation 851 'add' 'add_ln813_828' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_829 = add i16 %mult_V_328, i16 %mult_V_443"   --->   Operation 852 'add' 'add_ln813_829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 853 [1/1] (0.75ns)   --->   "%add_ln813_830 = add i14 %sext_ln17_129, i14 480"   --->   Operation 853 'add' 'add_ln813_830' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln813_384 = sext i14 %add_ln813_830"   --->   Operation 854 'sext' 'sext_ln813_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_831 = add i16 %sext_ln813_384, i16 %add_ln813_829"   --->   Operation 855 'add' 'add_ln813_831' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_832 = add i16 %mult_V_297, i16 %sext_ln818_55"   --->   Operation 856 'add' 'add_ln813_832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 857 [1/1] (0.76ns)   --->   "%add_ln813_833 = add i15 %sext_ln17_134, i15 352"   --->   Operation 857 'add' 'add_ln813_833' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln813_385 = sext i15 %add_ln813_833"   --->   Operation 858 'sext' 'sext_ln813_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_834 = add i16 %sext_ln813_385, i16 %add_ln813_832"   --->   Operation 859 'add' 'add_ln813_834' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 860 [1/1] (0.78ns)   --->   "%add_ln813_835 = add i16 %mult_V_310, i16 %mult_V_342"   --->   Operation 860 'add' 'add_ln813_835' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.78ns)   --->   "%add_ln813_836 = add i16 %mult_V_443, i16 %sext_ln818_39"   --->   Operation 861 'add' 'add_ln813_836' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_837 = add i16 %add_ln813_836, i16 %add_ln813_835"   --->   Operation 862 'add' 'add_ln813_837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 863 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_841 = add i16 %add_ln813_840, i16 %add_ln813_837"   --->   Operation 863 'add' 'add_ln813_841' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_842 = add i16 %mult_V_349, i16 %mult_V_445"   --->   Operation 864 'add' 'add_ln813_842' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 865 [1/1] (0.74ns)   --->   "%add_ln813_843 = add i13 %sext_ln17_128, i13 288"   --->   Operation 865 'add' 'add_ln813_843' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln813_387 = sext i13 %add_ln813_843"   --->   Operation 866 'sext' 'sext_ln813_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.76ns)   --->   "%add_ln813_844 = add i15 %sext_ln813_387, i15 %sext_ln17_104"   --->   Operation 867 'add' 'add_ln813_844' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln813_388 = sext i15 %add_ln813_844"   --->   Operation 868 'sext' 'sext_ln813_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_845 = add i16 %sext_ln813_388, i16 %add_ln813_842"   --->   Operation 869 'add' 'add_ln813_845' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_846 = add i16 %mult_V_429, i16 160"   --->   Operation 870 'add' 'add_ln813_846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_847 = add i16 %add_ln813_846, i16 %mult_V_349"   --->   Operation 871 'add' 'add_ln813_847' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 872 [1/1] (0.78ns)   --->   "%add_ln813_848 = add i16 %mult_V_443, i16 %sext_ln818_44"   --->   Operation 872 'add' 'add_ln813_848' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_849 = add i16 %add_ln813_848, i16 %mult_V_312"   --->   Operation 873 'add' 'add_ln813_849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln813_389 = sext i13 %add_ln813_850"   --->   Operation 874 'sext' 'sext_ln813_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.77ns)   --->   "%add_ln813_851 = add i16 %sext_ln813_389, i16 %sext_ln818_65"   --->   Operation 875 'add' 'add_ln813_851' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_852 = add i16 %add_ln813_851, i16 %add_ln813_849"   --->   Operation 876 'add' 'add_ln813_852' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_853 = add i16 %mult_V_365, i16 %sext_ln818_40"   --->   Operation 877 'add' 'add_ln813_853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_854 = add i16 %sext_ln818_80, i16 32"   --->   Operation 878 'add' 'add_ln813_854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 879 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_855 = add i16 %add_ln813_854, i16 %sext_ln818_53"   --->   Operation 879 'add' 'add_ln813_855' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 880 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_856 = add i16 %add_ln813_855, i16 %add_ln813_853"   --->   Operation 880 'add' 'add_ln813_856' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 881 [1/1] (0.78ns)   --->   "%add_ln813_857 = add i16 %mult_V_395, i16 %mult_V_447"   --->   Operation 881 'add' 'add_ln813_857' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_858 = add i16 %add_ln813_857, i16 %mult_V_299"   --->   Operation 882 'add' 'add_ln813_858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln813_391 = sext i15 %add_ln813_861"   --->   Operation 883 'sext' 'sext_ln813_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_862 = add i16 %sext_ln813_391, i16 %add_ln813_858"   --->   Operation 884 'add' 'add_ln813_862' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_863 = add i16 %mult_V_449, i16 224"   --->   Operation 885 'add' 'add_ln813_863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 886 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_864 = add i16 %add_ln813_863, i16 %mult_V_336"   --->   Operation 886 'add' 'add_ln813_864' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 887 [1/1] (0.78ns)   --->   "%add_ln813_865 = add i16 %mult_V_427, i16 %mult_V_439"   --->   Operation 887 'add' 'add_ln813_865' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_866 = add i16 %add_ln813_865, i16 %mult_V_418"   --->   Operation 888 'add' 'add_ln813_866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_867 = add i16 %sext_ln818_35, i16 %sext_ln818_45"   --->   Operation 889 'add' 'add_ln813_867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 890 [1/1] (0.77ns)   --->   "%add_ln813_868 = add i16 %sext_ln818_51, i16 192"   --->   Operation 890 'add' 'add_ln813_868' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_869 = add i16 %add_ln813_868, i16 %add_ln813_867"   --->   Operation 891 'add' 'add_ln813_869' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 892 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_870 = add i16 %add_ln813_869, i16 %add_ln813_866"   --->   Operation 892 'add' 'add_ln813_870' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_871 = add i16 %mult_V_309, i16 %mult_V_354"   --->   Operation 893 'add' 'add_ln813_871' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 894 [1/1] (0.78ns)   --->   "%add_ln813_872 = add i16 %mult_V_451, i16 32"   --->   Operation 894 'add' 'add_ln813_872' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_873 = add i16 %add_ln813_872, i16 %add_ln813_871"   --->   Operation 895 'add' 'add_ln813_873' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_874 = add i16 %mult_V_280, i16 %mult_V_305"   --->   Operation 896 'add' 'add_ln813_874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 897 [1/1] (0.73ns)   --->   "%add_ln813_875 = add i12 %sext_ln17_107, i12 64"   --->   Operation 897 'add' 'add_ln813_875' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln813_392 = sext i12 %add_ln813_875"   --->   Operation 898 'sext' 'sext_ln813_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.78ns)   --->   "%add_ln813_876 = add i16 %sext_ln813_392, i16 %mult_V_452"   --->   Operation 899 'add' 'add_ln813_876' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_877 = add i16 %add_ln813_876, i16 %add_ln813_874"   --->   Operation 900 'add' 'add_ln813_877' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 901 [1/1] (0.77ns)   --->   "%add_ln813_878 = add i16 %sext_ln818_37, i16 %sext_ln818_67"   --->   Operation 901 'add' 'add_ln813_878' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_879 = add i16 %add_ln813_878, i16 %sext_ln818_32"   --->   Operation 902 'add' 'add_ln813_879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 903 [1/1] (0.76ns)   --->   "%add_ln813_880 = add i15 %sext_ln17_136, i15 128"   --->   Operation 903 'add' 'add_ln813_880' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln813_393 = sext i15 %add_ln813_880"   --->   Operation 904 'sext' 'sext_ln813_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.77ns)   --->   "%add_ln813_881 = add i16 %sext_ln813_393, i16 %sext_ln818_24"   --->   Operation 905 'add' 'add_ln813_881' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_882 = add i16 %add_ln813_881, i16 %add_ln813_879"   --->   Operation 906 'add' 'add_ln813_882' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 907 [1/1] (0.77ns)   --->   "%add_ln813_883 = add i16 %sext_ln818_52, i16 %sext_ln818_56"   --->   Operation 907 'add' 'add_ln813_883' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_884 = add i16 %add_ln813_883, i16 %mult_V_320"   --->   Operation 908 'add' 'add_ln813_884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 909 [1/1] (0.76ns)   --->   "%add_ln813_885 = add i15 %sext_ln17_122, i15 32"   --->   Operation 909 'add' 'add_ln813_885' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln813_394 = sext i15 %add_ln813_885"   --->   Operation 910 'sext' 'sext_ln813_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.77ns)   --->   "%add_ln813_886 = add i16 %sext_ln813_394, i16 %sext_ln818_82"   --->   Operation 911 'add' 'add_ln813_886' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_887 = add i16 %add_ln813_886, i16 %add_ln813_884"   --->   Operation 912 'add' 'add_ln813_887' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_888 = add i16 %mult_V_321, i16 %mult_V_360"   --->   Operation 913 'add' 'add_ln813_888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 914 [1/1] (0.77ns)   --->   "%add_ln813_889 = add i16 %sext_ln818_83, i16 128"   --->   Operation 914 'add' 'add_ln813_889' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_890 = add i16 %add_ln813_889, i16 %add_ln813_888"   --->   Operation 915 'add' 'add_ln813_890' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln813_395 = sext i12 %add_ln813_891"   --->   Operation 916 'sext' 'sext_ln813_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_892 = add i16 %mult_V_379, i16 %sext_ln818_79"   --->   Operation 917 'add' 'add_ln813_892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 918 [1/1] (0.76ns)   --->   "%add_ln813_893 = add i15 %sext_ln17_136, i15 %sext_ln813_395"   --->   Operation 918 'add' 'add_ln813_893' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln813_396 = sext i15 %add_ln813_893"   --->   Operation 919 'sext' 'sext_ln813_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.77ns)   --->   "%add_ln813_894 = add i16 %sext_ln813_396, i16 %sext_ln818_31"   --->   Operation 920 'add' 'add_ln813_894' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_895 = add i16 %add_ln813_894, i16 %add_ln813_892"   --->   Operation 921 'add' 'add_ln813_895' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_896 = add i16 %mult_V_456, i16 %sext_ln818_27"   --->   Operation 922 'add' 'add_ln813_896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 923 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_899 = add i16 %add_ln813_898, i16 %add_ln813_896"   --->   Operation 923 'add' 'add_ln813_899' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln813_398 = sext i14 %add_ln813_902"   --->   Operation 924 'sext' 'sext_ln813_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.76ns)   --->   "%add_ln813_903 = add i15 %sext_ln813_398, i15 %sext_ln17_137"   --->   Operation 925 'add' 'add_ln813_903' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln813_399 = sext i15 %add_ln813_903"   --->   Operation 926 'sext' 'sext_ln813_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.78ns)   --->   "%add_ln813_904 = add i16 %sext_ln813_399, i16 %mult_V_440"   --->   Operation 927 'add' 'add_ln813_904' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_905 = add i16 %mult_V_307, i16 %mult_V_458"   --->   Operation 928 'add' 'add_ln813_905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 929 [1/1] (0.74ns)   --->   "%add_ln813_906 = add i13 %sext_ln17_114, i13 8096"   --->   Operation 929 'add' 'add_ln813_906' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln813_400 = sext i13 %add_ln813_906"   --->   Operation 930 'sext' 'sext_ln813_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.77ns)   --->   "%add_ln813_907 = add i16 %sext_ln813_400, i16 %sext_ln818_73"   --->   Operation 931 'add' 'add_ln813_907' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_908 = add i16 %add_ln813_907, i16 %add_ln813_905"   --->   Operation 932 'add' 'add_ln813_908' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 933 [1/1] (0.74ns)   --->   "%add_ln813_909 = add i13 %sext_ln17_128, i13 96"   --->   Operation 933 'add' 'add_ln813_909' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i13 %add_ln813_909"   --->   Operation 934 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_910 = add i16 %mult_V_442, i16 %sext_ln813_202"   --->   Operation 935 'add' 'add_ln813_910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 936 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_911 = add i16 %add_ln813_910, i16 %mult_V_459"   --->   Operation 936 'add' 'add_ln813_911' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 937 [1/1] (0.76ns)   --->   "%add_ln813_912 = add i15 %sext_ln17_138, i15 32224"   --->   Operation 937 'add' 'add_ln813_912' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln813_401 = sext i15 %add_ln813_912"   --->   Operation 938 'sext' 'sext_ln813_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.78ns)   --->   "%add_ln813_913 = add i16 %sext_ln813_401, i16 %mult_V_329"   --->   Operation 939 'add' 'add_ln813_913' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_914 = add i16 %mult_V_443, i16 %sext_ln818_41"   --->   Operation 940 'add' 'add_ln813_914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 941 [1/1] (0.77ns)   --->   "%add_ln813_915 = add i16 %sext_ln818_84, i16 65440"   --->   Operation 941 'add' 'add_ln813_915' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_916 = add i16 %add_ln813_915, i16 %add_ln813_914"   --->   Operation 942 'add' 'add_ln813_916' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 943 [1/1] (0.78ns)   --->   "%add_ln813_917 = add i16 %mult_V_309, i16 %mult_V_346"   --->   Operation 943 'add' 'add_ln813_917' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_918 = add i16 %add_ln813_917, i16 %mult_V_334"   --->   Operation 944 'add' 'add_ln813_918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_919 = add i16 %sext_ln818_53, i16 %sext_ln818_85"   --->   Operation 945 'add' 'add_ln813_919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln813_402 = sext i15 %add_ln813_920"   --->   Operation 946 'sext' 'sext_ln813_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_921 = add i16 %sext_ln813_402, i16 %add_ln813_919"   --->   Operation 947 'add' 'add_ln813_921' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 948 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_922 = add i16 %add_ln813_921, i16 %add_ln813_918"   --->   Operation 948 'add' 'add_ln813_922' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 949 [1/1] (0.78ns)   --->   "%add_ln813_923 = add i16 %mult_V_463, i16 65248"   --->   Operation 949 'add' 'add_ln813_923' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_924 = add i16 %mult_V_410, i16 %sext_ln818_29"   --->   Operation 950 'add' 'add_ln813_924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 951 [1/1] (0.74ns)   --->   "%add_ln813_925 = add i13 %sext_ln17_135, i13 32"   --->   Operation 951 'add' 'add_ln813_925' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln813_403 = sext i13 %add_ln813_925"   --->   Operation 952 'sext' 'sext_ln813_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.77ns)   --->   "%add_ln813_926 = add i16 %sext_ln813_403, i16 %sext_ln818_82"   --->   Operation 953 'add' 'add_ln813_926' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_927 = add i16 %add_ln813_926, i16 %add_ln813_924"   --->   Operation 954 'add' 'add_ln813_927' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 955 [1/1] (0.78ns)   --->   "%add_ln813_928 = add i16 %mult_V_326, i16 %mult_V_353"   --->   Operation 955 'add' 'add_ln813_928' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_929 = add i16 %sext_ln818_81, i16 %sext_ln818_86"   --->   Operation 956 'add' 'add_ln813_929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 957 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_930 = add i16 %add_ln813_929, i16 %sext_ln818_54"   --->   Operation 957 'add' 'add_ln813_930' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_931 = add i16 %add_ln813_930, i16 %add_ln813_928"   --->   Operation 958 'add' 'add_ln813_931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln813_404 = sext i15 %add_ln813_932"   --->   Operation 959 'sext' 'sext_ln813_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln813_405 = sext i14 %add_ln813_933"   --->   Operation 960 'sext' 'sext_ln813_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.76ns)   --->   "%add_ln813_934 = add i15 %sext_ln813_405, i15 %sext_ln17_127"   --->   Operation 961 'add' 'add_ln813_934' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln813_406 = sext i15 %add_ln813_934"   --->   Operation 962 'sext' 'sext_ln813_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.77ns)   --->   "%add_ln813_935 = add i16 %sext_ln813_406, i16 %sext_ln813_404"   --->   Operation 963 'add' 'add_ln813_935' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_936 = add i16 %add_ln813_935, i16 %add_ln813_931"   --->   Operation 964 'add' 'add_ln813_936' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 965 [1/1] (0.77ns)   --->   "%add_ln813_937 = add i16 %sext_ln818_53, i16 %sext_ln818_59"   --->   Operation 965 'add' 'add_ln813_937' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_938 = add i16 %add_ln813_937, i16 %sext_ln818_30"   --->   Operation 966 'add' 'add_ln813_938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_939 = add i16 %sext_ln818_87, i16 192"   --->   Operation 967 'add' 'add_ln813_939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 968 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_940 = add i16 %add_ln813_939, i16 %sext_ln818_66"   --->   Operation 968 'add' 'add_ln813_940' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 969 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_941 = add i16 %add_ln813_940, i16 %add_ln813_938"   --->   Operation 969 'add' 'add_ln813_941' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_942 = add i16 %mult_V_433, i16 %sext_ln818"   --->   Operation 970 'add' 'add_ln813_942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 971 [1/1] (0.77ns)   --->   "%add_ln813_943 = add i16 %sext_ln818_88, i16 288"   --->   Operation 971 'add' 'add_ln813_943' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_944 = add i16 %add_ln813_943, i16 %add_ln813_942"   --->   Operation 972 'add' 'add_ln813_944' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%newret = insertvalue i976 <undef>, i16 %add_ln813_760"   --->   Operation 973 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i976 %newret, i16 %add_ln813_773"   --->   Operation 974 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i976 %newret2, i16 %add_ln813_778"   --->   Operation 975 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i976 %newret4, i16 %add_ln813_780"   --->   Operation 976 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i976 %newret6, i16 %add_ln813_744"   --->   Operation 977 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i976 %newret8, i16 %add_ln813_748"   --->   Operation 978 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i976 %newret10, i16 %add_ln813_877"   --->   Operation 979 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i976 %newret12, i16 %add_ln813_783"   --->   Operation 980 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i976 %newret14, i16 %add_ln813_882"   --->   Operation 981 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i976 %newret16, i16 %add_ln813_789"   --->   Operation 982 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i976 %newret18, i16 %add_ln813_793"   --->   Operation 983 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i976 %newret20, i16 %add_ln813_794"   --->   Operation 984 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i976 %newret22, i16 %add_ln813_754"   --->   Operation 985 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i976 %newret24, i16 %add_ln813_887"   --->   Operation 986 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i976 %newret26, i16 %add_ln813_726"   --->   Operation 987 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i976 %newret28, i16 %add_ln813_731"   --->   Operation 988 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i976 %newret30, i16 %add_ln813_890"   --->   Operation 989 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i976 %newret32, i16 %add_ln813_735"   --->   Operation 990 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i976 %newret34, i16 %add_ln813_799"   --->   Operation 991 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i976 %newret36, i16 %add_ln813_805"   --->   Operation 992 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i976 %newret38, i16 %add_ln813_811"   --->   Operation 993 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i976 %newret40, i16 %add_ln813_895"   --->   Operation 994 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i976 %newret42, i16 %add_ln813_737"   --->   Operation 995 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i976 %newret44, i16 %add_ln813_899"   --->   Operation 996 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i976 %newret46, i16 %add_ln813_817"   --->   Operation 997 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i976 %newret48, i16 %add_ln813_823"   --->   Operation 998 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%newret52 = insertvalue i976 %newret50, i16 %add_ln813_826"   --->   Operation 999 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%newret54 = insertvalue i976 %newret52, i16 %add_ln813_722"   --->   Operation 1000 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%newret56 = insertvalue i976 %newret54, i16 %add_ln813_827"   --->   Operation 1001 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%newret58 = insertvalue i976 %newret56, i16 %add_ln813_904"   --->   Operation 1002 'insertvalue' 'newret58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%newret60 = insertvalue i976 %newret58, i16 %add_ln813_828"   --->   Operation 1003 'insertvalue' 'newret60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%newret62 = insertvalue i976 %newret60, i16 %add_ln813_908"   --->   Operation 1004 'insertvalue' 'newret62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%newret64 = insertvalue i976 %newret62, i16 %add_ln813_911"   --->   Operation 1005 'insertvalue' 'newret64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%newret66 = insertvalue i976 %newret64, i16 %add_ln813_831"   --->   Operation 1006 'insertvalue' 'newret66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%newret68 = insertvalue i976 %newret66, i16 %add_ln813_834"   --->   Operation 1007 'insertvalue' 'newret68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%newret70 = insertvalue i976 %newret68, i16 %add_ln813_913"   --->   Operation 1008 'insertvalue' 'newret70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%newret72 = insertvalue i976 %newret70, i16 %add_ln813_841"   --->   Operation 1009 'insertvalue' 'newret72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%newret74 = insertvalue i976 %newret72, i16 %add_ln813_845"   --->   Operation 1010 'insertvalue' 'newret74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%newret75 = insertvalue i976 %newret74, i16 %add_ln813_847"   --->   Operation 1011 'insertvalue' 'newret75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%newret76 = insertvalue i976 %newret75, i16 %add_ln813_765"   --->   Operation 1012 'insertvalue' 'newret76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%newret77 = insertvalue i976 %newret76, i16 %add_ln813_852"   --->   Operation 1013 'insertvalue' 'newret77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%newret78 = insertvalue i976 %newret77, i16 %add_ln813_856"   --->   Operation 1014 'insertvalue' 'newret78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%newret79 = insertvalue i976 %newret78, i16 %add_ln813_916"   --->   Operation 1015 'insertvalue' 'newret79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%newret80 = insertvalue i976 %newret79, i16 %add_ln813_922"   --->   Operation 1016 'insertvalue' 'newret80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%newret81 = insertvalue i976 %newret80, i16 %add_ln813_862"   --->   Operation 1017 'insertvalue' 'newret81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%newret82 = insertvalue i976 %newret81, i16 %add_ln813_923"   --->   Operation 1018 'insertvalue' 'newret82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%newret83 = insertvalue i976 %newret82, i16 %add_ln813_927"   --->   Operation 1019 'insertvalue' 'newret83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%newret84 = insertvalue i976 %newret83, i16 %add_ln813_714"   --->   Operation 1020 'insertvalue' 'newret84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%newret85 = insertvalue i976 %newret84, i16 %add_ln813_864"   --->   Operation 1021 'insertvalue' 'newret85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%newret86 = insertvalue i976 %newret85, i16 %add_ln813_870"   --->   Operation 1022 'insertvalue' 'newret86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%newret87 = insertvalue i976 %newret86, i16 %add_ln813_729"   --->   Operation 1023 'insertvalue' 'newret87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%newret88 = insertvalue i976 %newret87, i16 %add_ln813_936"   --->   Operation 1024 'insertvalue' 'newret88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%newret89 = insertvalue i976 %newret88, i16 %add_ln813_740"   --->   Operation 1025 'insertvalue' 'newret89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%newret90 = insertvalue i976 %newret89, i16 %add_ln813_941"   --->   Operation 1026 'insertvalue' 'newret90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%newret91 = insertvalue i976 %newret90, i16 %add_ln813_873"   --->   Operation 1027 'insertvalue' 'newret91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%newret92 = insertvalue i976 %newret91, i16 %add_ln813_944"   --->   Operation 1028 'insertvalue' 'newret92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%newret93 = insertvalue i976 %newret92, i16 %add_ln813_716"   --->   Operation 1029 'insertvalue' 'newret93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%newret94 = insertvalue i976 %newret93, i16 %add_ln813_769"   --->   Operation 1030 'insertvalue' 'newret94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%newret95 = insertvalue i976 %newret94, i16 %add_ln813_713"   --->   Operation 1031 'insertvalue' 'newret95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%newret96 = insertvalue i976 %newret95, i16 %add_ln813_718"   --->   Operation 1032 'insertvalue' 'newret96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%newret97 = insertvalue i976 %newret96, i16 %add_ln813_711"   --->   Operation 1033 'insertvalue' 'newret97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i976 %newret97"   --->   Operation 1034 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	wire read operation ('p_read_162') on port 'p_read' [4]  (0 ns)
	'sub' operation ('r.V') [238]  (0.797 ns)
	'add' operation ('add_ln813_897') [911]  (0.765 ns)
	'add' operation ('add_ln813_898') [913]  (0.775 ns)

 <State 2>: 2.35ns
The critical path consists of the following:
	'sub' operation ('r.V') [139]  (0.797 ns)
	'add' operation ('add_ln813_712') [689]  (0.765 ns)
	'add' operation ('add_ln813_713') [691]  (0.785 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
