#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f2dd65a640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f2dd65a7d0 .scope module, "tb" "tb" 3 91;
 .timescale -12 -12;
L_000001f2dd658490 .functor NOT 1, L_000001f2dd62bce0, C4<0>, C4<0>, C4<0>;
L_000001f2dd6581f0 .functor XOR 32, L_000001f2dd656200, L_000001f2dd656660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f2dd658ce0 .functor XOR 32, L_000001f2dd6581f0, L_000001f2dd656840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f2dd656f20_0 .net *"_ivl_10", 31 0, L_000001f2dd656840;  1 drivers
v000001f2dd656340_0 .net *"_ivl_12", 31 0, L_000001f2dd658ce0;  1 drivers
v000001f2dd656520_0 .net *"_ivl_2", 31 0, L_000001f2dd6560c0;  1 drivers
v000001f2dd657a60_0 .net *"_ivl_4", 31 0, L_000001f2dd656200;  1 drivers
v000001f2dd656c00_0 .net *"_ivl_6", 31 0, L_000001f2dd656660;  1 drivers
v000001f2dd657060_0 .net *"_ivl_8", 31 0, L_000001f2dd6581f0;  1 drivers
v000001f2dd657380_0 .var "clk", 0 0;
v000001f2dd657420_0 .net "in", 31 0, v000001f2dd656160_0;  1 drivers
v000001f2dd6567a0_0 .net "out_dut", 31 0, v000001f2dd6579c0_0;  1 drivers
v000001f2dd6574c0_0 .net "out_ref", 31 0, v000001f2dd656980_0;  1 drivers
v000001f2dd657e20_0 .net "reset", 0 0, v000001f2dd656fc0_0;  1 drivers
v000001f2dd657920_0 .var/2u "stats1", 159 0;
v000001f2dd6565c0_0 .var/2u "strobe", 0 0;
v000001f2dd657ec0_0 .net "tb_match", 0 0, L_000001f2dd62bce0;  1 drivers
v000001f2dd657b00_0 .net "tb_mismatch", 0 0, L_000001f2dd658490;  1 drivers
v000001f2dd657560_0 .net "wavedrom_enable", 0 0, v000001f2dd6563e0_0;  1 drivers
v000001f2dd657ba0_0 .net "wavedrom_title", 511 0, v000001f2dd656020_0;  1 drivers
L_000001f2dd6560c0 .concat [ 32 0 0 0], v000001f2dd656980_0;
L_000001f2dd656200 .concat [ 32 0 0 0], v000001f2dd656980_0;
L_000001f2dd656660 .concat [ 32 0 0 0], v000001f2dd6579c0_0;
L_000001f2dd656840 .concat [ 32 0 0 0], v000001f2dd656980_0;
L_000001f2dd62bce0 .cmp/eeq 32, L_000001f2dd6560c0, L_000001f2dd658ce0;
S_000001f2dd658ff0 .scope module, "good1" "RefModule" 3 132, 4 2 0, S_000001f2dd65a7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v000001f2dd6577e0_0 .net "clk", 0 0, v000001f2dd657380_0;  1 drivers
v000001f2dd657100_0 .var "d_last", 31 0;
v000001f2dd6571a0_0 .net "in", 31 0, v000001f2dd656160_0;  alias, 1 drivers
v000001f2dd656980_0 .var "out", 31 0;
v000001f2dd657880_0 .net "reset", 0 0, v000001f2dd656fc0_0;  alias, 1 drivers
E_000001f2dd632e60 .event posedge, v000001f2dd6577e0_0;
S_000001f2dd659180 .scope module, "stim1" "stimulus_gen" 3 127, 3 6 0, S_000001f2dd65a7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 32 "in";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001f2dd656ca0_0 .net "clk", 0 0, v000001f2dd657380_0;  alias, 1 drivers
v000001f2dd656160_0 .var "in", 31 0;
v000001f2dd656fc0_0 .var "reset", 0 0;
v000001f2dd656d40_0 .net "tb_match", 0 0, L_000001f2dd62bce0;  alias, 1 drivers
v000001f2dd6563e0_0 .var "wavedrom_enable", 0 0;
v000001f2dd656020_0 .var "wavedrom_title", 511 0;
E_000001f2dd6335e0/0 .event negedge, v000001f2dd6577e0_0;
E_000001f2dd6335e0/1 .event posedge, v000001f2dd6577e0_0;
E_000001f2dd6335e0 .event/or E_000001f2dd6335e0/0, E_000001f2dd6335e0/1;
E_000001f2dd632860 .event negedge, v000001f2dd6577e0_0;
S_000001f2dd5eea10 .scope task, "wavedrom_start" "wavedrom_start" 3 20, 3 20 0, S_000001f2dd659180;
 .timescale -12 -12;
v000001f2dd656ac0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001f2dd5eeba0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 23, 3 23 0, S_000001f2dd659180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001f2dd5eed30 .scope module, "top_module1" "TopModule" 3 138, 5 3 0, S_000001f2dd65a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
L_000001f2dd658180 .functor NOT 32, L_000001f2dd657c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f2dd6588f0 .functor AND 32, L_000001f2dd658180, v000001f2dd6579c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f2dd658420 .functor OR 32, L_000001f2dd656700, L_000001f2dd6588f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f2dd6568e0_0 .net *"_ivl_0", 31 0, L_000001f2dd656700;  1 drivers
v000001f2dd657ce0_0 .net *"_ivl_10", 31 0, L_000001f2dd6588f0;  1 drivers
v000001f2dd657240_0 .net *"_ivl_12", 31 0, L_000001f2dd658420;  1 drivers
L_000001f2dda30088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f2dd656b60_0 .net *"_ivl_3", 30 0, L_000001f2dda30088;  1 drivers
v000001f2dd657600_0 .net *"_ivl_4", 31 0, L_000001f2dd657c40;  1 drivers
L_000001f2dda300d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f2dd656de0_0 .net *"_ivl_7", 30 0, L_000001f2dda300d0;  1 drivers
v000001f2dd6576a0_0 .net *"_ivl_8", 31 0, L_000001f2dd658180;  1 drivers
v000001f2dd656480_0 .net "clk", 0 0, v000001f2dd657380_0;  alias, 1 drivers
v000001f2dd6572e0_0 .net "in", 31 0, v000001f2dd656160_0;  alias, 1 drivers
v000001f2dd6579c0_0 .var "out", 31 0;
v000001f2dd656e80_0 .net "out_sync", 0 0, L_000001f2dd657d80;  1 drivers
v000001f2dd6562a0_0 .net "reset", 0 0, v000001f2dd656fc0_0;  alias, 1 drivers
E_000001f2dd633420 .event posedge, v000001f2dd657880_0, v000001f2dd6577e0_0;
L_000001f2dd656700 .concat [ 1 31 0 0], v000001f2dd656fc0_0, L_000001f2dda30088;
L_000001f2dd657c40 .concat [ 1 31 0 0], v000001f2dd656fc0_0, L_000001f2dda300d0;
L_000001f2dd657d80 .part L_000001f2dd658420, 0, 1;
S_000001f2dd651a90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 14, 5 14 0, S_000001f2dd5eed30;
 .timescale 0 0;
v000001f2dd656a20_0 .var/2s "i", 31 0;
S_000001f2dd651c20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_000001f2dd65a7d0;
 .timescale -12 -12;
E_000001f2dd631be0 .event edge, v000001f2dd6565c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001f2dd6565c0_0;
    %nor/r;
    %assign/vec4 v000001f2dd6565c0_0, 0;
    %wait E_000001f2dd631be0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001f2dd659180;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2dd656fc0_0, 0;
    %wait E_000001f2dd632e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2dd656fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2dd656160_0, 0, 32;
    %wait E_000001f2dd632860;
    %wait E_000001f2dd632e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd656fc0_0, 0, 1;
    %wait E_000001f2dd632e60;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001f2dd656160_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001f2dd656160_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2dd656160_0, 0, 32;
    %wait E_000001f2dd632e60;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001f2dd656160_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2dd656fc0_0, 0, 1;
    %wait E_000001f2dd632e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd656fc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2dd656160_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %wait E_000001f2dd632860;
    %fork TD_tb.stim1.wavedrom_stop, S_000001f2dd5eeba0;
    %join;
    %wait E_000001f2dd632860;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632860;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %wait E_000001f2dd632860;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.17, 5;
    %jmp/1 T_3.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.16;
T_3.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2dd656fc0_0, 0;
    %wait E_000001f2dd632e60;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %wait E_000001f2dd632e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2dd656fc0_0, 0;
    %wait E_000001f2dd632e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2dd656fc0_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %wait E_000001f2dd632e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2dd656fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2dd656160_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.19, 5;
    %jmp/1 T_3.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd632e60;
    %jmp T_3.18;
T_3.19 ;
    %pop/vec4 1;
    %wait E_000001f2dd632860;
    %fork TD_tb.stim1.wavedrom_stop, S_000001f2dd5eeba0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.21, 5;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f2dd6335e0;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %assign/vec4 v000001f2dd656160_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001f2dd656fc0_0, 0;
    %jmp T_3.20;
T_3.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f2dd658ff0;
T_4 ;
    %wait E_000001f2dd632e60;
    %load/vec4 v000001f2dd6571a0_0;
    %assign/vec4 v000001f2dd657100_0, 0;
    %load/vec4 v000001f2dd657880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2dd656980_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f2dd656980_0;
    %load/vec4 v000001f2dd6571a0_0;
    %inv;
    %load/vec4 v000001f2dd657100_0;
    %and;
    %or;
    %assign/vec4 v000001f2dd656980_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f2dd5eed30;
T_5 ;
    %wait E_000001f2dd633420;
    %load/vec4 v000001f2dd6562a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2dd6579c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %fork t_1, S_000001f2dd651a90;
    %jmp t_0;
    .scope S_000001f2dd651a90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2dd656a20_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001f2dd656a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v000001f2dd6572e0_0;
    %load/vec4 v000001f2dd656a20_0;
    %part/s 1;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f2dd6572e0_0;
    %load/vec4 v000001f2dd656a20_0;
    %addi 1, 0, 32;
    %part/s 1;
    %inv;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v000001f2dd656a20_0;
    %assign/vec4/off/d v000001f2dd6579c0_0, 4, 5;
T_5.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f2dd656a20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f2dd656a20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001f2dd5eed30;
t_0 %join;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f2dd5eed30;
T_6 ;
    %wait E_000001f2dd632e60;
    %load/vec4 v000001f2dd6579c0_0;
    %assign/vec4 v000001f2dd6579c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f2dd65a7d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd657380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2dd6565c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000001f2dd65a7d0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001f2dd657380_0;
    %inv;
    %store/vec4 v000001f2dd657380_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001f2dd65a7d0;
T_9 ;
    %vpi_call/w 3 119 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 120 "$dumpvars", 32'sb00000000000000000000000000000001, v000001f2dd656ca0_0, v000001f2dd657b00_0, v000001f2dd657380_0, v000001f2dd657e20_0, v000001f2dd657420_0, v000001f2dd6574c0_0, v000001f2dd6567a0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001f2dd65a7d0;
T_10 ;
    %load/vec4 v000001f2dd657920_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001f2dd657920_0, 64, 32>, &PV<v000001f2dd657920_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001f2dd657920_0, 128, 32>, &PV<v000001f2dd657920_0, 0, 32> {0 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", &PV<v000001f2dd657920_0, 128, 32>, &PV<v000001f2dd657920_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_000001f2dd65a7d0;
T_11 ;
    %wait E_000001f2dd6335e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f2dd657920_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f2dd657920_0, 4, 32;
    %load/vec4 v000001f2dd657ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001f2dd657920_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f2dd657920_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f2dd657920_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f2dd657920_0, 4, 32;
T_11.0 ;
    %load/vec4 v000001f2dd6574c0_0;
    %load/vec4 v000001f2dd6574c0_0;
    %load/vec4 v000001f2dd6567a0_0;
    %xor;
    %load/vec4 v000001f2dd6574c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v000001f2dd657920_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f2dd657920_0, 4, 32;
T_11.6 ;
    %load/vec4 v000001f2dd657920_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f2dd657920_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f2dd65a7d0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 183 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 184 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob066_edgecapture_test.sv";
    "dataset_code-complete-iccad2023/Prob066_edgecapture_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob066_edgecapture/Prob066_edgecapture_sample01.sv";
