// Seed: 3610887646
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input tri1 module_0,
    output wor id_4
);
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_0), .id_2($display(1))
  );
  always_comb #1 begin
    deassign id_4;
    assert (1 - 1'b0);
  end
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    output wor id_9,
    output wire id_10,
    input supply0 id_11
);
  wire id_13, id_14;
  module_0(
      id_8, id_10, id_6, id_7, id_5
  );
  wire id_15;
  tri1 id_16 = id_3;
endmodule
