/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [6:0] _02_;
  wire [4:0] _03_;
  reg [5:0] _04_;
  reg [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [29:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [15:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _06_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 4'h0;
    else _06_ <= celloutsig_1_5z[4:1];
  assign _03_[4:1] = _06_;
  assign celloutsig_0_35z = celloutsig_0_28z ^ celloutsig_0_23z[1];
  assign celloutsig_1_8z = celloutsig_1_4z ^ celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_9z ^ celloutsig_1_4z;
  assign celloutsig_1_18z = _00_ ^ celloutsig_1_14z[6];
  assign celloutsig_0_25z = celloutsig_0_14z ^ celloutsig_0_11z;
  assign celloutsig_0_28z = celloutsig_0_13z ^ celloutsig_0_10z;
  assign celloutsig_0_0z = ~(in_data[58] ^ in_data[23]);
  assign celloutsig_0_31z = ~(celloutsig_0_27z[1] ^ celloutsig_0_21z);
  assign celloutsig_0_13z = ~(celloutsig_0_12z ^ celloutsig_0_4z);
  assign celloutsig_0_15z = ~(celloutsig_0_0z ^ celloutsig_0_11z);
  assign celloutsig_0_18z = ~(celloutsig_0_1z[29] ^ celloutsig_0_11z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_1z[26:21], celloutsig_0_2z };
  reg [2:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 3'h0;
    else _19_ <= celloutsig_1_1z;
  assign { _01_[2:1], _00_ } = _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_9z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_36z = celloutsig_0_1z[15:0] / { 1'h1, celloutsig_0_1z[19:14], celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[177:158] == in_data[152:133];
  assign celloutsig_1_4z = { _01_[2:1], _00_, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } == in_data[110:102];
  assign celloutsig_1_6z = { in_data[149:137], _01_[2:1], _00_ } == in_data[127:112];
  assign celloutsig_0_2z = { in_data[32:30], celloutsig_0_0z } == celloutsig_0_1z[5:2];
  assign celloutsig_1_10z = { in_data[177:168], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z } === { in_data[119:101], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_21z = { celloutsig_0_16z[11:3], celloutsig_0_13z, celloutsig_0_7z } === { _02_[3:1], _04_, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_3z = { _01_[2:1], celloutsig_1_0z } > celloutsig_1_1z;
  assign celloutsig_1_19z = { celloutsig_1_14z[7:6], 1'h0, _03_[4:1], 1'h0, celloutsig_1_3z, celloutsig_1_6z } > { in_data[141:140], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_10z, 1'h0, celloutsig_1_8z };
  assign celloutsig_0_14z = _02_[4:1] > { celloutsig_0_1z[9:8], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_9z = ! { in_data[149:147], celloutsig_1_1z };
  assign celloutsig_0_6z = ! { in_data[50:49], celloutsig_0_5z };
  assign celloutsig_0_12z = ! { _02_[5:1], celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_1z[12:2] !== celloutsig_0_16z[10:0];
  assign celloutsig_0_5z = { in_data[32:27], celloutsig_0_4z } !== celloutsig_0_1z[18:12];
  assign celloutsig_0_10z = celloutsig_0_1z[21:18] !== { _02_[2:0], celloutsig_0_4z };
  assign celloutsig_0_33z = { celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z } | { celloutsig_0_27z, celloutsig_0_32z };
  assign celloutsig_1_5z = { celloutsig_1_1z[1:0], _01_[2:1], _00_ } | { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_20z = { celloutsig_0_19z[1:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_18z } | { _04_, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_20z[0], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_4z } | { _04_[5], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_27z = _05_ | { celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_7z = | { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_8z = | { in_data[34], _02_, celloutsig_0_6z };
  assign celloutsig_0_11z = | celloutsig_0_1z[2:0];
  assign celloutsig_0_37z = { celloutsig_0_20z, celloutsig_0_0z } - { celloutsig_0_19z[2:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[119], celloutsig_1_0z, celloutsig_1_0z } - { in_data[124:123], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z, _01_[2:1], _00_, celloutsig_1_3z } - { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[84:56], celloutsig_0_0z } - { in_data[74:47], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[56:47], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z } - { in_data[36:34], _02_, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_19z = { celloutsig_0_1z[21:19], celloutsig_0_13z } - { _04_[2], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_4z) | (_00_ & _01_[1]));
  assign celloutsig_0_4z = ~((_02_[4] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_9z = ~((in_data[62] & celloutsig_0_4z) | (celloutsig_0_1z[1] & celloutsig_0_1z[12]));
  assign _01_[0] = _00_;
  assign _03_[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[47:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
