-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_ack_delay is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    eventEng2ackDelay_event_dout : IN STD_LOGIC_VECTOR (180 downto 0);
    eventEng2ackDelay_event_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    eventEng2ackDelay_event_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    eventEng2ackDelay_event_empty_n : IN STD_LOGIC;
    eventEng2ackDelay_event_read : OUT STD_LOGIC;
    ackDelayFifoReadCount_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    ackDelayFifoReadCount_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    ackDelayFifoReadCount_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    ackDelayFifoReadCount_full_n : IN STD_LOGIC;
    ackDelayFifoReadCount_write : OUT STD_LOGIC;
    eventEng2txEng_event_din : OUT STD_LOGIC_VECTOR (180 downto 0);
    eventEng2txEng_event_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    eventEng2txEng_event_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    eventEng2txEng_event_full_n : IN STD_LOGIC;
    eventEng2txEng_event_write : OUT STD_LOGIC;
    ackDelayFifoWriteCount_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    ackDelayFifoWriteCount_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    ackDelayFifoWriteCount_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    ackDelayFifoWriteCount_full_n : IN STD_LOGIC;
    ackDelayFifoWriteCount_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_ack_delay is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_3E8 : STD_LOGIC_VECTOR (15 downto 0) := "0000001111101000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv48_2 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv49_2 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_86_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_290 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_i_reg_290_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_331 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_354_nbwritereq_fu_108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_79_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op63_write_state4 : BOOLEAN;
    signal icmp_ln1065_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_304 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_304_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op68_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal tmp_i_reg_290_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_331_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_354_reg_339 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_79_reg_343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op71_write_state5 : BOOLEAN;
    signal icmp_ln1065_reg_335_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_304_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op73_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ack_table_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ack_table_V_ce0 : STD_LOGIC;
    signal ack_table_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ack_table_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ack_table_V_ce1 : STD_LOGIC;
    signal ack_table_V_we1 : STD_LOGIC;
    signal ack_table_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ad_pointer_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal eventEng2ackDelay_event_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ackDelayFifoReadCount_blk_n : STD_LOGIC;
    signal eventEng2txEng_event_blk_n : STD_LOGIC;
    signal ackDelayFifoWriteCount_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_reg_290_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal eventEng2ackDelay_event_read_reg_294 : STD_LOGIC_VECTOR (180 downto 0);
    signal eventEng2ackDelay_event_read_reg_294_pp0_iter1_reg : STD_LOGIC_VECTOR (180 downto 0);
    signal eventEng2ackDelay_event_read_reg_294_pp0_iter2_reg : STD_LOGIC_VECTOR (180 downto 0);
    signal ev_sessionID_V_1_reg_299 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln53_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_304_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ad_pointer_V_load_reg_308 : STD_LOGIC_VECTOR (15 downto 0);
    signal ad_pointer_V_load_reg_308_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ack_table_V_addr_1_reg_313 : STD_LOGIC_VECTOR (9 downto 0);
    signal ack_table_V_addr_1_reg_313_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ack_table_V_addr_reg_319 : STD_LOGIC_VECTOR (9 downto 0);
    signal ack_table_V_addr_reg_319_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ack_table_V_load_reg_325 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln587_18_fu_188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln78_fu_205_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln174_75_fu_279_p1 : STD_LOGIC_VECTOR (180 downto 0);
    signal add_ln887_fu_284_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ev_type_fu_164_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln886_fu_193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1065_80_fu_199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_228_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal or_ln174_fu_235_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_fu_241_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln174_s_fu_251_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal or_ln174_54_fu_261_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln174_fu_267_p1 : STD_LOGIC_VECTOR (84 downto 0);
    signal tmp_605_i_fu_271_p3 : STD_LOGIC_VECTOR (85 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_35 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_45 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op65_store_state4 : BOOLEAN;
    signal ap_enable_operation_65 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op67_store_state4 : BOOLEAN;
    signal ap_enable_operation_67 : BOOLEAN;
    signal ap_predicate_op69_store_state4 : BOOLEAN;
    signal ap_enable_operation_69 : BOOLEAN;
    signal ap_predicate_op44_load_state2 : BOOLEAN;
    signal ap_enable_operation_44 : BOOLEAN;
    signal ap_predicate_op48_load_state3 : BOOLEAN;
    signal ap_enable_operation_48 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_179 : BOOLEAN;
    signal ap_condition_86 : BOOLEAN;
    signal ap_condition_101 : BOOLEAN;
    signal ap_condition_284 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component toe_top_ack_delay_ack_table_V_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    ack_table_V_U : component toe_top_ack_delay_ack_table_V_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ack_table_V_address0,
        ce0 => ack_table_V_ce0,
        q0 => ack_table_V_q0,
        address1 => ack_table_V_address1,
        ce1 => ack_table_V_ce1,
        we1 => ack_table_V_we1,
        d1 => ack_table_V_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_290 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ack_table_V_addr_1_reg_313 <= zext_ln587_18_fu_188_p1(10 - 1 downto 0);
                ad_pointer_V_load_reg_308 <= ad_pointer_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ack_table_V_addr_1_reg_313_pp0_iter2_reg <= ack_table_V_addr_1_reg_313;
                ack_table_V_addr_reg_319_pp0_iter2_reg <= ack_table_V_addr_reg_319;
                ad_pointer_V_load_reg_308_pp0_iter2_reg <= ad_pointer_V_load_reg_308;
                eventEng2ackDelay_event_read_reg_294_pp0_iter2_reg <= eventEng2ackDelay_event_read_reg_294_pp0_iter1_reg;
                icmp_ln1065_reg_335_pp0_iter3_reg <= icmp_ln1065_reg_335;
                icmp_ln1081_reg_331_pp0_iter3_reg <= icmp_ln1081_reg_331;
                icmp_ln53_reg_304_pp0_iter2_reg <= icmp_ln53_reg_304_pp0_iter1_reg;
                icmp_ln53_reg_304_pp0_iter3_reg <= icmp_ln53_reg_304_pp0_iter2_reg;
                tmp_i_reg_290_pp0_iter2_reg <= tmp_i_reg_290_pp0_iter1_reg;
                tmp_i_reg_290_pp0_iter3_reg <= tmp_i_reg_290_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_290 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ack_table_V_addr_reg_319 <= zext_ln587_fu_219_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_290_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ack_table_V_load_reg_325 <= ack_table_V_q0;
                icmp_ln1081_reg_331 <= grp_fu_158_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_290 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ad_pointer_V <= select_ln78_fu_205_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ev_sessionID_V_1_reg_299 <= eventEng2ackDelay_event_dout(41 downto 32);
                eventEng2ackDelay_event_read_reg_294 <= eventEng2ackDelay_event_dout;
                icmp_ln53_reg_304 <= icmp_ln53_fu_178_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                eventEng2ackDelay_event_read_reg_294_pp0_iter1_reg <= eventEng2ackDelay_event_read_reg_294;
                icmp_ln53_reg_304_pp0_iter1_reg <= icmp_ln53_reg_304;
                tmp_i_reg_290 <= tmp_i_nbreadreq_fu_86_p3;
                tmp_i_reg_290_pp0_iter1_reg <= tmp_i_reg_290;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_354_nbwritereq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1065_79_reg_343 <= icmp_ln1065_79_fu_223_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln53_reg_304_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_290_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1065_reg_335 <= grp_fu_158_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_354_reg_339 <= (0=>eventEng2txEng_event_full_n, others=>'-');
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    ackDelayFifoReadCount_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ackDelayFifoReadCount_full_n, tmp_i_reg_290, ap_block_pp0_stage0)
    begin
        if (((tmp_i_reg_290 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ackDelayFifoReadCount_blk_n <= ackDelayFifoReadCount_full_n;
        else 
            ackDelayFifoReadCount_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ackDelayFifoReadCount_din <= ap_const_lv1_1;

    ackDelayFifoReadCount_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_290, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_reg_290 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ackDelayFifoReadCount_write <= ap_const_logic_1;
        else 
            ackDelayFifoReadCount_write <= ap_const_logic_0;
        end if; 
    end process;


    ackDelayFifoWriteCount_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, ackDelayFifoWriteCount_full_n, ap_predicate_op71_write_state5, ap_predicate_op73_write_state5, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op73_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op71_write_state5 = ap_const_boolean_1)))) then 
            ackDelayFifoWriteCount_blk_n <= ackDelayFifoWriteCount_full_n;
        else 
            ackDelayFifoWriteCount_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ackDelayFifoWriteCount_din <= ap_const_lv1_1;

    ackDelayFifoWriteCount_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op71_write_state5, ap_predicate_op73_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op73_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op71_write_state5 = ap_const_boolean_1)))) then 
            ackDelayFifoWriteCount_write <= ap_const_logic_1;
        else 
            ackDelayFifoWriteCount_write <= ap_const_logic_0;
        end if; 
    end process;


    ack_table_V_address0_assign_proc : process(tmp_i_reg_290, icmp_ln53_reg_304, zext_ln587_18_fu_188_p1, zext_ln587_fu_219_p1, ap_condition_179)
    begin
        if ((ap_const_boolean_1 = ap_condition_179)) then
            if (((icmp_ln53_reg_304 = ap_const_lv1_1) and (tmp_i_reg_290 = ap_const_lv1_1))) then 
                ack_table_V_address0 <= zext_ln587_fu_219_p1(10 - 1 downto 0);
            elsif ((tmp_i_reg_290 = ap_const_lv1_0)) then 
                ack_table_V_address0 <= zext_ln587_18_fu_188_p1(10 - 1 downto 0);
            else 
                ack_table_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            ack_table_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    ack_table_V_address1_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_290_pp0_iter2_reg, icmp_ln1081_reg_331, tmp_i_354_nbwritereq_fu_108_p3, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg, ap_block_pp0_stage0, ack_table_V_addr_1_reg_313_pp0_iter2_reg, ack_table_V_addr_reg_319_pp0_iter2_reg)
    begin
        if ((((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1065_reg_335 = ap_const_lv1_1) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln1065_reg_335 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)))))) then 
            ack_table_V_address1 <= ack_table_V_addr_reg_319_pp0_iter2_reg;
        elsif (((tmp_i_354_nbwritereq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ack_table_V_address1 <= ack_table_V_addr_1_reg_313_pp0_iter2_reg;
        else 
            ack_table_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    ack_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_290, icmp_ln53_reg_304, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln53_reg_304 = ap_const_lv1_1) and (tmp_i_reg_290 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_290 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ack_table_V_ce0 <= ap_const_logic_1;
        else 
            ack_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ack_table_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_290_pp0_iter2_reg, icmp_ln1081_reg_331, tmp_i_354_nbwritereq_fu_108_p3, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_i_354_nbwritereq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1065_reg_335 = ap_const_lv1_1) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln1065_reg_335 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)))))) then 
            ack_table_V_ce1 <= ap_const_logic_1;
        else 
            ack_table_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ack_table_V_d1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add_ln887_fu_284_p2, ap_condition_86, ap_condition_101, ap_condition_284)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_boolean_1 = ap_condition_284)) then 
                ack_table_V_d1 <= ap_const_lv12_B;
            elsif ((ap_const_boolean_1 = ap_condition_101)) then 
                ack_table_V_d1 <= ap_const_lv12_0;
            elsif ((ap_const_boolean_1 = ap_condition_86)) then 
                ack_table_V_d1 <= add_ln887_fu_284_p2;
            else 
                ack_table_V_d1 <= "XXXXXXXXXXXX";
            end if;
        else 
            ack_table_V_d1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ack_table_V_we1_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_290_pp0_iter2_reg, icmp_ln1081_reg_331, tmp_i_354_nbwritereq_fu_108_p3, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_i_354_nbwritereq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1065_reg_335 = ap_const_lv1_1) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln1065_reg_335 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)))))) then 
            ack_table_V_we1 <= ap_const_logic_1;
        else 
            ack_table_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln886_fu_193_p2 <= std_logic_vector(unsigned(ad_pointer_V) + unsigned(ap_const_lv16_1));
    add_ln887_fu_284_p2 <= std_logic_vector(unsigned(ack_table_V_load_reg_325) + unsigned(ap_const_lv12_FFF));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, eventEng2ackDelay_event_empty_n, tmp_i_nbreadreq_fu_86_p3, ap_done_reg, ackDelayFifoReadCount_full_n, tmp_i_reg_290, eventEng2txEng_event_full_n, ap_predicate_op63_write_state4, ap_predicate_op68_write_state4, ackDelayFifoWriteCount_full_n, ap_predicate_op71_write_state5, ap_predicate_op73_write_state5)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_reg_290 = ap_const_lv1_1) and (ap_const_logic_0 = ackDelayFifoReadCount_full_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (eventEng2ackDelay_event_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op73_write_state5 = ap_const_boolean_1)) or ((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op71_write_state5 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op63_write_state4 = ap_const_boolean_1) and (eventEng2txEng_event_full_n = ap_const_logic_0)) or ((eventEng2txEng_event_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, eventEng2ackDelay_event_empty_n, tmp_i_nbreadreq_fu_86_p3, ap_done_reg, ackDelayFifoReadCount_full_n, tmp_i_reg_290, eventEng2txEng_event_full_n, ap_predicate_op63_write_state4, ap_predicate_op68_write_state4, ackDelayFifoWriteCount_full_n, ap_predicate_op71_write_state5, ap_predicate_op73_write_state5)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_reg_290 = ap_const_lv1_1) and (ap_const_logic_0 = ackDelayFifoReadCount_full_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (eventEng2ackDelay_event_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op73_write_state5 = ap_const_boolean_1)) or ((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op71_write_state5 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op63_write_state4 = ap_const_boolean_1) and (eventEng2txEng_event_full_n = ap_const_logic_0)) or ((eventEng2txEng_event_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, eventEng2ackDelay_event_empty_n, tmp_i_nbreadreq_fu_86_p3, ap_done_reg, ackDelayFifoReadCount_full_n, tmp_i_reg_290, eventEng2txEng_event_full_n, ap_predicate_op63_write_state4, ap_predicate_op68_write_state4, ackDelayFifoWriteCount_full_n, ap_predicate_op71_write_state5, ap_predicate_op73_write_state5)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_reg_290 = ap_const_lv1_1) and (ap_const_logic_0 = ackDelayFifoReadCount_full_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (eventEng2ackDelay_event_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op73_write_state5 = ap_const_boolean_1)) or ((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op71_write_state5 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op63_write_state4 = ap_const_boolean_1) and (eventEng2txEng_event_full_n = ap_const_logic_0)) or ((eventEng2txEng_event_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(eventEng2ackDelay_event_empty_n, tmp_i_nbreadreq_fu_86_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (eventEng2ackDelay_event_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ackDelayFifoReadCount_full_n, tmp_i_reg_290)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_i_reg_290 = ap_const_lv1_1) and (ap_const_logic_0 = ackDelayFifoReadCount_full_n));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(eventEng2txEng_event_full_n, ap_predicate_op63_write_state4, ap_predicate_op68_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_predicate_op63_write_state4 = ap_const_boolean_1) and (eventEng2txEng_event_full_n = ap_const_logic_0)) or ((eventEng2txEng_event_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(ackDelayFifoWriteCount_full_n, ap_predicate_op71_write_state5, ap_predicate_op73_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= (((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op73_write_state5 = ap_const_boolean_1)) or ((ap_const_logic_0 = ackDelayFifoWriteCount_full_n) and (ap_predicate_op71_write_state5 = ap_const_boolean_1)));
    end process;


    ap_condition_101_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg)
    begin
                ap_condition_101 <= (((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln1065_reg_335 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_condition_179_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_179 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_284_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg)
    begin
                ap_condition_284 <= ((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1065_reg_335 = ap_const_lv1_1) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_86_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1081_reg_331, tmp_i_354_nbwritereq_fu_108_p3)
    begin
                ap_condition_86 <= ((tmp_i_354_nbwritereq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_35_assign_proc : process(tmp_i_reg_290)
    begin
                ap_enable_operation_35 <= (tmp_i_reg_290 = ap_const_lv1_0);
    end process;


    ap_enable_operation_44_assign_proc : process(ap_predicate_op44_load_state2)
    begin
                ap_enable_operation_44 <= (ap_predicate_op44_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_45_assign_proc : process(tmp_i_reg_290_pp0_iter1_reg)
    begin
                ap_enable_operation_45 <= (tmp_i_reg_290_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_48_assign_proc : process(ap_predicate_op48_load_state3)
    begin
                ap_enable_operation_48 <= (ap_predicate_op48_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_65_assign_proc : process(ap_predicate_op65_store_state4)
    begin
                ap_enable_operation_65 <= (ap_predicate_op65_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_67_assign_proc : process(ap_predicate_op67_store_state4)
    begin
                ap_enable_operation_67 <= (ap_predicate_op67_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_69_assign_proc : process(ap_predicate_op69_store_state4)
    begin
                ap_enable_operation_69 <= (ap_predicate_op69_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op44_load_state2_assign_proc : process(tmp_i_reg_290, icmp_ln53_reg_304)
    begin
                ap_predicate_op44_load_state2 <= ((icmp_ln53_reg_304 = ap_const_lv1_1) and (tmp_i_reg_290 = ap_const_lv1_1));
    end process;


    ap_predicate_op48_load_state3_assign_proc : process(tmp_i_reg_290_pp0_iter1_reg, icmp_ln53_reg_304_pp0_iter1_reg)
    begin
                ap_predicate_op48_load_state3 <= ((icmp_ln53_reg_304_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_290_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op63_write_state4_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1081_reg_331, tmp_i_354_nbwritereq_fu_108_p3, icmp_ln1065_79_fu_223_p2)
    begin
                ap_predicate_op63_write_state4 <= ((icmp_ln1065_79_fu_223_p2 = ap_const_lv1_1) and (tmp_i_354_nbwritereq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op65_store_state4_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1081_reg_331, tmp_i_354_nbwritereq_fu_108_p3)
    begin
                ap_predicate_op65_store_state4 <= ((tmp_i_354_nbwritereq_fu_108_p3 = ap_const_lv1_1) and (icmp_ln1081_reg_331 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op67_store_state4_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg)
    begin
                ap_predicate_op67_store_state4 <= (((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln1065_reg_335 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op68_write_state4_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg)
    begin
                ap_predicate_op68_write_state4 <= (((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln1065_reg_335 = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op69_store_state4_assign_proc : process(tmp_i_reg_290_pp0_iter2_reg, icmp_ln1065_reg_335, icmp_ln53_reg_304_pp0_iter2_reg)
    begin
                ap_predicate_op69_store_state4 <= ((icmp_ln53_reg_304_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1065_reg_335 = ap_const_lv1_1) and (tmp_i_reg_290_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op71_write_state5_assign_proc : process(tmp_i_reg_290_pp0_iter3_reg, icmp_ln1081_reg_331_pp0_iter3_reg, tmp_i_354_reg_339, icmp_ln1065_79_reg_343)
    begin
                ap_predicate_op71_write_state5 <= ((icmp_ln1065_79_reg_343 = ap_const_lv1_1) and (tmp_i_354_reg_339 = ap_const_lv1_1) and (icmp_ln1081_reg_331_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op73_write_state5_assign_proc : process(tmp_i_reg_290_pp0_iter3_reg, icmp_ln1065_reg_335_pp0_iter3_reg, icmp_ln53_reg_304_pp0_iter3_reg)
    begin
                ap_predicate_op73_write_state5 <= (((icmp_ln53_reg_304_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter3_reg = ap_const_lv1_1)) or ((icmp_ln1065_reg_335_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_290_pp0_iter3_reg = ap_const_lv1_1)));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ev_type_fu_164_p1 <= eventEng2ackDelay_event_dout(32 - 1 downto 0);

    eventEng2ackDelay_event_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, eventEng2ackDelay_event_empty_n, tmp_i_nbreadreq_fu_86_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            eventEng2ackDelay_event_blk_n <= eventEng2ackDelay_event_empty_n;
        else 
            eventEng2ackDelay_event_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eventEng2ackDelay_event_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_86_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eventEng2ackDelay_event_read <= ap_const_logic_1;
        else 
            eventEng2ackDelay_event_read <= ap_const_logic_0;
        end if; 
    end process;


    eventEng2txEng_event_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, eventEng2txEng_event_full_n, ap_predicate_op63_write_state4, ap_predicate_op68_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op63_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op68_write_state4 = ap_const_boolean_1)))) then 
            eventEng2txEng_event_blk_n <= eventEng2txEng_event_full_n;
        else 
            eventEng2txEng_event_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eventEng2txEng_event_din_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op63_write_state4, ap_predicate_op68_write_state4, eventEng2ackDelay_event_read_reg_294_pp0_iter2_reg, ap_block_pp0_stage0_01001, zext_ln174_75_fu_279_p1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op68_write_state4 = ap_const_boolean_1)) then 
                eventEng2txEng_event_din <= eventEng2ackDelay_event_read_reg_294_pp0_iter2_reg;
            elsif ((ap_predicate_op63_write_state4 = ap_const_boolean_1)) then 
                eventEng2txEng_event_din <= zext_ln174_75_fu_279_p1;
            else 
                eventEng2txEng_event_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            eventEng2txEng_event_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    eventEng2txEng_event_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op63_write_state4, ap_predicate_op68_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op63_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op68_write_state4 = ap_const_boolean_1)))) then 
            eventEng2txEng_event_write <= ap_const_logic_1;
        else 
            eventEng2txEng_event_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_158_p2 <= "1" when (ack_table_V_q0 = ap_const_lv12_0) else "0";
    icmp_ln1065_79_fu_223_p2 <= "1" when (ack_table_V_load_reg_325 = ap_const_lv12_1) else "0";
    icmp_ln1065_80_fu_199_p2 <= "1" when (add_ln886_fu_193_p2 = ap_const_lv16_3E8) else "0";
    icmp_ln53_fu_178_p2 <= "1" when (ev_type_fu_164_p1 = ap_const_lv32_2) else "0";
    or_ln174_54_fu_261_p2 <= (or_ln174_s_fu_251_p4 or ap_const_lv49_2);
    or_ln174_fu_235_p2 <= (shl_ln_fu_228_p3 or ap_const_lv48_2);
    or_ln174_s_fu_251_p4 <= ((ap_const_lv1_0 & tmp_fu_241_p4) & ap_const_lv32_0);
    select_ln78_fu_205_p3 <= 
        ap_const_lv16_0 when (icmp_ln1065_80_fu_199_p2(0) = '1') else 
        add_ln886_fu_193_p2;
    shl_ln_fu_228_p3 <= (ad_pointer_V_load_reg_308_pp0_iter2_reg & ap_const_lv32_0);
    tmp_605_i_fu_271_p3 <= (ap_const_lv1_0 & zext_ln174_fu_267_p1);
    tmp_fu_241_p4 <= or_ln174_fu_235_p2(47 downto 32);
    tmp_i_354_nbwritereq_fu_108_p3 <= (0=>eventEng2txEng_event_full_n, others=>'-');
    tmp_i_nbreadreq_fu_86_p3 <= (0=>(eventEng2ackDelay_event_empty_n), others=>'-');
    zext_ln174_75_fu_279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_605_i_fu_271_p3),181));
    zext_ln174_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_54_fu_261_p2),85));
    zext_ln587_18_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ad_pointer_V),64));
    zext_ln587_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ev_sessionID_V_1_reg_299),64));
end behav;
