// Seed: 441403924
module module_0;
  reg   id_1;
  logic id_2;
  assign id_1 = 1 - 1'b0;
  assign id_2 = 1'h0;
  always @(posedge 1 or negedge 1) id_1 <= 1;
  assign id_0 = 1;
endmodule
