question,A,B,C,D,E,answer,explanation
"<p>The circuit in figure, is to be scaled to an impedance level of 5kΩ and resonant frequency of 5 x 10<sup>6</sup> rad/sec. The possible combination of R, L, C is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/118-629-1.png""/></p>","2.5Ω, 0.2 mH, 200 pF","5 kΩ, 0.2 mH, 200 pF","5 kΩ, 0.2 mH, 200 μF","5 kΩ, 0.1 mH, 0.4 μF",,B," <p>If L = 0.2 mH and C = 200 pF, ω<sub>0</sub> = 5 x 10<sup>6</sup> rad/sec and if R is 5 kΩ, impedance level is 5 kΩ.</p> "
"<p>In figure, the total power consumed is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/118-636-1.png""/></p>",10 W,12 W,16 W,20 W,,A, <p>Use superposition theorem.</p> 
<p>If operator '<i>a</i>' = 1 ∠120° then (1 + <i>a</i>) =</p>,-<i>a</i>,-<i>a</i><sup>2</sup>,"<span class=""root""><i>a</i></span>",-1,,B," <p>Since 1 + <i>a</i> + <i>a</i><sup>2</sup> = 0, 1 + <i>a</i> = - <i>a</i><sup>2</sup>.</p> "
<p>A current wave is <i>i</i> = 100<i>e</i><sup>-60<i>t</i></sup> The initial and final values of current are</p>,100 and 50,100 and 0,0 and 100,100 and 100,,B," <p><i>i</i>(0) = 100 <i>e</i><sup>-0</sup> = 100, <i>i</i>(∞) = 100 <i>e</i><sup>-∞</sup> = 0.</p> "
<p><p><b>Assertion (A):</b>  The impedance of a series resonant circuit is minimum at resonance.</p><p><b>Reason (R):</b>  Resonance condition implies unity power factor condition.</p></p>,Both A and R are true and R is correct explanation of A,Both A and R are true and R is not the correct explanation of A,A is true but R is false,A is false but R is true,,A," <p>Since power factor is unity, impedance is minimum.</p> "
"<p>In the circuit of figure the switch is closed at <i>t</i> = 0, At <i>t</i> = 0<sup>+</sup> this current through inductance is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/94-174-1.png""/></p>",0,10 A,6.67 A,5.1 A,,A, <p>Current through an inductance cannot change instantaneously.</p> 
"<p>In the circuit of figure, the source supplies, 2.25 mA. The value of R must be<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/87-18-1.png""/></p>",5 Ω,3 Ω,1.5 Ω,0.5 Ω,,B," <p>The current through 8 ohm and 2 ohm resistances is <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/158-18-1.png""/> A or 1 mA. </p>
<p>Therefore, current through (5 + R) ohm is 1.25 mA. <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/158-18-2.png""/></p> "
<p>The sum of positive real functions</p>,is a positive real function,may be a positive real function or not,can not be a positive real function,either (b) or (c),,C, <p>It is a property of positive real functions.</p> 
<p>Twelve 1 Ω resistance are used as edges to form a cube. The resistance between two diagonally opposite corners of the cube is</p>,5/6 Ω,1 Ω,6/5 Ω,3/2 Ω,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/172-964-2.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/172-964-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/172-964-3.png""/>.</p> "
"<p>A parallel RLC circuit has ω<sub>0</sub> = 10<sup>6</sup> and Q = 30, Given C = 30 pF, the value of R is</p>",0,1 μΩ,2 MΩ,1 MΩ,,D," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/168-806-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/168-806-2.png""/>.</p> "
<p>An <i>m</i> derived low pass filter has <i>f</i><sub><i>c</i></sub> = 1000 Hz and <i>m</i> = 0.6. This filter will have infinite attenuation at</p>,<i>f</i> = 1250 Hz,all frequencies above 1000 Hz,<i>f</i> = 1562.5 Hz,<i>f</i> = 1666.67 Hz,,A," <p>For <i>m</i> derived low pass filter <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/161-270-1.png""/></p> "
"<p>In figure, <i>i</i>(<i>t</i>) is a unit step current. The steady state value of <i>v</i>(<i>t</i>) is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/117-617-1.png""/></p>",2 V,3 V,6 V,9 V,,A," <p>In steady state inductance is short-circuited and capacitance is open circuited. Current through 6Ω resistance = <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/165-617-1.png""/> and <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/165-617-2.png""/></p> "
<p>A current 10 sin (200<i>t</i>) A flows through a 5 mH inductance. The expression for voltage is</p>,10 sin (200<i>t</i> + 90°),10 sin (200<i>t</i> - 90°),10 sin(1000<i>t</i> + 90°),10 sin (1000<i>t</i> - 90°),,D," <p>Z = <i>j</i>X<sub>L</sub> = <i>j</i>ωL = <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/164-461-1.png""/> = 1∠90° and V = IX<sub>L</sub></p> "
"<p>In figure, capacitor is used to develop pulses of short duration and large duty cycle across R<sub>2</sub> when switch is closed. Which of the following combinations is best suited?<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/119-654-1.png""/></p>",R<sub>1</sub> and R<sub>2</sub> large but C small,R<sub>1</sub> and R<sub>2</sub> small but C large,R<sub>1</sub> and C large and R<sub>2</sub> small,R<sub>2</sub> and C large but R<sub>1</sub> small,,C, <p>Large values of R<sub>1</sub> and C mean large time of charging C and hence large duty cycle. Small value of R<sub>2</sub> ensures that duration of pulses is small.</p> 
"<p>In figure, which value of Z<sub>L</sub> will cause maximum power to be transferred to the load?<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/121-672-1.png""/></p>",2 + <i>j</i>2 Ω,2 - <i>j</i>2 Ω,- 2 Ω,2 Ω,,D," <p>As seen from Z<sub>L</sub>, the circuit impedance = <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/166-672-1.png""/></p> "
<p>A wave trap is a</p>,series tuned circuit,a parallel tuned circuit,either a series tuned circuit or parallel tuned circuit,none of the above,,B, <p>It has R and L in one branch and a variable capacitance in second branch.</p> 
"<p>In following circuit, steady state is reached with S open, S is closed at <i>t</i> = 0, the current I at <i>t</i> = 0<sup>+</sup> is given by<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/129-793-1.png""/></p>",9 Ω,6 Ω,7 Ω,10 Ω,,C," <p>When steady state is reached with <i>s</i> open, capacitor will act as open circuit</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/168-793-1.png""/></p>
<p>Current in 4Ω resistor will be = 6A at steady state. </p>
<p>Voltage across 4Ω = 6 x 4 <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/1-sym-imp.gif""/> 24 volt. </p>
<p>Current in 2Ω resistor due to 6A <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/1-sym-imp.gif""/> 3A current due to 16 V, source.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/168-793-2.png""/> I = 16/2 <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/1-sym-imp.gif""/> 8A, this current divide in (2 + 2) Ω is 4Ω resistor current in 2Ω resistor <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/1-sym-imp.gif""/> 4A + 3A <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/1-sym-imp.gif""/> 7A.</p> "
<p>In an ac series RLC circuit the maximum phase difference between any two voltages can be</p>,90°,45°,- 90°,180°,,D, <p>Voltage across inductance leads the current by 90° and voltage across capacitance lags the current by 90°.</p> 
<p>In a series circuit with X<sub>L</sub> constant and R variable the current locus lies in the third quadrant.</p>,True,False,,,,B, <p>it lies in fourth quadrant.</p> 
<p>One coulomb charge is equal to the charge on</p>,6.24 x 10<sup>18</sup> electrons,6.24 x 10<sup>24</sup> electrons,6.24 x 10<sup>18</sup> atoms,none of the above,,A, <p>As per definition 1C = 6.24 x 10<sup>18</sup> electrons.</p> 
"<p>For the two port of figure, <i>z</i><sub>22</sub> is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/97-256-1.png""/></p>",26/7 Ω,6/7 Ω,2/3 Ω,1 Ω,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/161-257-1.png""/></p> "
<p>The internal impedance of a source is 3 + <i>j</i> 4 Ω. It is desired to supply maximum power to a resistive load. The load resistance should be</p>,3 Ω,4 Ω,7 Ω,5 Ω,,D," <p>R<sub>L</sub> = <span class=""root"">3<sup>2</sup> + 4<sup>2</sup></span>.</p> "
"<p>In figure readings of the two voltmeters should be<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/128-778-1.png""/></p>",100 V on each meter,200 V on each meter,150 V on V<sub>1</sub> and 50 V on V<sub>2</sub>,50 V on V<sub>1</sub> and 150 V on V<sub>2</sub>,,B," <p>Both voltmeter connected in parallel, hence read same voltage as applied.</p> "
"<p>The internal impedance of a source is 3 + <i>j</i> 7 Ω. For maximum power transfer, load impedance should be</p>",3 + <i>j</i> 7 Ω,3 - <i>j</i> 7 Ω,7 + <i>j</i> 3 Ω,7 - <i>j</i> 3 Ω,,B, <p>Load impedance should be conjugate of source impedance.</p> 
"<p>In the circuit of figure, the current through battery E<sub>3</sub> is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/104-392-1.png""/></p>",4 A charging,4 A discharging,4 A charging or discharging depending on value of E<sub>3</sub>,"4 A charging or discharging depending on values of E<sub>1</sub>, E<sub>2</sub>, E<sub>3</sub>",,A," <p>4 A current is flowing into the battery. Therefore, it is charging current.</p> "
"<p>In the circuit of figure<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/108-460-1.png""/></p>",V<sub><i>a</i></sub> would always lag V<sub><i>b</i></sub>,V<sub><i>a</i></sub> would always lead V<sub><i>b</i></sub>,V<sub><i>a</i></sub> and V<sub><i>b</i></sub> would always be in phase,V<sub><i>a</i></sub> may lag or lead V<sub><i>b</i></sub>,,B, <p>Voltage across inductance leads the current and voltage across resistance is in phase with the current.</p> 
<p>Two capacitors of 16 μF each are connected in series. Another capacitor of 16 μF is connected in parallel with this combination. The total capacitance will be</p>,48 μF,32 μF,24 μF,"<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/89-66-1.png""/>",,C," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/159-66-1.png""/></p> "
<p><p><b>Assertion (A):</b>  Operator has a value 1 ∠ - 90° or 1 ∠ 90°.</p><p><b>Reason (R):</b>  Operator '<i>a</i>' has a value 1 ∠ 120°.</p></p>,Both A and R are true and R is correct explanation of A,Both A and R are true and R is not the correct explanation of A,A is true but R is false,A is false but R is true,,D, <p><i>j</i> = 1∠90°.</p> 
"<p>The maximum current and voltage ratings for a 0.5 W, 10 kW resistor are</p>",7.07 mA and 70.7 V,70.7 mA and 70.7 V,0.707 mA and 70.7 V,7.07 mA and 70.7 x 10<sup>3</sup> V,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/158-16-1.png""/>.</p> "
"<p>Figure shows a pole zero plot of I(<i>s</i>). The likely current response in time domain is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/99-303-1.png""/></p>",<i>i</i> (<i>t</i>) = <i>e</i><sup>-1</sup> - <i>e</i><sup>-3<i>t</i></sup>,<i>i</i> (<i>t</i>) = <i>e</i><sup>-1</sup> - 2<i>e</i><sup>-2<i>t</i></sup>,<i>i</i> (<i>t</i>) = <i>e</i><sup>-1</sup> - <i>e</i><sup>-2<i>t</i></sup>,<i>i</i> (<i>t</i>) = <i>e</i><sup>-1</sup> - <i>e</i><sup>-4<i>t</i></sup>,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/161-303-1.png""/> Therefore , <i>i</i>(<i>t</i>) = -<i>e</i><sup>-<i>t</i></sup> + 2<i>e</i><sup>-2<i>t</i></sup></p> "
"<p>A system has transfer function <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/119-651-1.png""/> The dc gain is</p>",1,2,5,10,,C," <p>DC gain, <i>i</i>.<i>e</i>., gain at <i>s</i> = 0 equals <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/166-651-1.png""/></p> "
"<p>In a series RLC circuit, the current at resonance is I<sub>0</sub> the total energy stored in the circuit at resonance is</p>",LI<sub>0</sub><sup>2</sup>,2 LI<sub>0</sub><sup>2</sup>,"<span class=""root"">2</span> LI<sub>0</sub><sup>2</sup>",0.5 LI<sup>2</sup>,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/161-224-1.png""/></p> "
"<p>If J, I and a denote current density, current and area of cross section of a conductor, then</p>",J = Ia,J = I/a<sup>2</sup>,J = I/a,J = Ia<sup>2</sup>,,C, <p>Current density = current/area of cross-section.</p> 
"<p>In figure, the short circuit current through terminal AB will be<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/100-316-1.png""/></p>",1.5 A,3 A,2 A,1 A,,D," <p>Battery current = <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/162-316-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/162-316-2.png""/></p> "
"<p>If A = 3 + <i>j</i>1, A<sup>4</sup></p>",100 ∠18.43°,100 ∠73.72°,10 ∠18.43°,10 ∠73.72°,,B," <p>A = 3 + <i>j</i>1 = 3.162∠18.43°, A<sup>4</sup> = 100∠73.72°.</p> "
"<p>A low pass single pole filter has a <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/133-857-1.png""/> the corner frequency and its phase shift are</p>",1K rad/sec,40 kHz,4 kHz,40 x 10<sup>3</sup> rad/sec,,D," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/170-857-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/170-857-2.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/170-857-3.png""/></p>
<p>ω<sub><i>c</i></sub> = 0.04 x 10<sup>6</sup></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/1-sym-imp.gif""/> ω<sub><i>c</i></sub> = 40 <i>k</i> rad/sec.</p> "
"<p>If A = 3 + <i>j</i>1 and B = 4 + <i>j</i>3, A + B =</p>",7 ∠45°,10 ∠45°,8.062 ∠29.7°,8.062 ∠73°,,C, <p>A + B = 7 + <i>j</i>4 = 8.062∠29.7°</p> 
"<p>When a constant voltage source and constant current source are in series, the current source is ineffective.</p>",True,False,,,,B, <p>The voltage source is ineffective.</p> 
"<p>Identify which of the following is not a tree of the graph shown in figure<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/133-846-1.png""/></p>",<i>bcgh</i>,<i>defg</i>,<i>abfg</i>,<i>aegh</i>,,C, <p>It does not contain all the rodes.</p> 
"<p>The response of a network is shown in figure. Which of following represents location of poles?<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/121-683-1.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/121-683-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/121-683-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/121-683-4.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/121-683-5.png""/>",,D," <p>Since response is unbound, poles are in right half plane.</p> "
<p>The network has 10 nodes and 17 branches. The number of different node power voltages would be</p>,7,9,10,45,,B, <p>Node pair voltage = number of node - 1.</p> 
"<p>For the time domain response shown in figure the pole<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/110-510-1.png""/></p>",lies in left half plane,lies on imaginary axis,lies along the positive real axis,may be complex or imaginary,,C, <p>The response is unstable. Therefore pole is on positive real axis.</p> 
<p>Two capacitor of 1 F each are connected in parallel. Another 1 F capacitor is connected in series with the parallel combination. The total capacitance is</p>,3 F,2 F,"<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/107-452-1.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/107-452-2.png""/>",,C," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/164-452-1.png""/></p> "
<p>The realization of the term Ks yields</p>,a resistance of value K ohms,a capacitances of value K farads,an inductance of value k farads,either (b) or (c),,C, <p>Impedance of inductance K is <i>s</i>K.</p> 
<p>If operator '<i>a</i>' = 1 ∠120° then (1 - <i>a</i><sup>2</sup>) =</p>,1 ∠ - 30°,1 ∠ 30°,1 ∠ - 60°,1 ∠60°,,A, <p>1 + <i>a</i><sup>2</sup> = - <i>a</i> = 1∠-60°.</p> 
"<p>In figure, a voltmeter of internal resistance 1200 Ω is connected across 600 Ω resistance and it reads 5 V. The value of R is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/126-748-1.png""/></p>",1200 Ω,2400 Ω,3600 Ω,7200 Ω,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/167-748-1.png""/></p> "
"<p>For the wave shown in figure, the average and rms values are<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/103-360-1.png""/></p>",50 A and 57.73 A,57.73 A and 50 A,25 A and 57.73 A,57.73 A and 70.7 A,,A," <p>Area of triangle is half of rectangle. So average value = 0.5 x 100 = 50 A.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/162-360-1.png""/></p> "
<p>A 10 ohm resistance and a 10 ohm capacitor are connected in series across a 100 V ac supply. The rms voltage across resistance is</p>,"100<span class=""root"">2</span>V",100 V,"<img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/102-347-1.png""/>",none of the above,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/162-347-1.png""/></p> "
"<p>When a 10 K, 10%, 1/4 Ω resistor is connected in series with a 12 K, ± 1%, 1/4 Ω resistor, the resulting combination has the following specifications</p>","22 K, ± 11%, 1/2 Ω","22 K, ± 5.5%, 1/2 Ω","22 K, ± 5.5%, 1/8 Ω",none of these,,B," <p>R<sub>eq</sub> = R<sub>1</sub> + R<sub>2</sub>, <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/167-751-1.png""/> maximum.</p> "
"<p>The resonance frequency of the circuit is<br/><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/131-817-1.png""/></p>",5.4 K<i>n</i><sub>2</sub>,4.5 K<i>n</i><sub>2</sub>,5 K<i>n</i><sub>2</sub>,∞,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/169-817-1.png""/> L<sub>eq</sub> = 2 + 2 + 2 <img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/1-sym-imp.gif""/> 6 mH</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/networks-analysis-and-synthesis/169-817-2.png""/>.</p> "
