===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5623 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3110 ( 15.6%)    0.3110 ( 19.9%)  FIR Parser
    1.3150 ( 65.8%)    0.8784 ( 56.2%)  'firrtl.circuit' Pipeline
    0.1492 (  7.5%)    0.0786 (  5.0%)    'firrtl.module' Pipeline
    0.1319 (  6.6%)    0.0690 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0173 (  0.9%)    0.0095 (  0.6%)      LowerCHIRRTL
    0.0157 (  0.8%)    0.0157 (  1.0%)    InferWidths
    0.0627 (  3.1%)    0.0627 (  4.0%)    InferResets
    0.0027 (  0.1%)    0.0027 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0030 (  0.1%)    0.0030 (  0.2%)    PrefixModules
    0.0899 (  4.5%)    0.0899 (  5.8%)    LowerFIRRTLTypes
    0.7696 ( 38.5%)    0.4037 ( 25.8%)    'firrtl.module' Pipeline
    0.0977 (  4.9%)    0.0531 (  3.4%)      ExpandWhens
    0.0022 (  0.1%)    0.0011 (  0.1%)      RemoveResets
    0.6697 ( 33.5%)    0.3495 ( 22.4%)      Canonicalizer
    0.0252 (  1.3%)    0.0252 (  1.6%)    Inliner
    0.0334 (  1.7%)    0.0334 (  2.1%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1499 (  7.5%)    0.1499 (  9.6%)    'firrtl.module' Pipeline
    0.1499 (  7.5%)    0.1499 (  9.6%)      Canonicalizer
    0.0121 (  0.6%)    0.0121 (  0.8%)    CreateSiFiveMetadata
    0.0039 (  0.2%)    0.0039 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1070 (  5.4%)    0.1070 (  6.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1719 (  8.6%)    0.1719 ( 11.0%)  'hw.module' Pipeline
    0.0178 (  0.9%)    0.0178 (  1.1%)    HWCleanup
    0.0424 (  2.1%)    0.0424 (  2.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0918 (  4.6%)    0.0918 (  5.9%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0187 (  0.9%)    0.0187 (  1.2%)    PrettifyVerilog
    0.0928 (  4.6%)    0.0928 (  5.9%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.9989 (100.0%)    1.5623 (100.0%)  Total

{
  totalTime: 1.573,
  maxMemory: 69296128
}
