{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699993623712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699993623712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 01:57:03 2023 " "Processing started: Wed Nov 15 01:57:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699993623712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993623712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993623712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699993623884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699993623884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/store_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/store_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_extend " "Found entity 1: store_extend" {  } { { "verilog_codes/store_extend.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/store_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628663 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.v(20) " "Verilog HDL warning at sign_extend.v(20): extended using \"x\" or \"z\"" {  } { { "verilog_codes/sign_extend.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/sign_extend.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699993628663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "verilog_codes/sign_extend.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/sign_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "verilog_codes/reg_file.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "verilog_codes/mux4.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "verilog_codes/mux3.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "verilog_codes/mux2.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/load_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/load_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_extend " "Found entity 1: load_extend" {  } { { "verilog_codes/load_extend.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/load_extend.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(20) " "Verilog HDL warning at imm_extend.v(20): extended using \"x\" or \"z\"" {  } { { "verilog_codes/imm_extend.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/imm_extend.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "verilog_codes/imm_extend.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/imm_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog_codes/datapath.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/datapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "Cout controller.v(19) " "Verilog HDL error at controller.v(19): object Cout declared in a list of port declarations cannot be redeclared within the module body" {  } { { "verilog_codes/controller.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/controller.v" 19 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controller controller.v(4) " "Ignored design unit \"controller\" at controller.v(4) due to previous errors" {  } { { "verilog_codes/controller.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/controller.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/controller.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_codes/controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "verilog_codes/alu_decoder.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(12) " "Verilog HDL information at alu.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_codes/alu.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/alu.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog_codes/alu.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "verilog_codes/adder.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/verilog_codes/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2b_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file t2b_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2b_riscv_cpu " "Found entity 1: t2b_riscv_cpu" {  } { { "t2b_riscv_cpu.v" "" { Text "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/t2b_riscv_cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993628679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/output_files/t2b_riscv_cpu.map.smsg " "Generated suppressed messages file C:/Users/priyanshu/Desktop/eyantra2023/task2/2b/t2b_riscv_cpu/output_files/t2b_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699993628726 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 01:57:08 2023 " "Processing ended: Wed Nov 15 01:57:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699993628726 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699993628726 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699993628726 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993628726 ""}
