// Seed: 1816167156
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3
);
  wor  id_5;
  wire id_6 = id_6;
  reg id_7, id_8, id_9, id_10;
  assign module_1.id_3 = 0;
  initial begin : LABEL_0
    id_1 = id_5;
    #1
    if (1'b0) begin : LABEL_0
      id_7 <= ~1;
    end
  end
  tri0 id_11 = id_0 + 1'h0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri id_4,
    output uwire id_5,
    output wire id_6
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_2
  );
endmodule
