<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_52</h1></br><li>7.10.1.1.69 SYR_SM_MCU_3_52</br></li><li>7.10.1.1.69.1 Description</br></li><li>7.10.1.1.69.1.0-1 Brief description:Check that the clock to be used is stable based on the following registers.
69.3.2.1 Global Status register (ME_GS)
S_XOSC/S_IRC/S_PLL0/S_PLL1

Make trimming setting of IRCOSC.
32.3.1.1 IRCOSC control register (IRCOSC_CTL)
USER_TRIM</br></li><li>7.10.1.1.69.1.0-2 Preconditions:</br></li><li>7.10.1.1.69.1.0-3 Trigger:</br></li><li>7.10.1.1.69.1.0-4 Input data:</br></li><li>7.10.1.1.69.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.69.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.69.1.0-7 Output data:</br></li><li>7.10.1.1.69.1.0-8 Postconditions:</br></li><li>7.10.1.1.69.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.69.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.69.2 Differences to CRS</br></li><li>7.10.1.1.69.2.0-1 xxx</br></li><li>7.10.1.1.69.3 Questions and Answers</br></li><li>7.10.1.1.69.3.0-1 xxx</br></li>