// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Mon Dec 18 13:17:52 2023
// Host        : SEMCO_1039B running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Semco/Vivado/Demods2022/tripleCombinerDemods.srcs/sources_1/ip/complexphasedetector_0/complexphasedetector_0_sim_netlist.v
// Design      : complexphasedetector_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tfbg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "complexphasedetector_0,complexphasedetector,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "complexphasedetector,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module complexphasedetector_0
   (ch1agc,
    ch1imag,
    ch1real,
    ch2agc,
    ch2imag,
    ch2real,
    enmasterswitching,
    forcech1,
    lag_coef,
    lead_coef,
    lockhysterisis,
    lockthreshold,
    overridech,
    reset,
    sweeplmt,
    swprate,
    db_range,
    clk,
    ch1ismaster,
    gainoutmax,
    gainoutmin,
    imaglock,
    imagout,
    imagxord,
    lag_out,
    locked,
    maximagout,
    maxrealout,
    minimagout,
    minrealout,
    nco_control_out,
    phase_detect,
    power,
    reallock,
    realout,
    realxord);
  (* x_interface_info = "xilinx.com:signal:data:1.0 ch1agc DATA" *) input [12:0]ch1agc;
  (* x_interface_info = "xilinx.com:signal:data:1.0 ch1imag DATA" *) input [17:0]ch1imag;
  (* x_interface_info = "xilinx.com:signal:data:1.0 ch1real DATA" *) input [17:0]ch1real;
  (* x_interface_info = "xilinx.com:signal:data:1.0 ch2agc DATA" *) input [12:0]ch2agc;
  (* x_interface_info = "xilinx.com:signal:data:1.0 ch2imag DATA" *) input [17:0]ch2imag;
  (* x_interface_info = "xilinx.com:signal:data:1.0 ch2real DATA" *) input [17:0]ch2real;
  (* x_interface_info = "xilinx.com:signal:data:1.0 enmasterswitching DATA" *) input enmasterswitching;
  (* x_interface_info = "xilinx.com:signal:data:1.0 forcech1 DATA" *) input forcech1;
  (* x_interface_info = "xilinx.com:signal:data:1.0 lag_coef DATA" *) input [17:0]lag_coef;
  (* x_interface_info = "xilinx.com:signal:data:1.0 lead_coef DATA" *) input [17:0]lead_coef;
  (* x_interface_info = "xilinx.com:signal:data:1.0 lockhysterisis DATA" *) input [12:0]lockhysterisis;
  (* x_interface_info = "xilinx.com:signal:data:1.0 lockthreshold DATA" *) input [12:0]lockthreshold;
  (* x_interface_info = "xilinx.com:signal:data:1.0 overridech DATA" *) input overridech;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) input reset;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sweeplmt DATA" *) input [14:0]sweeplmt;
  (* x_interface_info = "xilinx.com:signal:data:1.0 swprate DATA" *) input [17:0]swprate;
  (* x_interface_info = "xilinx.com:signal:data:1.0 db_range DATA" *) input [15:0]db_range;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) input clk;
  (* x_interface_info = "xilinx.com:signal:data:1.0 ch1ismaster DATA" *) output ch1ismaster;
  (* x_interface_info = "xilinx.com:signal:data:1.0 gainoutmax DATA" *) output [17:0]gainoutmax;
  (* x_interface_info = "xilinx.com:signal:data:1.0 gainoutmin DATA" *) output [17:0]gainoutmin;
  (* x_interface_info = "xilinx.com:signal:data:1.0 imaglock DATA" *) output [12:0]imaglock;
  (* x_interface_info = "xilinx.com:signal:data:1.0 imagout DATA" *) output [17:0]imagout;
  (* x_interface_info = "xilinx.com:signal:data:1.0 imagxord DATA" *) output imagxord;
  (* x_interface_info = "xilinx.com:signal:data:1.0 lag_out DATA" *) output [31:0]lag_out;
  (* x_interface_info = "xilinx.com:signal:data:1.0 locked DATA" *) output locked;
  (* x_interface_info = "xilinx.com:signal:data:1.0 maximagout DATA" *) output [17:0]maximagout;
  (* x_interface_info = "xilinx.com:signal:data:1.0 maxrealout DATA" *) output [17:0]maxrealout;
  (* x_interface_info = "xilinx.com:signal:data:1.0 minimagout DATA" *) output [17:0]minimagout;
  (* x_interface_info = "xilinx.com:signal:data:1.0 minrealout DATA" *) output [17:0]minrealout;
  (* x_interface_info = "xilinx.com:signal:data:1.0 nco_control_out DATA" *) output [21:0]nco_control_out;
  (* x_interface_info = "xilinx.com:signal:data:1.0 phase_detect DATA" *) output [17:0]phase_detect;
  (* x_interface_info = "xilinx.com:signal:data:1.0 power DATA" *) output [17:0]power;
  (* x_interface_info = "xilinx.com:signal:data:1.0 reallock DATA" *) output [12:0]reallock;
  (* x_interface_info = "xilinx.com:signal:data:1.0 realout DATA" *) output [17:0]realout;
  (* x_interface_info = "xilinx.com:signal:data:1.0 realxord DATA" *) output realxord;

  wire [12:0]ch1agc;
  wire [17:0]ch1imag;
  wire ch1ismaster;
  wire [17:0]ch1real;
  wire [12:0]ch2agc;
  wire [17:0]ch2imag;
  wire [17:0]ch2real;
  wire clk;
  wire [15:0]db_range;
  wire enmasterswitching;
  wire forcech1;
  wire [17:0]gainoutmax;
  wire [17:0]gainoutmin;
  wire [12:0]imaglock;
  wire [17:0]imagout;
  wire imagxord;
  wire [17:0]lag_coef;
  wire [31:0]lag_out;
  wire [17:0]lead_coef;
  wire locked;
  wire [12:0]lockhysterisis;
  wire [12:0]lockthreshold;
  wire [17:0]maximagout;
  wire [17:0]maxrealout;
  wire [17:0]minimagout;
  wire [17:0]minrealout;
  wire [21:0]nco_control_out;
  wire overridech;
  wire [17:0]phase_detect;
  wire [17:0]power;
  wire [12:0]reallock;
  wire [17:0]realout;
  wire realxord;
  wire reset;
  wire [14:0]sweeplmt;
  wire [17:0]swprate;

  complexphasedetector_0_complexphasedetector U0
       (.ch1agc(ch1agc),
        .ch1imag(ch1imag),
        .ch1ismaster(ch1ismaster),
        .ch1real(ch1real),
        .ch2agc(ch2agc),
        .ch2imag(ch2imag),
        .ch2real(ch2real),
        .clk(clk),
        .db_range(db_range),
        .enmasterswitching(enmasterswitching),
        .forcech1(forcech1),
        .gainoutmax(gainoutmax),
        .gainoutmin(gainoutmin),
        .imaglock(imaglock),
        .imagout(imagout),
        .imagxord(imagxord),
        .lag_coef(lag_coef),
        .lag_out(lag_out),
        .lead_coef(lead_coef),
        .locked(locked),
        .lockhysterisis(lockhysterisis),
        .lockthreshold(lockthreshold),
        .maximagout(maximagout),
        .maxrealout(maxrealout),
        .minimagout(minimagout),
        .minrealout(minrealout),
        .nco_control_out(nco_control_out),
        .overridech(overridech),
        .phase_detect(phase_detect),
        .power(power),
        .reallock(reallock),
        .realout(realout),
        .realxord(realxord),
        .reset(reset),
        .sweeplmt(sweeplmt),
        .swprate(swprate));
endmodule

(* ORIG_REF_NAME = "complexphasedetector" *) 
module complexphasedetector_0_complexphasedetector
   (ch1agc,
    ch1imag,
    ch1real,
    ch2agc,
    ch2imag,
    ch2real,
    enmasterswitching,
    forcech1,
    lag_coef,
    lead_coef,
    lockhysterisis,
    lockthreshold,
    overridech,
    reset,
    sweeplmt,
    swprate,
    db_range,
    clk,
    ch1ismaster,
    gainoutmax,
    gainoutmin,
    imaglock,
    imagout,
    imagxord,
    lag_out,
    locked,
    maximagout,
    maxrealout,
    minimagout,
    minrealout,
    nco_control_out,
    phase_detect,
    power,
    reallock,
    realout,
    realxord);
  input [12:0]ch1agc;
  input [17:0]ch1imag;
  input [17:0]ch1real;
  input [12:0]ch2agc;
  input [17:0]ch2imag;
  input [17:0]ch2real;
  input enmasterswitching;
  input forcech1;
  input [17:0]lag_coef;
  input [17:0]lead_coef;
  input [12:0]lockhysterisis;
  input [12:0]lockthreshold;
  input overridech;
  input reset;
  input [14:0]sweeplmt;
  input [17:0]swprate;
  input [15:0]db_range;
  input clk;
  output ch1ismaster;
  output [17:0]gainoutmax;
  output [17:0]gainoutmin;
  output [12:0]imaglock;
  output [17:0]imagout;
  output imagxord;
  output [31:0]lag_out;
  output locked;
  output [17:0]maximagout;
  output [17:0]maxrealout;
  output [17:0]minimagout;
  output [17:0]minrealout;
  output [21:0]nco_control_out;
  output [17:0]phase_detect;
  output [17:0]power;
  output [12:0]reallock;
  output [17:0]realout;
  output realxord;

  wire [12:0]ch1agc;
  wire [17:0]ch1imag;
  wire ch1ismaster;
  wire [17:0]ch1real;
  wire [12:0]ch2agc;
  wire [17:0]ch2imag;
  wire [17:0]ch2real;
  wire clk;
  wire complexphasedetector_struct_n_50;
  wire [15:0]db_range;
  wire enmasterswitching;
  wire forcech1;
  wire [17:0]gainoutmax;
  wire [17:0]gainoutmin;
  wire [12:0]imaglock;
  wire [17:0]imagout;
  wire imagxord;
  wire internal_ip_35_9_neg_carry__0_i_1__2_n_0;
  wire internal_ip_35_9_neg_carry__0_i_2__2_n_0;
  wire internal_ip_35_9_neg_carry__0_i_3__2_n_0;
  wire internal_ip_35_9_neg_carry__0_i_4__2_n_0;
  wire internal_ip_35_9_neg_carry__1_i_1__2_n_0;
  wire internal_ip_35_9_neg_carry__1_i_2__2_n_0;
  wire internal_ip_35_9_neg_carry__1_i_3__2_n_0;
  wire internal_ip_35_9_neg_carry__1_i_4__2_n_0;
  wire internal_ip_35_9_neg_carry__2_i_1__2_n_0;
  wire internal_ip_35_9_neg_carry__2_i_2__2_n_0;
  wire internal_ip_35_9_neg_carry__2_i_3__2_n_0;
  wire internal_ip_35_9_neg_carry_i_1__2_n_0;
  wire internal_ip_35_9_neg_carry_i_2__2_n_0;
  wire internal_ip_35_9_neg_carry_i_3__2_n_0;
  wire [17:0]lag_coef;
  wire [31:0]lag_out;
  wire [17:0]lead_coef;
  wire [0:0]\limitedaccum/ip ;
  wire locked;
  wire [12:0]lockhysterisis;
  wire [12:0]lockthreshold;
  wire [17:0]maximagout;
  wire [17:0]maxrealout;
  wire [17:0]minimagout;
  wire [17:0]minrealout;
  wire [21:0]nco_control_out;
  wire overridech;
  wire [17:0]phase_detect;
  wire [17:0]power;
  wire [12:0]reallock;
  wire [17:0]realout;
  wire realxord;
  wire reset;
  wire result_16_3_rel_carry__1_i_1_n_0;
  wire result_16_3_rel_carry__1_i_2_n_0;
  wire [14:0]sweeplmt;
  wire [17:0]swprate;

  complexphasedetector_0_complexphasedetector_struct complexphasedetector_struct
       (.CO(complexphasedetector_struct_n_50),
        .DI(result_16_3_rel_carry__1_i_1_n_0),
        .S(lag_out),
        .ch1agc(ch1agc),
        .ch1imag(ch1imag),
        .ch1ismaster(ch1ismaster),
        .ch1real(ch1real),
        .ch2agc(ch2agc),
        .ch2imag(ch2imag),
        .ch2real(ch2real),
        .clk(clk),
        .db_range(db_range),
        .dout(minrealout),
        .enmasterswitching(enmasterswitching),
        .forcech1(forcech1),
        .gainoutmax(gainoutmax),
        .gainoutmin(gainoutmin),
        .\i_no_async_controls.output_reg[32] (result_16_3_rel_carry__1_i_2_n_0),
        .imaglock(imaglock),
        .imagout(imagout),
        .imagxord(imagxord),
        .lag_coef(lag_coef),
        .lead_coef(lead_coef),
        .locked(locked),
        .lockhysterisis(lockhysterisis),
        .lockthreshold(lockthreshold),
        .\minimagout[17] (minimagout),
        .nco_control_out(nco_control_out),
        .overridech(overridech),
        .phase_detect(phase_detect),
        .power(power),
        .reallock(reallock),
        .realout(realout),
        .realxord(realxord),
        .reset(reset),
        .s_axis_a_tdata({maximagout,maxrealout}),
        .sweeplmt(sweeplmt),
        .\sweeplmt[11] ({internal_ip_35_9_neg_carry__1_i_1__2_n_0,internal_ip_35_9_neg_carry__1_i_2__2_n_0,internal_ip_35_9_neg_carry__1_i_3__2_n_0,internal_ip_35_9_neg_carry__1_i_4__2_n_0}),
        .\sweeplmt[14] ({internal_ip_35_9_neg_carry__2_i_1__2_n_0,internal_ip_35_9_neg_carry__2_i_2__2_n_0,internal_ip_35_9_neg_carry__2_i_3__2_n_0}),
        .\sweeplmt[3] ({internal_ip_35_9_neg_carry_i_1__2_n_0,internal_ip_35_9_neg_carry_i_2__2_n_0,internal_ip_35_9_neg_carry_i_3__2_n_0,\limitedaccum/ip }),
        .\sweeplmt[7] ({internal_ip_35_9_neg_carry__0_i_1__2_n_0,internal_ip_35_9_neg_carry__0_i_2__2_n_0,internal_ip_35_9_neg_carry__0_i_3__2_n_0,internal_ip_35_9_neg_carry__0_i_4__2_n_0}),
        .swprate(swprate));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__0_i_1__2
       (.I0(reset),
        .I1(sweeplmt[7]),
        .O(internal_ip_35_9_neg_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__0_i_2__2
       (.I0(reset),
        .I1(sweeplmt[6]),
        .O(internal_ip_35_9_neg_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__0_i_3__2
       (.I0(reset),
        .I1(sweeplmt[5]),
        .O(internal_ip_35_9_neg_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__0_i_4__2
       (.I0(reset),
        .I1(sweeplmt[4]),
        .O(internal_ip_35_9_neg_carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__1_i_1__2
       (.I0(reset),
        .I1(sweeplmt[11]),
        .O(internal_ip_35_9_neg_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__1_i_2__2
       (.I0(reset),
        .I1(sweeplmt[10]),
        .O(internal_ip_35_9_neg_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__1_i_3__2
       (.I0(reset),
        .I1(sweeplmt[9]),
        .O(internal_ip_35_9_neg_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__1_i_4__2
       (.I0(reset),
        .I1(sweeplmt[8]),
        .O(internal_ip_35_9_neg_carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__2_i_1__2
       (.I0(reset),
        .I1(sweeplmt[14]),
        .O(internal_ip_35_9_neg_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__2_i_2__2
       (.I0(reset),
        .I1(sweeplmt[13]),
        .O(internal_ip_35_9_neg_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry__2_i_3__2
       (.I0(reset),
        .I1(sweeplmt[12]),
        .O(internal_ip_35_9_neg_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry_i_1__2
       (.I0(reset),
        .I1(sweeplmt[3]),
        .O(internal_ip_35_9_neg_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry_i_2__2
       (.I0(reset),
        .I1(sweeplmt[2]),
        .O(internal_ip_35_9_neg_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_ip_35_9_neg_carry_i_3__2
       (.I0(reset),
        .I1(sweeplmt[1]),
        .O(internal_ip_35_9_neg_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \mux6/unregy_join_6_1 
       (.I0(sweeplmt[0]),
        .I1(reset),
        .O(\limitedaccum/ip ));
  LUT2 #(
    .INIT(4'h8)) 
    result_16_3_rel_carry__1_i_1
       (.I0(complexphasedetector_struct_n_50),
        .I1(lag_out[31]),
        .O(result_16_3_rel_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    result_16_3_rel_carry__1_i_2
       (.I0(complexphasedetector_struct_n_50),
        .I1(lag_out[31]),
        .O(result_16_3_rel_carry__1_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_bipolar_nco" *) 
module complexphasedetector_0_complexphasedetector_bipolar_nco
   (P,
    A,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[3]_2 ,
    s_axis_b_tdata,
    clk,
    reset,
    O,
    \op_mem_48_20_reg[0][7] ,
    \op_mem_48_20_reg[0][11] ,
    \op_mem_48_20_reg[0][15] ,
    \op_mem_48_20_reg[0][19] ,
    \op_mem_48_20_reg[0][20] ,
    d,
    ch1seldly);
  output [21:0]P;
  output [17:0]A;
  output \accum_reg_39_23_reg[3] ;
  output \accum_reg_39_23_reg[3]_0 ;
  output \accum_reg_39_23_reg[3]_1 ;
  output \accum_reg_39_23_reg[3]_2 ;
  output [35:0]s_axis_b_tdata;
  input clk;
  input reset;
  input [3:0]O;
  input [3:0]\op_mem_48_20_reg[0][7] ;
  input [3:0]\op_mem_48_20_reg[0][11] ;
  input [3:0]\op_mem_48_20_reg[0][15] ;
  input [3:0]\op_mem_48_20_reg[0][19] ;
  input [1:0]\op_mem_48_20_reg[0][20] ;
  input [19:0]d;
  input [0:0]ch1seldly;

  wire [17:0]A;
  wire [3:0]O;
  wire [21:0]P;
  wire \accum_reg_39_23_reg[3] ;
  wire \accum_reg_39_23_reg[3]_0 ;
  wire \accum_reg_39_23_reg[3]_1 ;
  wire \accum_reg_39_23_reg[3]_2 ;
  wire [0:0]ch1seldly;
  wire clk;
  wire [17:0]convert1_dout_net;
  wire cordic_sincos_n_0;
  wire cordic_sincos_n_1;
  wire cordic_sincos_n_2;
  wire cordic_sincos_n_22;
  wire cordic_sincos_n_23;
  wire cordic_sincos_n_24;
  wire cordic_sincos_n_25;
  wire cordic_sincos_n_26;
  wire cordic_sincos_n_27;
  wire cordic_sincos_n_28;
  wire cordic_sincos_n_29;
  wire cordic_sincos_n_3;
  wire cordic_sincos_n_30;
  wire cordic_sincos_n_31;
  wire cordic_sincos_n_32;
  wire cordic_sincos_n_33;
  wire cordic_sincos_n_34;
  wire cordic_sincos_n_35;
  wire [19:0]d;
  wire [0:0]internal_s_69_5_addsub;
  wire mult_n_100;
  wire mult_n_101;
  wire mult_n_102;
  wire mult_n_103;
  wire mult_n_105;
  wire mult_n_22;
  wire mult_n_23;
  wire mult_n_24;
  wire mult_n_25;
  wire mult_n_47;
  wire mult_n_48;
  wire mult_n_49;
  wire mult_n_50;
  wire mult_n_51;
  wire mult_n_52;
  wire mult_n_53;
  wire mult_n_54;
  wire mult_n_55;
  wire mult_n_56;
  wire mult_n_57;
  wire mult_n_58;
  wire mult_n_59;
  wire mult_n_60;
  wire mult_n_61;
  wire mult_n_62;
  wire mult_n_63;
  wire mult_n_64;
  wire mult_n_65;
  wire mult_n_66;
  wire mult_n_67;
  wire mult_n_68;
  wire mult_n_69;
  wire mult_n_70;
  wire mult_n_71;
  wire mult_n_72;
  wire mult_n_73;
  wire mult_n_74;
  wire mult_n_75;
  wire mult_n_76;
  wire mult_n_77;
  wire mult_n_78;
  wire mult_n_79;
  wire mult_n_80;
  wire mult_n_81;
  wire mult_n_82;
  wire mult_n_83;
  wire mult_n_84;
  wire mult_n_85;
  wire mult_n_86;
  wire mult_n_87;
  wire mult_n_88;
  wire mult_n_89;
  wire mult_n_90;
  wire mult_n_91;
  wire mult_n_92;
  wire mult_n_93;
  wire mult_n_94;
  wire mult_n_95;
  wire mult_n_96;
  wire mult_n_97;
  wire mult_n_98;
  wire mult_n_99;
  wire [20:0]mult_p_net;
  wire [3:0]\op_mem_48_20_reg[0][11] ;
  wire [3:0]\op_mem_48_20_reg[0][15] ;
  wire [3:0]\op_mem_48_20_reg[0][19] ;
  wire [1:0]\op_mem_48_20_reg[0][20] ;
  wire [3:0]\op_mem_48_20_reg[0][7] ;
  wire reset;
  wire [35:0]s_axis_b_tdata;

  complexphasedetector_0_sysgen_accum_2f6ef0156d accumulator
       (.A(A),
        .O(O),
        .\accum_reg_39_23_reg[3]_0 (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[3]_1 (\accum_reg_39_23_reg[3]_0 ),
        .\accum_reg_39_23_reg[3]_2 (\accum_reg_39_23_reg[3]_1 ),
        .\accum_reg_39_23_reg[3]_3 (\accum_reg_39_23_reg[3]_2 ),
        .clk(clk),
        .\op_mem_48_20_reg[0][11] (\op_mem_48_20_reg[0][11] ),
        .\op_mem_48_20_reg[0][15] (\op_mem_48_20_reg[0][15] ),
        .\op_mem_48_20_reg[0][19] (\op_mem_48_20_reg[0][19] ),
        .\op_mem_48_20_reg[0][20] (\op_mem_48_20_reg[0][20] ),
        .\op_mem_48_20_reg[0][7] (\op_mem_48_20_reg[0][7] ),
        .reset(reset));
  complexphasedetector_0_complexphasedetector_cordic_sincos cordic_sincos
       (.DI(mult_n_105),
        .S({mult_n_90,mult_n_91,mult_n_92,mult_n_93}),
        .clk(clk),
        .q(mult_p_net),
        .\reg_array[0].fde_used.u2 (internal_s_69_5_addsub),
        .\reg_array[10].fde_used.u2 ({mult_n_48,mult_n_49,mult_n_50,mult_n_51}),
        .\reg_array[10].fde_used.u2_0 ({mult_n_94,mult_n_95,mult_n_96,mult_n_97}),
        .\reg_array[12].fde_used.u2 ({mult_n_99,mult_n_100,mult_n_101}),
        .\reg_array[13].fde_used.u2 ({mult_n_84,mult_n_85,mult_n_86,mult_n_87}),
        .\reg_array[14].fde_used.u2 ({mult_n_52,mult_n_53,mult_n_54,mult_n_55}),
        .\reg_array[14].fde_used.u2_0 ({mult_n_56,mult_n_57,mult_n_58,mult_n_59}),
        .\reg_array[14].fde_used.u2_1 ({mult_n_80,mult_n_81,mult_n_82,mult_n_83}),
        .\reg_array[14].fde_used.u2_2 ({mult_n_64,mult_n_65,mult_n_66,mult_n_67}),
        .\reg_array[18].fde_used.u2 ({mult_n_60,mult_n_61,mult_n_62,mult_n_63}),
        .\reg_array[18].fde_used.u2_0 ({mult_n_102,mult_n_103}),
        .\reg_array[18].fde_used.u2_1 (mult_n_72),
        .\reg_array[20].fde_used.u2 (mult_n_98),
        .\reg_array[20].fde_used.u2_0 ({mult_n_73,mult_n_74,mult_n_75,mult_n_76}),
        .\reg_array[20].fde_used.u2_1 ({mult_n_77,mult_n_78,mult_n_79}),
        .\reg_array[5].fde_used.u2 (mult_n_47),
        .\reg_array[6].fde_used.u2 ({mult_n_22,mult_n_23,mult_n_24,mult_n_25}),
        .\reg_array[6].fde_used.u2_0 ({mult_n_88,mult_n_89}),
        .\reg_array[6].fde_used.u2_1 ({mult_n_68,mult_n_69,mult_n_70,mult_n_71}),
        .s_axis_b_tdata(s_axis_b_tdata[17:0]),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ({cordic_sincos_n_0,cordic_sincos_n_1,cordic_sincos_n_2,cordic_sincos_n_3}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 (convert1_dout_net),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ({cordic_sincos_n_22,cordic_sincos_n_23,cordic_sincos_n_24,cordic_sincos_n_25}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ({cordic_sincos_n_26,cordic_sincos_n_27,cordic_sincos_n_28,cordic_sincos_n_29}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ({cordic_sincos_n_30,cordic_sincos_n_31,cordic_sincos_n_32,cordic_sincos_n_33}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ({cordic_sincos_n_34,cordic_sincos_n_35}));
  complexphasedetector_0_complexphasedetector_xlmult mult
       (.A(A),
        .DI(mult_n_105),
        .P(P),
        .S({mult_n_90,mult_n_91,mult_n_92,mult_n_93}),
        .clk(clk),
        .d(d),
        .\op_mem_37_22_reg[0] ({mult_n_64,mult_n_65,mult_n_66,mult_n_67}),
        .\op_mem_37_22_reg[0]_0 ({mult_n_68,mult_n_69,mult_n_70,mult_n_71}),
        .\op_mem_37_22_reg[0]_1 (mult_n_72),
        .\op_mem_37_22_reg[0]_2 ({mult_n_73,mult_n_74,mult_n_75,mult_n_76}),
        .\op_mem_37_22_reg[0]_3 ({mult_n_77,mult_n_78,mult_n_79}),
        .\op_mem_37_22_reg[0]_4 ({mult_n_80,mult_n_81,mult_n_82,mult_n_83}),
        .\op_mem_37_22_reg[0]_5 ({mult_n_84,mult_n_85,mult_n_86,mult_n_87}),
        .\op_mem_37_22_reg[0]_6 ({mult_n_88,mult_n_89}),
        .\op_mem_37_22_reg[0]_7 ({mult_n_99,mult_n_100,mult_n_101}),
        .\op_mem_37_22_reg[0]_8 ({mult_n_102,mult_n_103}),
        .\op_mem_91_20_reg[0][0] (internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][12] ({mult_n_48,mult_n_49,mult_n_50,mult_n_51}),
        .\op_mem_91_20_reg[0][12]_0 ({mult_n_94,mult_n_95,mult_n_96,mult_n_97}),
        .\op_mem_91_20_reg[0][16] ({mult_n_52,mult_n_53,mult_n_54,mult_n_55}),
        .\op_mem_91_20_reg[0][16]_0 ({mult_n_56,mult_n_57,mult_n_58,mult_n_59}),
        .\op_mem_91_20_reg[0][20] ({mult_n_60,mult_n_61,mult_n_62,mult_n_63}),
        .\op_mem_91_20_reg[0][20]_0 (mult_n_98),
        .\op_mem_91_20_reg[0][8] ({mult_n_22,mult_n_23,mult_n_24,mult_n_25}),
        .\op_mem_91_20_reg[0][8]_0 (mult_n_47),
        .q(mult_p_net));
  complexphasedetector_0_complexphasedetector_negater1 negater1
       (.ch1seldly(ch1seldly),
        .\reg_array[11].fde_used.u2 ({cordic_sincos_n_26,cordic_sincos_n_27,cordic_sincos_n_28,cordic_sincos_n_29}),
        .\reg_array[15].fde_used.u2 ({cordic_sincos_n_30,cordic_sincos_n_31,cordic_sincos_n_32,cordic_sincos_n_33}),
        .\reg_array[17].fde_used.u2 (convert1_dout_net),
        .\reg_array[17].fde_used.u2_0 ({cordic_sincos_n_34,cordic_sincos_n_35}),
        .\reg_array[3].fde_used.u2 ({cordic_sincos_n_0,cordic_sincos_n_1,cordic_sincos_n_2,cordic_sincos_n_3}),
        .\reg_array[7].fde_used.u2 ({cordic_sincos_n_22,cordic_sincos_n_23,cordic_sincos_n_24,cordic_sincos_n_25}),
        .s_axis_b_tdata(s_axis_b_tdata[35:18]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i0,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i0
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [18:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [18:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized5 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i0,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i0__xdcDup__1
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [18:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [18:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized5__3 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i0,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i0__xdcDup__2
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [18:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [18:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized5__4 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i1,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i1
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [32:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [32:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [32:0]S;

  wire [32:0]A;
  wire [32:0]B;
  wire CE;
  wire CLK;
  wire [32:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "33" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "33" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "33" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized7 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i2,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i2
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [13:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [13:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [13:0]S;

  wire [13:0]A;
  wire [13:0]B;
  wire CE;
  wire CLK;
  wire [13:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "14" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000" *) 
  (* C_B_WIDTH = "14" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "1" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "14" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized9 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i3,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i3
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [13:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [13:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [13:0]S;

  wire [13:0]A;
  wire [13:0]B;
  wire [13:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "14" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "00000000000000" *) 
  (* C_B_WIDTH = "14" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "14" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized11 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i4,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i4" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i4
   (A,
    B,
    ADD,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [14:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [14:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 add_intf DATA" *) input ADD;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [14:0]S;

  wire [14:0]A;
  wire ADD;
  wire [14:0]B;
  wire [14:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "15" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000" *) 
  (* C_B_WIDTH = "15" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "2" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "15" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized13 U0
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i5,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i5" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i5
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [18:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [18:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "1" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized15 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i6,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i6" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i6
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [25:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [25:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [25:0]S;

  wire [25:0]A;
  wire [25:0]B;
  wire CE;
  wire CLK;
  wire [25:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "26" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000" *) 
  (* C_B_WIDTH = "26" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "26" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i7,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i7" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i7
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [33:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [33:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [33:0]S;

  wire [33:0]A;
  wire [33:0]B;
  wire CE;
  wire CLK;
  wire [33:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "34" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "34" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "34" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i8,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i8" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i8
   (A,
    B,
    CLK,
    ADD,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [14:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [14:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 add_intf DATA" *) input ADD;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [14:0]S;

  wire [14:0]A;
  wire ADD;
  wire [14:0]B;
  wire CE;
  wire CLK;
  wire [14:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "15" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000" *) 
  (* C_B_WIDTH = "15" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "2" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "15" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized3 U0
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i8,c_addsub_v12_0_10,{}" *) (* ORIG_REF_NAME = "complexphasedetector_c_addsub_v12_0_i8" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i8__xdcDup__1
   (A,
    B,
    CLK,
    ADD,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [14:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [14:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 add_intf DATA" *) input ADD;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) output [14:0]S;

  wire [14:0]A;
  wire ADD;
  wire [14:0]B;
  wire CE;
  wire CLK;
  wire [14:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "15" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000" *) 
  (* C_B_WIDTH = "15" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "2" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "15" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10__parameterized3__2 U0
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_chanswapper" *) 
module complexphasedetector_0_complexphasedetector_chanswapper
   (ch1seldly,
    d,
    s_axis_a_tdata,
    \reg_array[17].fde_used.u2 ,
    ch1ismaster,
    clk,
    unregy_join_6_1,
    op_mem_0_8_24_reg,
    op_mem_0_8_24_reg_0,
    op_mem_0_8_24_reg_1,
    op_mem_0_8_24_reg_2,
    op_mem_0_8_24_reg_3,
    op_mem_0_8_24_reg_4,
    op_mem_0_8_24_reg_5,
    op_mem_0_8_24_reg_6,
    op_mem_0_8_24_reg_7,
    op_mem_0_8_24_reg_8,
    op_mem_0_8_24_reg_9,
    op_mem_0_8_24_reg_10,
    op_mem_0_8_24_reg_11,
    op_mem_0_8_24_reg_12,
    op_mem_0_8_24_reg_13,
    op_mem_0_8_24_reg_14,
    op_mem_0_8_24_reg_15,
    op_mem_0_8_24_reg_16,
    op_mem_0_8_24_reg_17,
    op_mem_0_8_24_reg_18,
    op_mem_0_8_24_reg_19,
    op_mem_0_8_24_reg_20,
    op_mem_0_8_24_reg_21,
    op_mem_0_8_24_reg_22,
    op_mem_0_8_24_reg_23,
    op_mem_0_8_24_reg_24,
    op_mem_0_8_24_reg_25,
    op_mem_0_8_24_reg_26,
    op_mem_0_8_24_reg_27,
    op_mem_0_8_24_reg_28,
    op_mem_0_8_24_reg_29,
    op_mem_0_8_24_reg_30,
    op_mem_0_8_24_reg_31,
    op_mem_0_8_24_reg_32,
    op_mem_0_8_24_reg_33,
    op_mem_0_8_24_reg_34,
    op_mem_0_8_24_reg_35,
    op_mem_0_8_24_reg_36,
    op_mem_0_8_24_reg_37,
    op_mem_0_8_24_reg_38,
    op_mem_0_8_24_reg_39,
    op_mem_0_8_24_reg_40,
    op_mem_0_8_24_reg_41,
    op_mem_0_8_24_reg_42,
    op_mem_0_8_24_reg_43,
    op_mem_0_8_24_reg_44,
    op_mem_0_8_24_reg_45,
    op_mem_0_8_24_reg_46,
    op_mem_0_8_24_reg_47,
    op_mem_0_8_24_reg_48,
    op_mem_0_8_24_reg_49,
    op_mem_0_8_24_reg_50,
    op_mem_0_8_24_reg_51,
    op_mem_0_8_24_reg_52);
  output [0:0]ch1seldly;
  output [17:0]d;
  output [35:0]s_axis_a_tdata;
  output [17:0]\reg_array[17].fde_used.u2 ;
  input ch1ismaster;
  input clk;
  input [17:0]unregy_join_6_1;
  input op_mem_0_8_24_reg;
  input op_mem_0_8_24_reg_0;
  input op_mem_0_8_24_reg_1;
  input op_mem_0_8_24_reg_2;
  input op_mem_0_8_24_reg_3;
  input op_mem_0_8_24_reg_4;
  input op_mem_0_8_24_reg_5;
  input op_mem_0_8_24_reg_6;
  input op_mem_0_8_24_reg_7;
  input op_mem_0_8_24_reg_8;
  input op_mem_0_8_24_reg_9;
  input op_mem_0_8_24_reg_10;
  input op_mem_0_8_24_reg_11;
  input op_mem_0_8_24_reg_12;
  input op_mem_0_8_24_reg_13;
  input op_mem_0_8_24_reg_14;
  input op_mem_0_8_24_reg_15;
  input op_mem_0_8_24_reg_16;
  input op_mem_0_8_24_reg_17;
  input op_mem_0_8_24_reg_18;
  input op_mem_0_8_24_reg_19;
  input op_mem_0_8_24_reg_20;
  input op_mem_0_8_24_reg_21;
  input op_mem_0_8_24_reg_22;
  input op_mem_0_8_24_reg_23;
  input op_mem_0_8_24_reg_24;
  input op_mem_0_8_24_reg_25;
  input op_mem_0_8_24_reg_26;
  input op_mem_0_8_24_reg_27;
  input op_mem_0_8_24_reg_28;
  input op_mem_0_8_24_reg_29;
  input op_mem_0_8_24_reg_30;
  input op_mem_0_8_24_reg_31;
  input op_mem_0_8_24_reg_32;
  input op_mem_0_8_24_reg_33;
  input op_mem_0_8_24_reg_34;
  input op_mem_0_8_24_reg_35;
  input op_mem_0_8_24_reg_36;
  input op_mem_0_8_24_reg_37;
  input op_mem_0_8_24_reg_38;
  input op_mem_0_8_24_reg_39;
  input op_mem_0_8_24_reg_40;
  input op_mem_0_8_24_reg_41;
  input op_mem_0_8_24_reg_42;
  input op_mem_0_8_24_reg_43;
  input op_mem_0_8_24_reg_44;
  input op_mem_0_8_24_reg_45;
  input op_mem_0_8_24_reg_46;
  input op_mem_0_8_24_reg_47;
  input op_mem_0_8_24_reg_48;
  input op_mem_0_8_24_reg_49;
  input op_mem_0_8_24_reg_50;
  input op_mem_0_8_24_reg_51;
  input op_mem_0_8_24_reg_52;

  wire ch1ismaster;
  wire [0:0]ch1seldly;
  wire clk;
  wire [17:0]d;
  wire op_mem_0_8_24_reg;
  wire op_mem_0_8_24_reg_0;
  wire op_mem_0_8_24_reg_1;
  wire op_mem_0_8_24_reg_10;
  wire op_mem_0_8_24_reg_11;
  wire op_mem_0_8_24_reg_12;
  wire op_mem_0_8_24_reg_13;
  wire op_mem_0_8_24_reg_14;
  wire op_mem_0_8_24_reg_15;
  wire op_mem_0_8_24_reg_16;
  wire op_mem_0_8_24_reg_17;
  wire op_mem_0_8_24_reg_18;
  wire op_mem_0_8_24_reg_19;
  wire op_mem_0_8_24_reg_2;
  wire op_mem_0_8_24_reg_20;
  wire op_mem_0_8_24_reg_21;
  wire op_mem_0_8_24_reg_22;
  wire op_mem_0_8_24_reg_23;
  wire op_mem_0_8_24_reg_24;
  wire op_mem_0_8_24_reg_25;
  wire op_mem_0_8_24_reg_26;
  wire op_mem_0_8_24_reg_27;
  wire op_mem_0_8_24_reg_28;
  wire op_mem_0_8_24_reg_29;
  wire op_mem_0_8_24_reg_3;
  wire op_mem_0_8_24_reg_30;
  wire op_mem_0_8_24_reg_31;
  wire op_mem_0_8_24_reg_32;
  wire op_mem_0_8_24_reg_33;
  wire op_mem_0_8_24_reg_34;
  wire op_mem_0_8_24_reg_35;
  wire op_mem_0_8_24_reg_36;
  wire op_mem_0_8_24_reg_37;
  wire op_mem_0_8_24_reg_38;
  wire op_mem_0_8_24_reg_39;
  wire op_mem_0_8_24_reg_4;
  wire op_mem_0_8_24_reg_40;
  wire op_mem_0_8_24_reg_41;
  wire op_mem_0_8_24_reg_42;
  wire op_mem_0_8_24_reg_43;
  wire op_mem_0_8_24_reg_44;
  wire op_mem_0_8_24_reg_45;
  wire op_mem_0_8_24_reg_46;
  wire op_mem_0_8_24_reg_47;
  wire op_mem_0_8_24_reg_48;
  wire op_mem_0_8_24_reg_49;
  wire op_mem_0_8_24_reg_5;
  wire op_mem_0_8_24_reg_50;
  wire op_mem_0_8_24_reg_51;
  wire op_mem_0_8_24_reg_52;
  wire op_mem_0_8_24_reg_6;
  wire op_mem_0_8_24_reg_7;
  wire op_mem_0_8_24_reg_8;
  wire op_mem_0_8_24_reg_9;
  wire [17:0]\reg_array[17].fde_used.u2 ;
  wire [35:0]s_axis_a_tdata;
  wire [17:0]unregy_join_6_1;

  complexphasedetector_0_complexphasedetector_xldelay__parameterized5 delay
       (.ch1ismaster(ch1ismaster),
        .ch1seldly(ch1seldly),
        .clk(clk));
  complexphasedetector_0_sysgen_mux_b291a9fbb0_56 mux
       (.clk(clk),
        .d(d),
        .unregy_join_6_1(unregy_join_6_1));
  complexphasedetector_0_sysgen_mux_b291a9fbb0_57 mux1
       (.clk(clk),
        .op_mem_0_8_24_reg(op_mem_0_8_24_reg),
        .op_mem_0_8_24_reg_0(op_mem_0_8_24_reg_0),
        .op_mem_0_8_24_reg_1(op_mem_0_8_24_reg_1),
        .op_mem_0_8_24_reg_10(op_mem_0_8_24_reg_10),
        .op_mem_0_8_24_reg_11(op_mem_0_8_24_reg_11),
        .op_mem_0_8_24_reg_12(op_mem_0_8_24_reg_12),
        .op_mem_0_8_24_reg_13(op_mem_0_8_24_reg_13),
        .op_mem_0_8_24_reg_14(op_mem_0_8_24_reg_14),
        .op_mem_0_8_24_reg_15(op_mem_0_8_24_reg_15),
        .op_mem_0_8_24_reg_16(op_mem_0_8_24_reg_16),
        .op_mem_0_8_24_reg_2(op_mem_0_8_24_reg_2),
        .op_mem_0_8_24_reg_3(op_mem_0_8_24_reg_3),
        .op_mem_0_8_24_reg_4(op_mem_0_8_24_reg_4),
        .op_mem_0_8_24_reg_5(op_mem_0_8_24_reg_5),
        .op_mem_0_8_24_reg_6(op_mem_0_8_24_reg_6),
        .op_mem_0_8_24_reg_7(op_mem_0_8_24_reg_7),
        .op_mem_0_8_24_reg_8(op_mem_0_8_24_reg_8),
        .op_mem_0_8_24_reg_9(op_mem_0_8_24_reg_9),
        .s_axis_a_tdata(s_axis_a_tdata[17:0]));
  complexphasedetector_0_sysgen_mux_b291a9fbb0_58 mux2
       (.clk(clk),
        .op_mem_0_8_24_reg(op_mem_0_8_24_reg_17),
        .op_mem_0_8_24_reg_0(op_mem_0_8_24_reg_18),
        .op_mem_0_8_24_reg_1(op_mem_0_8_24_reg_19),
        .op_mem_0_8_24_reg_10(op_mem_0_8_24_reg_28),
        .op_mem_0_8_24_reg_11(op_mem_0_8_24_reg_29),
        .op_mem_0_8_24_reg_12(op_mem_0_8_24_reg_30),
        .op_mem_0_8_24_reg_13(op_mem_0_8_24_reg_31),
        .op_mem_0_8_24_reg_14(op_mem_0_8_24_reg_32),
        .op_mem_0_8_24_reg_15(op_mem_0_8_24_reg_33),
        .op_mem_0_8_24_reg_16(op_mem_0_8_24_reg_34),
        .op_mem_0_8_24_reg_2(op_mem_0_8_24_reg_20),
        .op_mem_0_8_24_reg_3(op_mem_0_8_24_reg_21),
        .op_mem_0_8_24_reg_4(op_mem_0_8_24_reg_22),
        .op_mem_0_8_24_reg_5(op_mem_0_8_24_reg_23),
        .op_mem_0_8_24_reg_6(op_mem_0_8_24_reg_24),
        .op_mem_0_8_24_reg_7(op_mem_0_8_24_reg_25),
        .op_mem_0_8_24_reg_8(op_mem_0_8_24_reg_26),
        .op_mem_0_8_24_reg_9(op_mem_0_8_24_reg_27),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ));
  complexphasedetector_0_sysgen_mux_b291a9fbb0_59 mux3
       (.clk(clk),
        .op_mem_0_8_24_reg(op_mem_0_8_24_reg_35),
        .op_mem_0_8_24_reg_0(op_mem_0_8_24_reg_36),
        .op_mem_0_8_24_reg_1(op_mem_0_8_24_reg_37),
        .op_mem_0_8_24_reg_10(op_mem_0_8_24_reg_46),
        .op_mem_0_8_24_reg_11(op_mem_0_8_24_reg_47),
        .op_mem_0_8_24_reg_12(op_mem_0_8_24_reg_48),
        .op_mem_0_8_24_reg_13(op_mem_0_8_24_reg_49),
        .op_mem_0_8_24_reg_14(op_mem_0_8_24_reg_50),
        .op_mem_0_8_24_reg_15(op_mem_0_8_24_reg_51),
        .op_mem_0_8_24_reg_16(op_mem_0_8_24_reg_52),
        .op_mem_0_8_24_reg_2(op_mem_0_8_24_reg_38),
        .op_mem_0_8_24_reg_3(op_mem_0_8_24_reg_39),
        .op_mem_0_8_24_reg_4(op_mem_0_8_24_reg_40),
        .op_mem_0_8_24_reg_5(op_mem_0_8_24_reg_41),
        .op_mem_0_8_24_reg_6(op_mem_0_8_24_reg_42),
        .op_mem_0_8_24_reg_7(op_mem_0_8_24_reg_43),
        .op_mem_0_8_24_reg_8(op_mem_0_8_24_reg_44),
        .op_mem_0_8_24_reg_9(op_mem_0_8_24_reg_45),
        .s_axis_a_tdata(s_axis_a_tdata[35:18]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_cmpy_v6_0_i0,cmpy_v6_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_cmpy_v6_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "cmpy_v6_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_cmpy_v6_0_i0
   (aclk,
    aclken,
    aresetn,
    s_axis_a_tvalid,
    s_axis_a_tdata,
    s_axis_b_tvalid,
    s_axis_b_tdata,
    m_axis_dout_tvalid,
    m_axis_dout_tdata);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 aclken_intf CE" *) input aclken;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aresetn_intf RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID" *) input s_axis_a_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA" *) input [47:0]s_axis_a_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_B TVALID" *) input s_axis_b_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_B TDATA" *) input [47:0]s_axis_b_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TVALID" *) output m_axis_dout_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TDATA" *) output [47:0]m_axis_dout_tdata;

  wire aclk;
  wire aclken;
  wire aresetn;
  wire [47:0]m_axis_dout_tdata;
  wire m_axis_dout_tvalid;
  wire [47:0]s_axis_a_tdata;
  wire s_axis_a_tvalid;
  wire [47:0]s_axis_b_tdata;
  wire s_axis_b_tvalid;
  wire NLW_U0_m_axis_dout_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_a_tready_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_ctrl_tready_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_dout_tuser_UNCONNECTED;

  (* C_A_WIDTH = "18" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ARESETN = "1" *) 
  (* C_HAS_S_AXIS_A_TLAST = "0" *) 
  (* C_HAS_S_AXIS_A_TUSER = "0" *) 
  (* C_HAS_S_AXIS_B_TLAST = "0" *) 
  (* C_HAS_S_AXIS_B_TUSER = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TLAST = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TUSER = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_M_AXIS_DOUT_TDATA_WIDTH = "48" *) 
  (* C_M_AXIS_DOUT_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZE_GOAL = "0" *) 
  (* C_S_AXIS_A_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_A_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_B_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_B_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_CTRL_TDATA_WIDTH = "8" *) 
  (* C_S_AXIS_CTRL_TUSER_WIDTH = "1" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICE = "xc7k325t" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* HAS_NEGATE = "0" *) 
  (* ROUND = "0" *) 
  (* SINGLE_OUTPUT = "0" *) 
  (* USE_DSP_CASCADES = "1" *) 
  (* c_out_width = "20" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_cmpy_v6_0_12 U0
       (.aclk(aclk),
        .aclken(aclken),
        .aresetn(aresetn),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .m_axis_dout_tlast(NLW_U0_m_axis_dout_tlast_UNCONNECTED),
        .m_axis_dout_tready(1'b0),
        .m_axis_dout_tuser(NLW_U0_m_axis_dout_tuser_UNCONNECTED[0]),
        .m_axis_dout_tvalid(m_axis_dout_tvalid),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_U0_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata(s_axis_b_tdata),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(s_axis_b_tvalid),
        .s_axis_ctrl_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_ctrl_tlast(1'b0),
        .s_axis_ctrl_tready(NLW_U0_s_axis_ctrl_tready_UNCONNECTED),
        .s_axis_ctrl_tuser(1'b0),
        .s_axis_ctrl_tvalid(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_cmpy_v6_0_i1,cmpy_v6_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_cmpy_v6_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "cmpy_v6_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_cmpy_v6_0_i1
   (aclk,
    aclken,
    aresetn,
    s_axis_a_tvalid,
    s_axis_a_tdata,
    s_axis_b_tvalid,
    s_axis_b_tdata,
    m_axis_dout_tvalid,
    m_axis_dout_tdata);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 aclken_intf CE" *) input aclken;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aresetn_intf RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID" *) input s_axis_a_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA" *) input [47:0]s_axis_a_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_B TVALID" *) input s_axis_b_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_B TDATA" *) input [47:0]s_axis_b_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TVALID" *) output m_axis_dout_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TDATA" *) output [47:0]m_axis_dout_tdata;

  wire aclk;
  wire aclken;
  wire aresetn;
  wire [47:0]m_axis_dout_tdata;
  wire m_axis_dout_tvalid;
  wire [47:0]s_axis_a_tdata;
  wire s_axis_a_tvalid;
  wire [47:0]s_axis_b_tdata;
  wire s_axis_b_tvalid;
  wire NLW_U0_m_axis_dout_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_a_tready_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_ctrl_tready_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_dout_tuser_UNCONNECTED;

  (* C_A_WIDTH = "18" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ARESETN = "1" *) 
  (* C_HAS_S_AXIS_A_TLAST = "0" *) 
  (* C_HAS_S_AXIS_A_TUSER = "0" *) 
  (* C_HAS_S_AXIS_B_TLAST = "0" *) 
  (* C_HAS_S_AXIS_B_TUSER = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TLAST = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TUSER = "0" *) 
  (* C_LATENCY = "6" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_M_AXIS_DOUT_TDATA_WIDTH = "48" *) 
  (* C_M_AXIS_DOUT_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZE_GOAL = "0" *) 
  (* C_S_AXIS_A_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_A_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_B_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_B_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_CTRL_TDATA_WIDTH = "8" *) 
  (* C_S_AXIS_CTRL_TUSER_WIDTH = "1" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICE = "xc7k325t" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* HAS_NEGATE = "0" *) 
  (* ROUND = "0" *) 
  (* SINGLE_OUTPUT = "0" *) 
  (* USE_DSP_CASCADES = "1" *) 
  (* c_out_width = "18" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_cmpy_v6_0_12__parameterized1 U0
       (.aclk(aclk),
        .aclken(aclken),
        .aresetn(aresetn),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .m_axis_dout_tlast(NLW_U0_m_axis_dout_tlast_UNCONNECTED),
        .m_axis_dout_tready(1'b0),
        .m_axis_dout_tuser(NLW_U0_m_axis_dout_tuser_UNCONNECTED[0]),
        .m_axis_dout_tvalid(m_axis_dout_tvalid),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_U0_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata(s_axis_b_tdata),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(s_axis_b_tvalid),
        .s_axis_ctrl_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_ctrl_tlast(1'b0),
        .s_axis_ctrl_tready(NLW_U0_s_axis_ctrl_tready_UNCONNECTED),
        .s_axis_ctrl_tuser(1'b0),
        .s_axis_ctrl_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_atan" *) 
module complexphasedetector_0_complexphasedetector_cordic_atan
   (power,
    imagout,
    clk,
    realout);
  output [17:0]power;
  input [17:0]imagout;
  input clk;
  input [17:0]realout;

  wire [17:0]addsub_s_net;
  wire clk;
  wire cordic_fine_angle_pe_n_18;
  wire cordic_fine_angle_pe_n_19;
  wire cordic_fine_angle_pe_n_20;
  wire cordic_fine_angle_pe_n_21;
  wire cordic_fine_angle_pe_n_22;
  wire cordic_fine_angle_pe_n_23;
  wire cordic_fine_angle_pe_n_24;
  wire cordic_fine_angle_pe_n_25;
  wire cordic_fine_angle_pe_n_26;
  wire cordic_fine_angle_pe_n_27;
  wire cordic_fine_angle_pe_n_28;
  wire cordic_fine_angle_pe_n_29;
  wire cordic_fine_angle_pe_n_30;
  wire cordic_fine_angle_pe_n_31;
  wire cordic_fine_angle_pe_n_32;
  wire cordic_fine_angle_pe_n_33;
  wire cordic_fine_angle_pe_n_34;
  wire [17:0]delay3_q_net;
  wire [17:0]imagout;
  wire [17:0]internal_s_69_5_addsub;
  wire [16:0]\pipe_16_22_reg[0]_1 ;
  wire [17:0]power;
  wire quadrant_map_n_53;
  wire quadrant_map_n_54;
  wire quadrant_map_n_55;
  wire quadrant_map_n_56;
  wire quadrant_map_n_57;
  wire quadrant_map_n_58;
  wire quadrant_map_n_59;
  wire quadrant_map_n_60;
  wire quadrant_map_n_61;
  wire quadrant_map_n_62;
  wire quadrant_map_n_63;
  wire quadrant_map_n_64;
  wire quadrant_map_n_65;
  wire quadrant_map_n_66;
  wire quadrant_map_n_67;
  wire quadrant_map_n_68;
  wire quadrant_map_n_69;
  wire quadrant_map_n_70;
  wire quadrant_map_n_71;
  wire [17:0]realout;

  complexphasedetector_0_complexphasedetector_cordic_fine_angle_pe_x0 cordic_fine_angle_pe
       (.S({quadrant_map_n_53,quadrant_map_n_54,quadrant_map_n_55,quadrant_map_n_56}),
        .clk(clk),
        .d(addsub_s_net),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11] ({cordic_fine_angle_pe_n_26,cordic_fine_angle_pe_n_27,cordic_fine_angle_pe_n_28,cordic_fine_angle_pe_n_29}),
        .\op_mem_91_20_reg[0][15] ({cordic_fine_angle_pe_n_30,cordic_fine_angle_pe_n_31,cordic_fine_angle_pe_n_32,cordic_fine_angle_pe_n_33}),
        .\op_mem_91_20_reg[0][17] (cordic_fine_angle_pe_n_34),
        .\op_mem_91_20_reg[0][3] ({cordic_fine_angle_pe_n_18,cordic_fine_angle_pe_n_19,cordic_fine_angle_pe_n_20,cordic_fine_angle_pe_n_21}),
        .\op_mem_91_20_reg[0][7] ({cordic_fine_angle_pe_n_22,cordic_fine_angle_pe_n_23,cordic_fine_angle_pe_n_24,cordic_fine_angle_pe_n_25}),
        .\pipe_16_22_reg[0][17] ({quadrant_map_n_69,quadrant_map_n_70}),
        .\pipe_16_22_reg[0]_1 (\pipe_16_22_reg[0]_1 ),
        .q(delay3_q_net),
        .\reg_array[11].fde_used.u2 ({quadrant_map_n_61,quadrant_map_n_62,quadrant_map_n_63,quadrant_map_n_64}),
        .\reg_array[15].fde_used.u2 ({quadrant_map_n_65,quadrant_map_n_66,quadrant_map_n_67,quadrant_map_n_68}),
        .\reg_array[17].fde_used.u2 (quadrant_map_n_71),
        .\reg_array[7].fde_used.u2 ({quadrant_map_n_57,quadrant_map_n_58,quadrant_map_n_59,quadrant_map_n_60}));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized4 cordic_pipe_balance2
       (.clk(clk),
        .d(addsub_s_net),
        .power(power));
  complexphasedetector_0_complexphasedetector_quadrant_map_x0 quadrant_map
       (.S({quadrant_map_n_53,quadrant_map_n_54,quadrant_map_n_55,quadrant_map_n_56}),
        .clk(clk),
        .imagout(imagout),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11] ({quadrant_map_n_61,quadrant_map_n_62,quadrant_map_n_63,quadrant_map_n_64}),
        .\op_mem_91_20_reg[0][15] ({quadrant_map_n_65,quadrant_map_n_66,quadrant_map_n_67,quadrant_map_n_68}),
        .\op_mem_91_20_reg[0][17] (\pipe_16_22_reg[0]_1 ),
        .\op_mem_91_20_reg[0][17]_0 ({quadrant_map_n_69,quadrant_map_n_70}),
        .\op_mem_91_20_reg[0][3] (quadrant_map_n_71),
        .\op_mem_91_20_reg[0][7] ({quadrant_map_n_57,quadrant_map_n_58,quadrant_map_n_59,quadrant_map_n_60}),
        .\pipe_16_22_reg[0][11] ({cordic_fine_angle_pe_n_26,cordic_fine_angle_pe_n_27,cordic_fine_angle_pe_n_28,cordic_fine_angle_pe_n_29}),
        .\pipe_16_22_reg[0][15] ({cordic_fine_angle_pe_n_30,cordic_fine_angle_pe_n_31,cordic_fine_angle_pe_n_32,cordic_fine_angle_pe_n_33}),
        .\pipe_16_22_reg[0][16] (cordic_fine_angle_pe_n_34),
        .\pipe_16_22_reg[0][3] ({cordic_fine_angle_pe_n_18,cordic_fine_angle_pe_n_19,cordic_fine_angle_pe_n_20,cordic_fine_angle_pe_n_21}),
        .\pipe_16_22_reg[0][7] ({cordic_fine_angle_pe_n_22,cordic_fine_angle_pe_n_23,cordic_fine_angle_pe_n_24,cordic_fine_angle_pe_n_25}),
        .q(delay3_q_net),
        .realout(realout));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_atan_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_atan_x0
   (S,
    DI,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][17] ,
    unregy_join_6_1,
    clk,
    O,
    CO,
    \pipe_16_22_reg[0][3] ,
    q,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15]_0 ,
    m_axis_dout_tdata);
  output [3:0]S;
  output [0:0]DI;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [1:0]\pipe_16_22_reg[0][17] ;
  output [17:0]unregy_join_6_1;
  input clk;
  input [1:0]O;
  input [0:0]CO;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [0:0]q;
  input [3:0]\pipe_16_22_reg[0][7]_0 ;
  input [3:0]\pipe_16_22_reg[0][11]_0 ;
  input [3:0]\pipe_16_22_reg[0][15]_0 ;
  input [35:0]m_axis_dout_tdata;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [3:0]S;
  wire boolean_to_vector;
  wire clk;
  wire cordic_atan_n_0;
  wire cordic_atan_n_1;
  wire cordic_atan_n_10;
  wire cordic_atan_n_11;
  wire cordic_atan_n_12;
  wire cordic_atan_n_13;
  wire cordic_atan_n_14;
  wire cordic_atan_n_15;
  wire cordic_atan_n_16;
  wire cordic_atan_n_17;
  wire cordic_atan_n_2;
  wire cordic_atan_n_3;
  wire cordic_atan_n_4;
  wire cordic_atan_n_5;
  wire cordic_atan_n_6;
  wire cordic_atan_n_7;
  wire cordic_atan_n_8;
  wire cordic_atan_n_9;
  wire [35:0]m_axis_dout_tdata;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;
  wire [17:0]\pipe_16_22_reg[0]_0 ;
  wire [0:0]q;
  wire [17:0]unregy_join_6_1;

  complexphasedetector_0_complexphasedetector_cordic_atan_x1 cordic_atan
       (.DI(cordic_atan_n_0),
        .S(cordic_atan_n_1),
        .clk(clk),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .\pipe_16_22_reg[0][17] ({cordic_atan_n_2,cordic_atan_n_3,cordic_atan_n_4,cordic_atan_n_5}),
        .\pipe_16_22_reg[0][17]_0 ({cordic_atan_n_6,cordic_atan_n_7,cordic_atan_n_8,cordic_atan_n_9}),
        .\pipe_16_22_reg[0][17]_1 ({cordic_atan_n_10,cordic_atan_n_11,cordic_atan_n_12,cordic_atan_n_13}),
        .\pipe_16_22_reg[0][17]_2 ({cordic_atan_n_14,cordic_atan_n_15,cordic_atan_n_16,cordic_atan_n_17}),
        .\pipe_16_22_reg[0]_0 (\pipe_16_22_reg[0]_0 ));
  complexphasedetector_0_sysgen_mux_b291a9fbb0_25 mux
       (.CO(boolean_to_vector),
        .DI(DI),
        .O(O),
        .S(S),
        .clk(clk),
        .\pipe_16_22_reg[0][11]_0 (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][11]_1 (\pipe_16_22_reg[0][11]_0 ),
        .\pipe_16_22_reg[0][15]_0 (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][15]_1 (\pipe_16_22_reg[0][15]_0 ),
        .\pipe_16_22_reg[0][17]_0 (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][17]_1 (CO),
        .\pipe_16_22_reg[0][3]_0 (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7]_0 (\pipe_16_22_reg[0][7] ),
        .\pipe_16_22_reg[0][7]_1 (\pipe_16_22_reg[0][7]_0 ),
        .\pipe_16_22_reg[0]_0 (\pipe_16_22_reg[0]_0 ),
        .q(q),
        .unregy_join_6_1(unregy_join_6_1));
  complexphasedetector_0_sysgen_relational_a049f94791 relational1
       (.CO(boolean_to_vector),
        .DI(cordic_atan_n_0),
        .S(cordic_atan_n_1),
        .\reg_array[14].fde_used.u2 ({cordic_atan_n_14,cordic_atan_n_15,cordic_atan_n_16,cordic_atan_n_17}),
        .\reg_array[14].fde_used.u2_0 ({cordic_atan_n_2,cordic_atan_n_3,cordic_atan_n_4,cordic_atan_n_5}),
        .\reg_array[6].fde_used.u2 ({cordic_atan_n_10,cordic_atan_n_11,cordic_atan_n_12,cordic_atan_n_13}),
        .\reg_array[6].fde_used.u2_0 ({cordic_atan_n_6,cordic_atan_n_7,cordic_atan_n_8,cordic_atan_n_9}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_atan_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_atan_x1
   (DI,
    S,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][17]_0 ,
    \pipe_16_22_reg[0][17]_1 ,
    \pipe_16_22_reg[0][17]_2 ,
    \pipe_16_22_reg[0]_0 ,
    clk,
    m_axis_dout_tdata);
  output [0:0]DI;
  output [0:0]S;
  output [3:0]\pipe_16_22_reg[0][17] ;
  output [3:0]\pipe_16_22_reg[0][17]_0 ;
  output [3:0]\pipe_16_22_reg[0][17]_1 ;
  output [3:0]\pipe_16_22_reg[0][17]_2 ;
  output [17:0]\pipe_16_22_reg[0]_0 ;
  input clk;
  input [35:0]m_axis_dout_tdata;

  wire [0:0]DI;
  wire [0:0]S;
  wire [17:0]addsub_s_net;
  wire [17:0]b;
  wire clk;
  wire cordic_fine_angle_pe_n_18;
  wire cordic_fine_angle_pe_n_19;
  wire cordic_fine_angle_pe_n_20;
  wire cordic_fine_angle_pe_n_21;
  wire cordic_fine_angle_pe_n_22;
  wire cordic_fine_angle_pe_n_23;
  wire cordic_fine_angle_pe_n_24;
  wire cordic_fine_angle_pe_n_25;
  wire cordic_fine_angle_pe_n_26;
  wire cordic_fine_angle_pe_n_27;
  wire cordic_fine_angle_pe_n_28;
  wire cordic_fine_angle_pe_n_29;
  wire cordic_fine_angle_pe_n_30;
  wire cordic_fine_angle_pe_n_31;
  wire cordic_fine_angle_pe_n_32;
  wire cordic_fine_angle_pe_n_51;
  wire cordic_fine_angle_pe_n_52;
  wire cordic_fine_angle_pe_n_53;
  wire cordic_fine_angle_pe_n_54;
  wire cordic_fine_angle_pe_n_55;
  wire cordic_fine_angle_pe_n_56;
  wire cordic_fine_angle_pe_n_57;
  wire cordic_fine_angle_pe_n_58;
  wire cordic_fine_angle_pe_n_59;
  wire cordic_fine_angle_pe_n_60;
  wire cordic_fine_angle_pe_n_61;
  wire cordic_fine_angle_pe_n_62;
  wire cordic_fine_angle_pe_n_63;
  wire cordic_fine_angle_pe_n_64;
  wire cordic_fine_angle_pe_n_65;
  wire cordic_fine_angle_pe_n_66;
  wire cordic_fine_angle_pe_n_67;
  wire \cordic_pe1/inverter_op_net ;
  wire cordic_pipe_balance1_q_net;
  wire cordic_pipe_balance_n_0;
  wire cordic_pipe_balance_n_2;
  wire cordic_pipe_balance_q_net;
  wire [16:0]delay3_q_net;
  wire [17:0]internal_s_69_5_addsub;
  wire [35:0]m_axis_dout_tdata;
  wire [3:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][17]_0 ;
  wire [3:0]\pipe_16_22_reg[0][17]_1 ;
  wire [3:0]\pipe_16_22_reg[0][17]_2 ;
  wire [17:0]\pipe_16_22_reg[0]_0 ;
  wire quadrant_map_n_37;
  wire quadrant_map_n_38;
  wire quadrant_map_n_39;
  wire quadrant_map_n_40;
  wire quadrant_map_n_41;
  wire quadrant_map_n_42;
  wire quadrant_map_n_43;
  wire quadrant_map_n_44;
  wire quadrant_map_n_45;
  wire quadrant_map_n_46;
  wire quadrant_map_n_47;
  wire quadrant_map_n_48;
  wire quadrant_map_n_49;
  wire quadrant_map_n_50;
  wire quadrant_map_n_51;
  wire quadrant_map_n_52;
  wire quadrant_map_n_53;
  wire quadrant_map_n_54;
  wire quadrant_map_n_55;
  wire quadrant_map_n_56;
  wire quadrant_map_n_57;
  wire quadrant_map_n_58;
  wire quadrant_map_n_59;
  wire quadrant_map_n_60;
  wire quadrant_map_n_61;
  wire quadrant_map_n_62;
  wire quadrant_map_n_63;
  wire quadrant_map_n_64;
  wire quadrant_map_n_65;
  wire quadrant_map_n_66;
  wire quadrant_map_n_67;
  wire quadrant_map_n_68;
  wire quadrant_map_n_69;
  wire quadrant_map_n_70;
  wire quadrant_map_n_71;
  wire sgn_x_y_net;
  wire sgn_y_y_net;

  complexphasedetector_0_complexphasedetector_cordic_fine_angle_pe_x1 cordic_fine_angle_pe
       (.DI({cordic_fine_angle_pe_n_22,cordic_fine_angle_pe_n_23}),
        .S({quadrant_map_n_54,quadrant_map_n_55,quadrant_map_n_56,quadrant_map_n_57}),
        .b(b),
        .clk(clk),
        .d(addsub_s_net),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(\cordic_pe1/inverter_op_net ),
        .\op_mem_91_20_reg[0][11] ({cordic_fine_angle_pe_n_59,cordic_fine_angle_pe_n_60,cordic_fine_angle_pe_n_61,cordic_fine_angle_pe_n_62}),
        .\op_mem_91_20_reg[0][15] ({cordic_fine_angle_pe_n_63,cordic_fine_angle_pe_n_64,cordic_fine_angle_pe_n_65,cordic_fine_angle_pe_n_66}),
        .\op_mem_91_20_reg[0][17] (cordic_fine_angle_pe_n_67),
        .\op_mem_91_20_reg[0][3] ({cordic_fine_angle_pe_n_51,cordic_fine_angle_pe_n_52,cordic_fine_angle_pe_n_53,cordic_fine_angle_pe_n_54}),
        .\op_mem_91_20_reg[0][7] ({cordic_fine_angle_pe_n_55,cordic_fine_angle_pe_n_56,cordic_fine_angle_pe_n_57,cordic_fine_angle_pe_n_58}),
        .\pipe_16_22_reg[0][11] ({quadrant_map_n_45,quadrant_map_n_46,quadrant_map_n_47,quadrant_map_n_48}),
        .\pipe_16_22_reg[0][12] ({cordic_fine_angle_pe_n_24,cordic_fine_angle_pe_n_25,cordic_fine_angle_pe_n_26}),
        .\pipe_16_22_reg[0][12]_0 ({cordic_fine_angle_pe_n_31,cordic_fine_angle_pe_n_32}),
        .\pipe_16_22_reg[0][15] ({quadrant_map_n_49,quadrant_map_n_50,quadrant_map_n_51,quadrant_map_n_52}),
        .\pipe_16_22_reg[0][16] ({cordic_fine_angle_pe_n_27,cordic_fine_angle_pe_n_28,cordic_fine_angle_pe_n_29}),
        .\pipe_16_22_reg[0][16]_0 (quadrant_map_n_53),
        .\pipe_16_22_reg[0][17] (cordic_fine_angle_pe_n_30),
        .\pipe_16_22_reg[0][17]_0 ({quadrant_map_n_70,quadrant_map_n_71}),
        .\pipe_16_22_reg[0][3] ({quadrant_map_n_37,quadrant_map_n_38,quadrant_map_n_39,quadrant_map_n_40}),
        .\pipe_16_22_reg[0][7] ({quadrant_map_n_41,quadrant_map_n_42,quadrant_map_n_43,quadrant_map_n_44}),
        .\pipe_16_22_reg[0][8] ({cordic_fine_angle_pe_n_18,cordic_fine_angle_pe_n_19,cordic_fine_angle_pe_n_20,cordic_fine_angle_pe_n_21}),
        .q({sgn_y_y_net,delay3_q_net}),
        .\reg_array[0].fde_used.u2 (cordic_pipe_balance_q_net),
        .\reg_array[11].fde_used.u2 ({quadrant_map_n_62,quadrant_map_n_63,quadrant_map_n_64,quadrant_map_n_65}),
        .\reg_array[15].fde_used.u2 ({quadrant_map_n_66,quadrant_map_n_67,quadrant_map_n_68,quadrant_map_n_69}),
        .\reg_array[7].fde_used.u2 ({quadrant_map_n_58,quadrant_map_n_59,quadrant_map_n_60,quadrant_map_n_61}));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized8 cordic_pipe_balance
       (.S(cordic_pipe_balance_n_0),
        .b({b[13],b[10]}),
        .clk(clk),
        .\pipe_16_22_reg[0][16] (cordic_pipe_balance_n_2),
        .q(cordic_pipe_balance_q_net),
        .\reg_array[17].fde_used.u2 (sgn_y_y_net));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized9 cordic_pipe_balance1
       (.clk(clk),
        .\pipe_16_22_reg[0][17] (cordic_pipe_balance1_q_net),
        .q(sgn_x_y_net));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized10 cordic_pipe_balance2
       (.DI(DI),
        .S(S),
        .clk(clk),
        .d(addsub_s_net),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][17]_0 (\pipe_16_22_reg[0][17]_0 ),
        .\pipe_16_22_reg[0][17]_1 (\pipe_16_22_reg[0][17]_1 ),
        .\pipe_16_22_reg[0][17]_2 (\pipe_16_22_reg[0][17]_2 ));
  complexphasedetector_0_complexphasedetector_quadrant_correct_x0 quadrant_correct_x0
       (.DI({cordic_fine_angle_pe_n_22,cordic_fine_angle_pe_n_23}),
        .S({cordic_fine_angle_pe_n_24,cordic_fine_angle_pe_n_25,cordic_pipe_balance_n_0,cordic_fine_angle_pe_n_26}),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][12] ({cordic_fine_angle_pe_n_31,cordic_fine_angle_pe_n_32}),
        .\op_mem_91_20_reg[0][14] (cordic_fine_angle_pe_n_30),
        .\op_mem_91_20_reg[0][16] ({cordic_fine_angle_pe_n_27,cordic_fine_angle_pe_n_28,cordic_fine_angle_pe_n_29,cordic_pipe_balance_n_2}),
        .\op_mem_91_20_reg[0][7] ({cordic_fine_angle_pe_n_18,cordic_fine_angle_pe_n_19,cordic_fine_angle_pe_n_20,cordic_fine_angle_pe_n_21}),
        .\pipe_16_22_reg[0]_0 (\pipe_16_22_reg[0]_0 ),
        .\reg_array[0].fde_used.u2 (cordic_pipe_balance1_q_net));
  complexphasedetector_0_complexphasedetector_quadrant_map_x1 quadrant_map
       (.S({quadrant_map_n_54,quadrant_map_n_55,quadrant_map_n_56,quadrant_map_n_57}),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(\cordic_pe1/inverter_op_net ),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .\op_mem_91_20_reg[0][11] ({quadrant_map_n_45,quadrant_map_n_46,quadrant_map_n_47,quadrant_map_n_48}),
        .\op_mem_91_20_reg[0][11]_0 ({quadrant_map_n_62,quadrant_map_n_63,quadrant_map_n_64,quadrant_map_n_65}),
        .\op_mem_91_20_reg[0][15] ({quadrant_map_n_49,quadrant_map_n_50,quadrant_map_n_51,quadrant_map_n_52}),
        .\op_mem_91_20_reg[0][15]_0 ({quadrant_map_n_66,quadrant_map_n_67,quadrant_map_n_68,quadrant_map_n_69}),
        .\op_mem_91_20_reg[0][17] ({sgn_y_y_net,delay3_q_net}),
        .\op_mem_91_20_reg[0][17]_0 (quadrant_map_n_53),
        .\op_mem_91_20_reg[0][17]_1 ({quadrant_map_n_70,quadrant_map_n_71}),
        .\op_mem_91_20_reg[0][3] ({quadrant_map_n_37,quadrant_map_n_38,quadrant_map_n_39,quadrant_map_n_40}),
        .\op_mem_91_20_reg[0][7] ({quadrant_map_n_41,quadrant_map_n_42,quadrant_map_n_43,quadrant_map_n_44}),
        .\op_mem_91_20_reg[0][7]_0 ({quadrant_map_n_58,quadrant_map_n_59,quadrant_map_n_60,quadrant_map_n_61}),
        .\pipe_16_22_reg[0][11] ({cordic_fine_angle_pe_n_59,cordic_fine_angle_pe_n_60,cordic_fine_angle_pe_n_61,cordic_fine_angle_pe_n_62}),
        .\pipe_16_22_reg[0][15] ({cordic_fine_angle_pe_n_63,cordic_fine_angle_pe_n_64,cordic_fine_angle_pe_n_65,cordic_fine_angle_pe_n_66}),
        .\pipe_16_22_reg[0][16] (cordic_fine_angle_pe_n_67),
        .\pipe_16_22_reg[0][3] ({cordic_fine_angle_pe_n_51,cordic_fine_angle_pe_n_52,cordic_fine_angle_pe_n_53,cordic_fine_angle_pe_n_54}),
        .\pipe_16_22_reg[0][7] ({cordic_fine_angle_pe_n_55,cordic_fine_angle_pe_n_56,cordic_fine_angle_pe_n_57,cordic_fine_angle_pe_n_58}),
        .q(sgn_x_y_net));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_fine_angle_pe" *) 
module complexphasedetector_0_complexphasedetector_cordic_fine_angle_pe
   (\pipe_16_22_reg[0][3] ,
    addsub1_s_net,
    \pipe_16_22_reg[0][3]_0 ,
    addsub_s_net,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][20] ,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15]_0 ,
    \pipe_16_22_reg[0][19]_0 ,
    \pipe_16_22_reg[0][20]_0 ,
    clk,
    mux_y_net,
    S,
    \pipe_16_22_reg[0][11]_1 ,
    \pipe_16_22_reg[0][20]_1 ,
    DI,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][18] ,
    inverter_op_net);
  output [3:0]\pipe_16_22_reg[0][3] ;
  output [20:0]addsub1_s_net;
  output [3:0]\pipe_16_22_reg[0][3]_0 ;
  output [20:0]addsub_s_net;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [3:0]\pipe_16_22_reg[0][19] ;
  output [0:0]\pipe_16_22_reg[0][20] ;
  output [3:0]\pipe_16_22_reg[0][7]_0 ;
  output [3:0]\pipe_16_22_reg[0][11]_0 ;
  output [3:0]\pipe_16_22_reg[0][15]_0 ;
  output [3:0]\pipe_16_22_reg[0][19]_0 ;
  output [0:0]\pipe_16_22_reg[0][20]_0 ;
  input clk;
  input [14:0]mux_y_net;
  input [3:0]S;
  input [3:0]\pipe_16_22_reg[0][11]_1 ;
  input [3:0]\pipe_16_22_reg[0][20]_1 ;
  input [1:0]DI;
  input [3:0]\pipe_16_22_reg[0][17] ;
  input [0:0]\pipe_16_22_reg[0][18] ;
  input inverter_op_net;

  wire [1:0]DI;
  wire [3:0]S;
  wire [20:0]addsub1_s_net;
  wire [19:0]addsub1_s_net_1;
  wire [19:0]addsub1_s_net_x0;
  wire [19:0]addsub1_s_net_x1;
  wire [20:1]addsub1_s_net_x10;
  wire [19:0]addsub1_s_net_x11;
  wire [19:0]addsub1_s_net_x12;
  wire [19:0]addsub1_s_net_x13;
  wire [19:0]addsub1_s_net_x14;
  wire [19:0]addsub1_s_net_x15;
  wire [19:0]addsub1_s_net_x2;
  wire [19:0]addsub1_s_net_x4;
  wire [19:0]addsub1_s_net_x5;
  wire [19:0]addsub1_s_net_x6;
  wire [19:0]addsub1_s_net_x7;
  wire [19:0]addsub1_s_net_x8;
  wire [19:0]addsub1_s_net_x9;
  wire [20:0]addsub2_s_net;
  wire [20:0]addsub2_s_net_x0;
  wire [20:0]addsub2_s_net_x1;
  wire [20:7]addsub2_s_net_x10;
  wire [20:0]addsub2_s_net_x11;
  wire [20:8]addsub2_s_net_x12;
  wire [20:9]addsub2_s_net_x13;
  wire [20:8]addsub2_s_net_x14;
  wire [20:8]addsub2_s_net_x15;
  wire [20:1]addsub2_s_net_x2;
  wire [20:20]addsub2_s_net_x4;
  wire [20:2]addsub2_s_net_x5;
  wire [20:3]addsub2_s_net_x6;
  wire [20:4]addsub2_s_net_x7;
  wire [20:5]addsub2_s_net_x8;
  wire [20:6]addsub2_s_net_x9;
  wire [20:0]addsub_s_net;
  wire [19:0]addsub_s_net_0;
  wire [19:0]addsub_s_net_x0;
  wire [19:0]addsub_s_net_x1;
  wire [16:1]addsub_s_net_x10;
  wire [19:0]addsub_s_net_x11;
  wire [19:0]addsub_s_net_x12;
  wire [19:0]addsub_s_net_x13;
  wire [19:0]addsub_s_net_x14;
  wire [19:0]addsub_s_net_x15;
  wire [19:0]addsub_s_net_x2;
  wire [19:0]addsub_s_net_x4;
  wire [19:0]addsub_s_net_x5;
  wire [19:0]addsub_s_net_x6;
  wire [19:0]addsub_s_net_x7;
  wire [19:0]addsub_s_net_x8;
  wire [19:0]addsub_s_net_x9;
  wire clk;
  wire cordic_pe10_n_100;
  wire cordic_pe10_n_101;
  wire cordic_pe10_n_102;
  wire cordic_pe10_n_103;
  wire cordic_pe10_n_104;
  wire cordic_pe10_n_105;
  wire cordic_pe10_n_106;
  wire cordic_pe10_n_107;
  wire cordic_pe10_n_108;
  wire cordic_pe10_n_110;
  wire cordic_pe10_n_111;
  wire cordic_pe10_n_14;
  wire cordic_pe10_n_15;
  wire cordic_pe10_n_16;
  wire cordic_pe10_n_17;
  wire cordic_pe10_n_18;
  wire cordic_pe10_n_19;
  wire cordic_pe10_n_20;
  wire cordic_pe10_n_21;
  wire cordic_pe10_n_22;
  wire cordic_pe10_n_23;
  wire cordic_pe10_n_24;
  wire cordic_pe10_n_25;
  wire cordic_pe10_n_26;
  wire cordic_pe10_n_27;
  wire cordic_pe10_n_28;
  wire cordic_pe10_n_29;
  wire cordic_pe10_n_30;
  wire cordic_pe10_n_31;
  wire cordic_pe10_n_32;
  wire cordic_pe10_n_73;
  wire cordic_pe10_n_74;
  wire cordic_pe10_n_75;
  wire cordic_pe10_n_76;
  wire cordic_pe10_n_77;
  wire cordic_pe10_n_78;
  wire cordic_pe10_n_79;
  wire cordic_pe10_n_80;
  wire cordic_pe10_n_81;
  wire cordic_pe10_n_82;
  wire cordic_pe10_n_83;
  wire cordic_pe10_n_84;
  wire cordic_pe10_n_85;
  wire cordic_pe10_n_86;
  wire cordic_pe10_n_87;
  wire cordic_pe10_n_88;
  wire cordic_pe10_n_89;
  wire cordic_pe10_n_90;
  wire cordic_pe10_n_91;
  wire cordic_pe10_n_92;
  wire cordic_pe10_n_93;
  wire cordic_pe10_n_94;
  wire cordic_pe10_n_95;
  wire cordic_pe10_n_96;
  wire cordic_pe10_n_97;
  wire cordic_pe10_n_98;
  wire cordic_pe10_n_99;
  wire cordic_pe11_n_100;
  wire cordic_pe11_n_101;
  wire cordic_pe11_n_102;
  wire cordic_pe11_n_103;
  wire cordic_pe11_n_104;
  wire cordic_pe11_n_105;
  wire cordic_pe11_n_106;
  wire cordic_pe11_n_107;
  wire cordic_pe11_n_108;
  wire cordic_pe11_n_109;
  wire cordic_pe11_n_110;
  wire cordic_pe11_n_111;
  wire cordic_pe11_n_112;
  wire cordic_pe11_n_113;
  wire cordic_pe11_n_15;
  wire cordic_pe11_n_16;
  wire cordic_pe11_n_17;
  wire cordic_pe11_n_18;
  wire cordic_pe11_n_19;
  wire cordic_pe11_n_20;
  wire cordic_pe11_n_21;
  wire cordic_pe11_n_22;
  wire cordic_pe11_n_23;
  wire cordic_pe11_n_24;
  wire cordic_pe11_n_25;
  wire cordic_pe11_n_26;
  wire cordic_pe11_n_27;
  wire cordic_pe11_n_28;
  wire cordic_pe11_n_29;
  wire cordic_pe11_n_30;
  wire cordic_pe11_n_31;
  wire cordic_pe11_n_32;
  wire cordic_pe11_n_33;
  wire cordic_pe11_n_34;
  wire cordic_pe11_n_75;
  wire cordic_pe11_n_76;
  wire cordic_pe11_n_77;
  wire cordic_pe11_n_78;
  wire cordic_pe11_n_79;
  wire cordic_pe11_n_80;
  wire cordic_pe11_n_81;
  wire cordic_pe11_n_82;
  wire cordic_pe11_n_83;
  wire cordic_pe11_n_84;
  wire cordic_pe11_n_85;
  wire cordic_pe11_n_86;
  wire cordic_pe11_n_87;
  wire cordic_pe11_n_88;
  wire cordic_pe11_n_89;
  wire cordic_pe11_n_90;
  wire cordic_pe11_n_91;
  wire cordic_pe11_n_92;
  wire cordic_pe11_n_93;
  wire cordic_pe11_n_94;
  wire cordic_pe11_n_95;
  wire cordic_pe11_n_96;
  wire cordic_pe11_n_97;
  wire cordic_pe11_n_98;
  wire cordic_pe11_n_99;
  wire cordic_pe12_n_100;
  wire cordic_pe12_n_101;
  wire cordic_pe12_n_102;
  wire cordic_pe12_n_103;
  wire cordic_pe12_n_104;
  wire cordic_pe12_n_105;
  wire cordic_pe12_n_106;
  wire cordic_pe12_n_107;
  wire cordic_pe12_n_108;
  wire cordic_pe12_n_109;
  wire cordic_pe12_n_110;
  wire cordic_pe12_n_111;
  wire cordic_pe12_n_112;
  wire cordic_pe12_n_114;
  wire cordic_pe12_n_115;
  wire cordic_pe12_n_16;
  wire cordic_pe12_n_17;
  wire cordic_pe12_n_18;
  wire cordic_pe12_n_19;
  wire cordic_pe12_n_20;
  wire cordic_pe12_n_21;
  wire cordic_pe12_n_22;
  wire cordic_pe12_n_23;
  wire cordic_pe12_n_24;
  wire cordic_pe12_n_25;
  wire cordic_pe12_n_26;
  wire cordic_pe12_n_27;
  wire cordic_pe12_n_28;
  wire cordic_pe12_n_29;
  wire cordic_pe12_n_30;
  wire cordic_pe12_n_31;
  wire cordic_pe12_n_32;
  wire cordic_pe12_n_33;
  wire cordic_pe12_n_34;
  wire cordic_pe12_n_35;
  wire cordic_pe12_n_36;
  wire cordic_pe12_n_77;
  wire cordic_pe12_n_78;
  wire cordic_pe12_n_79;
  wire cordic_pe12_n_80;
  wire cordic_pe12_n_81;
  wire cordic_pe12_n_82;
  wire cordic_pe12_n_83;
  wire cordic_pe12_n_84;
  wire cordic_pe12_n_85;
  wire cordic_pe12_n_86;
  wire cordic_pe12_n_87;
  wire cordic_pe12_n_88;
  wire cordic_pe12_n_89;
  wire cordic_pe12_n_90;
  wire cordic_pe12_n_91;
  wire cordic_pe12_n_92;
  wire cordic_pe12_n_93;
  wire cordic_pe12_n_94;
  wire cordic_pe12_n_95;
  wire cordic_pe12_n_96;
  wire cordic_pe12_n_97;
  wire cordic_pe12_n_98;
  wire cordic_pe12_n_99;
  wire cordic_pe13_n_100;
  wire cordic_pe13_n_101;
  wire cordic_pe13_n_102;
  wire cordic_pe13_n_103;
  wire cordic_pe13_n_104;
  wire cordic_pe13_n_105;
  wire cordic_pe13_n_106;
  wire cordic_pe13_n_107;
  wire cordic_pe13_n_108;
  wire cordic_pe13_n_109;
  wire cordic_pe13_n_110;
  wire cordic_pe13_n_111;
  wire cordic_pe13_n_112;
  wire cordic_pe13_n_113;
  wire cordic_pe13_n_114;
  wire cordic_pe13_n_115;
  wire cordic_pe13_n_116;
  wire cordic_pe13_n_117;
  wire cordic_pe13_n_17;
  wire cordic_pe13_n_18;
  wire cordic_pe13_n_19;
  wire cordic_pe13_n_20;
  wire cordic_pe13_n_21;
  wire cordic_pe13_n_22;
  wire cordic_pe13_n_23;
  wire cordic_pe13_n_24;
  wire cordic_pe13_n_25;
  wire cordic_pe13_n_26;
  wire cordic_pe13_n_27;
  wire cordic_pe13_n_28;
  wire cordic_pe13_n_29;
  wire cordic_pe13_n_30;
  wire cordic_pe13_n_31;
  wire cordic_pe13_n_32;
  wire cordic_pe13_n_33;
  wire cordic_pe13_n_34;
  wire cordic_pe13_n_35;
  wire cordic_pe13_n_36;
  wire cordic_pe13_n_37;
  wire cordic_pe13_n_38;
  wire cordic_pe13_n_79;
  wire cordic_pe13_n_80;
  wire cordic_pe13_n_81;
  wire cordic_pe13_n_82;
  wire cordic_pe13_n_83;
  wire cordic_pe13_n_84;
  wire cordic_pe13_n_85;
  wire cordic_pe13_n_86;
  wire cordic_pe13_n_87;
  wire cordic_pe13_n_88;
  wire cordic_pe13_n_89;
  wire cordic_pe13_n_90;
  wire cordic_pe13_n_91;
  wire cordic_pe13_n_92;
  wire cordic_pe13_n_93;
  wire cordic_pe13_n_94;
  wire cordic_pe13_n_95;
  wire cordic_pe13_n_96;
  wire cordic_pe13_n_97;
  wire cordic_pe13_n_98;
  wire cordic_pe13_n_99;
  wire cordic_pe14_n_100;
  wire cordic_pe14_n_101;
  wire cordic_pe14_n_102;
  wire cordic_pe14_n_103;
  wire cordic_pe14_n_104;
  wire cordic_pe14_n_105;
  wire cordic_pe14_n_106;
  wire cordic_pe14_n_107;
  wire cordic_pe14_n_108;
  wire cordic_pe14_n_109;
  wire cordic_pe14_n_110;
  wire cordic_pe14_n_111;
  wire cordic_pe14_n_112;
  wire cordic_pe14_n_113;
  wire cordic_pe14_n_114;
  wire cordic_pe14_n_115;
  wire cordic_pe14_n_116;
  wire cordic_pe14_n_118;
  wire cordic_pe14_n_119;
  wire cordic_pe14_n_18;
  wire cordic_pe14_n_19;
  wire cordic_pe14_n_20;
  wire cordic_pe14_n_21;
  wire cordic_pe14_n_22;
  wire cordic_pe14_n_23;
  wire cordic_pe14_n_24;
  wire cordic_pe14_n_25;
  wire cordic_pe14_n_26;
  wire cordic_pe14_n_27;
  wire cordic_pe14_n_28;
  wire cordic_pe14_n_29;
  wire cordic_pe14_n_30;
  wire cordic_pe14_n_31;
  wire cordic_pe14_n_32;
  wire cordic_pe14_n_33;
  wire cordic_pe14_n_34;
  wire cordic_pe14_n_35;
  wire cordic_pe14_n_36;
  wire cordic_pe14_n_37;
  wire cordic_pe14_n_38;
  wire cordic_pe14_n_39;
  wire cordic_pe14_n_40;
  wire cordic_pe14_n_81;
  wire cordic_pe14_n_82;
  wire cordic_pe14_n_83;
  wire cordic_pe14_n_84;
  wire cordic_pe14_n_85;
  wire cordic_pe14_n_86;
  wire cordic_pe14_n_87;
  wire cordic_pe14_n_88;
  wire cordic_pe14_n_89;
  wire cordic_pe14_n_90;
  wire cordic_pe14_n_91;
  wire cordic_pe14_n_92;
  wire cordic_pe14_n_93;
  wire cordic_pe14_n_94;
  wire cordic_pe14_n_95;
  wire cordic_pe14_n_96;
  wire cordic_pe14_n_97;
  wire cordic_pe14_n_98;
  wire cordic_pe14_n_99;
  wire cordic_pe15_n_100;
  wire cordic_pe15_n_101;
  wire cordic_pe15_n_102;
  wire cordic_pe15_n_103;
  wire cordic_pe15_n_104;
  wire cordic_pe15_n_105;
  wire cordic_pe15_n_106;
  wire cordic_pe15_n_107;
  wire cordic_pe15_n_108;
  wire cordic_pe15_n_109;
  wire cordic_pe15_n_110;
  wire cordic_pe15_n_111;
  wire cordic_pe15_n_112;
  wire cordic_pe15_n_113;
  wire cordic_pe15_n_114;
  wire cordic_pe15_n_115;
  wire cordic_pe15_n_116;
  wire cordic_pe15_n_117;
  wire cordic_pe15_n_118;
  wire cordic_pe15_n_119;
  wire cordic_pe15_n_120;
  wire cordic_pe15_n_19;
  wire cordic_pe15_n_20;
  wire cordic_pe15_n_21;
  wire cordic_pe15_n_22;
  wire cordic_pe15_n_23;
  wire cordic_pe15_n_24;
  wire cordic_pe15_n_25;
  wire cordic_pe15_n_26;
  wire cordic_pe15_n_27;
  wire cordic_pe15_n_28;
  wire cordic_pe15_n_29;
  wire cordic_pe15_n_30;
  wire cordic_pe15_n_31;
  wire cordic_pe15_n_32;
  wire cordic_pe15_n_33;
  wire cordic_pe15_n_34;
  wire cordic_pe15_n_35;
  wire cordic_pe15_n_36;
  wire cordic_pe15_n_37;
  wire cordic_pe15_n_38;
  wire cordic_pe15_n_39;
  wire cordic_pe15_n_40;
  wire cordic_pe15_n_41;
  wire cordic_pe15_n_82;
  wire cordic_pe15_n_83;
  wire cordic_pe15_n_84;
  wire cordic_pe15_n_85;
  wire cordic_pe15_n_86;
  wire cordic_pe15_n_87;
  wire cordic_pe15_n_88;
  wire cordic_pe15_n_89;
  wire cordic_pe15_n_90;
  wire cordic_pe15_n_91;
  wire cordic_pe15_n_92;
  wire cordic_pe15_n_93;
  wire cordic_pe15_n_94;
  wire cordic_pe15_n_95;
  wire cordic_pe15_n_96;
  wire cordic_pe15_n_97;
  wire cordic_pe15_n_98;
  wire cordic_pe15_n_99;
  wire cordic_pe16_n_1;
  wire cordic_pe16_n_2;
  wire cordic_pe16_n_3;
  wire cordic_pe16_n_4;
  wire cordic_pe16_n_45;
  wire cordic_pe16_n_46;
  wire cordic_pe16_n_47;
  wire cordic_pe16_n_48;
  wire cordic_pe16_n_49;
  wire cordic_pe16_n_50;
  wire cordic_pe16_n_51;
  wire cordic_pe16_n_52;
  wire cordic_pe16_n_53;
  wire cordic_pe16_n_54;
  wire cordic_pe16_n_55;
  wire cordic_pe16_n_56;
  wire cordic_pe16_n_57;
  wire cordic_pe16_n_58;
  wire cordic_pe16_n_59;
  wire cordic_pe16_n_60;
  wire cordic_pe16_n_61;
  wire cordic_pe16_n_62;
  wire cordic_pe16_n_63;
  wire cordic_pe16_n_64;
  wire cordic_pe16_n_65;
  wire cordic_pe16_n_66;
  wire cordic_pe16_n_67;
  wire cordic_pe16_n_68;
  wire cordic_pe16_n_69;
  wire cordic_pe16_n_70;
  wire cordic_pe16_n_71;
  wire cordic_pe16_n_72;
  wire cordic_pe16_n_73;
  wire cordic_pe16_n_74;
  wire cordic_pe16_n_75;
  wire cordic_pe16_n_76;
  wire cordic_pe16_n_77;
  wire cordic_pe16_n_78;
  wire cordic_pe16_n_79;
  wire cordic_pe16_n_80;
  wire cordic_pe16_n_82;
  wire cordic_pe16_n_83;
  wire cordic_pe1_n_15;
  wire cordic_pe1_n_16;
  wire cordic_pe1_n_17;
  wire cordic_pe1_n_18;
  wire cordic_pe1_n_19;
  wire cordic_pe1_n_20;
  wire cordic_pe1_n_21;
  wire cordic_pe1_n_22;
  wire cordic_pe1_n_23;
  wire cordic_pe1_n_24;
  wire cordic_pe1_n_25;
  wire cordic_pe1_n_26;
  wire cordic_pe1_n_27;
  wire cordic_pe1_n_28;
  wire cordic_pe1_n_29;
  wire cordic_pe1_n_30;
  wire cordic_pe1_n_31;
  wire cordic_pe1_n_32;
  wire cordic_pe1_n_33;
  wire cordic_pe1_n_34;
  wire cordic_pe1_n_35;
  wire cordic_pe1_n_36;
  wire cordic_pe1_n_68;
  wire cordic_pe1_n_69;
  wire cordic_pe1_n_70;
  wire cordic_pe1_n_71;
  wire cordic_pe1_n_72;
  wire cordic_pe1_n_73;
  wire cordic_pe1_n_74;
  wire cordic_pe1_n_75;
  wire cordic_pe1_n_76;
  wire cordic_pe1_n_77;
  wire cordic_pe1_n_78;
  wire cordic_pe1_n_79;
  wire cordic_pe1_n_80;
  wire cordic_pe1_n_81;
  wire cordic_pe1_n_82;
  wire cordic_pe1_n_83;
  wire cordic_pe1_n_84;
  wire cordic_pe1_n_85;
  wire cordic_pe1_n_86;
  wire cordic_pe1_n_87;
  wire cordic_pe1_n_88;
  wire cordic_pe1_n_89;
  wire cordic_pe1_n_90;
  wire cordic_pe1_n_91;
  wire cordic_pe1_n_92;
  wire cordic_pe1_n_93;
  wire cordic_pe2_n_0;
  wire cordic_pe2_n_1;
  wire cordic_pe2_n_100;
  wire cordic_pe2_n_101;
  wire cordic_pe2_n_102;
  wire cordic_pe2_n_103;
  wire cordic_pe2_n_104;
  wire cordic_pe2_n_105;
  wire cordic_pe2_n_106;
  wire cordic_pe2_n_107;
  wire cordic_pe2_n_108;
  wire cordic_pe2_n_109;
  wire cordic_pe2_n_110;
  wire cordic_pe2_n_111;
  wire cordic_pe2_n_112;
  wire cordic_pe2_n_114;
  wire cordic_pe2_n_115;
  wire cordic_pe2_n_116;
  wire cordic_pe2_n_117;
  wire cordic_pe2_n_118;
  wire cordic_pe2_n_119;
  wire cordic_pe2_n_120;
  wire cordic_pe2_n_121;
  wire cordic_pe2_n_122;
  wire cordic_pe2_n_123;
  wire cordic_pe2_n_124;
  wire cordic_pe2_n_125;
  wire cordic_pe2_n_126;
  wire cordic_pe2_n_127;
  wire cordic_pe2_n_128;
  wire cordic_pe2_n_129;
  wire cordic_pe2_n_130;
  wire cordic_pe2_n_131;
  wire cordic_pe2_n_132;
  wire cordic_pe2_n_133;
  wire cordic_pe2_n_134;
  wire cordic_pe2_n_135;
  wire cordic_pe2_n_136;
  wire cordic_pe2_n_137;
  wire cordic_pe2_n_138;
  wire cordic_pe2_n_139;
  wire cordic_pe2_n_14;
  wire cordic_pe2_n_140;
  wire cordic_pe2_n_141;
  wire cordic_pe2_n_142;
  wire cordic_pe2_n_143;
  wire cordic_pe2_n_144;
  wire cordic_pe2_n_145;
  wire cordic_pe2_n_146;
  wire cordic_pe2_n_147;
  wire cordic_pe2_n_148;
  wire cordic_pe2_n_149;
  wire cordic_pe2_n_15;
  wire cordic_pe2_n_150;
  wire cordic_pe2_n_16;
  wire cordic_pe2_n_17;
  wire cordic_pe2_n_18;
  wire cordic_pe2_n_19;
  wire cordic_pe2_n_2;
  wire cordic_pe2_n_20;
  wire cordic_pe2_n_21;
  wire cordic_pe2_n_22;
  wire cordic_pe2_n_23;
  wire cordic_pe2_n_24;
  wire cordic_pe2_n_25;
  wire cordic_pe2_n_26;
  wire cordic_pe2_n_27;
  wire cordic_pe2_n_28;
  wire cordic_pe2_n_29;
  wire cordic_pe2_n_3;
  wire cordic_pe2_n_30;
  wire cordic_pe2_n_31;
  wire cordic_pe2_n_32;
  wire cordic_pe2_n_33;
  wire cordic_pe2_n_34;
  wire cordic_pe2_n_35;
  wire cordic_pe2_n_36;
  wire cordic_pe2_n_77;
  wire cordic_pe2_n_78;
  wire cordic_pe2_n_79;
  wire cordic_pe2_n_80;
  wire cordic_pe2_n_81;
  wire cordic_pe2_n_82;
  wire cordic_pe2_n_83;
  wire cordic_pe2_n_84;
  wire cordic_pe2_n_85;
  wire cordic_pe2_n_86;
  wire cordic_pe2_n_87;
  wire cordic_pe2_n_88;
  wire cordic_pe2_n_89;
  wire cordic_pe2_n_90;
  wire cordic_pe2_n_91;
  wire cordic_pe2_n_92;
  wire cordic_pe2_n_93;
  wire cordic_pe2_n_94;
  wire cordic_pe2_n_95;
  wire cordic_pe2_n_96;
  wire cordic_pe2_n_97;
  wire cordic_pe2_n_98;
  wire cordic_pe2_n_99;
  wire cordic_pe3_n_0;
  wire cordic_pe3_n_1;
  wire cordic_pe3_n_100;
  wire cordic_pe3_n_101;
  wire cordic_pe3_n_102;
  wire cordic_pe3_n_103;
  wire cordic_pe3_n_104;
  wire cordic_pe3_n_105;
  wire cordic_pe3_n_106;
  wire cordic_pe3_n_107;
  wire cordic_pe3_n_108;
  wire cordic_pe3_n_109;
  wire cordic_pe3_n_110;
  wire cordic_pe3_n_111;
  wire cordic_pe3_n_112;
  wire cordic_pe3_n_113;
  wire cordic_pe3_n_114;
  wire cordic_pe3_n_115;
  wire cordic_pe3_n_116;
  wire cordic_pe3_n_117;
  wire cordic_pe3_n_118;
  wire cordic_pe3_n_119;
  wire cordic_pe3_n_120;
  wire cordic_pe3_n_121;
  wire cordic_pe3_n_17;
  wire cordic_pe3_n_18;
  wire cordic_pe3_n_19;
  wire cordic_pe3_n_2;
  wire cordic_pe3_n_20;
  wire cordic_pe3_n_21;
  wire cordic_pe3_n_22;
  wire cordic_pe3_n_23;
  wire cordic_pe3_n_24;
  wire cordic_pe3_n_25;
  wire cordic_pe3_n_26;
  wire cordic_pe3_n_27;
  wire cordic_pe3_n_28;
  wire cordic_pe3_n_29;
  wire cordic_pe3_n_3;
  wire cordic_pe3_n_30;
  wire cordic_pe3_n_31;
  wire cordic_pe3_n_32;
  wire cordic_pe3_n_33;
  wire cordic_pe3_n_34;
  wire cordic_pe3_n_35;
  wire cordic_pe3_n_36;
  wire cordic_pe3_n_77;
  wire cordic_pe3_n_78;
  wire cordic_pe3_n_79;
  wire cordic_pe3_n_80;
  wire cordic_pe3_n_81;
  wire cordic_pe3_n_82;
  wire cordic_pe3_n_83;
  wire cordic_pe3_n_84;
  wire cordic_pe3_n_85;
  wire cordic_pe3_n_86;
  wire cordic_pe3_n_87;
  wire cordic_pe3_n_88;
  wire cordic_pe3_n_89;
  wire cordic_pe3_n_90;
  wire cordic_pe3_n_91;
  wire cordic_pe3_n_92;
  wire cordic_pe3_n_93;
  wire cordic_pe3_n_94;
  wire cordic_pe3_n_95;
  wire cordic_pe3_n_96;
  wire cordic_pe3_n_97;
  wire cordic_pe3_n_98;
  wire cordic_pe3_n_99;
  wire cordic_pe4_n_0;
  wire cordic_pe4_n_1;
  wire cordic_pe4_n_100;
  wire cordic_pe4_n_101;
  wire cordic_pe4_n_102;
  wire cordic_pe4_n_103;
  wire cordic_pe4_n_104;
  wire cordic_pe4_n_105;
  wire cordic_pe4_n_106;
  wire cordic_pe4_n_107;
  wire cordic_pe4_n_108;
  wire cordic_pe4_n_109;
  wire cordic_pe4_n_110;
  wire cordic_pe4_n_111;
  wire cordic_pe4_n_112;
  wire cordic_pe4_n_113;
  wire cordic_pe4_n_114;
  wire cordic_pe4_n_115;
  wire cordic_pe4_n_116;
  wire cordic_pe4_n_118;
  wire cordic_pe4_n_119;
  wire cordic_pe4_n_120;
  wire cordic_pe4_n_121;
  wire cordic_pe4_n_16;
  wire cordic_pe4_n_17;
  wire cordic_pe4_n_18;
  wire cordic_pe4_n_19;
  wire cordic_pe4_n_2;
  wire cordic_pe4_n_20;
  wire cordic_pe4_n_21;
  wire cordic_pe4_n_22;
  wire cordic_pe4_n_23;
  wire cordic_pe4_n_24;
  wire cordic_pe4_n_25;
  wire cordic_pe4_n_26;
  wire cordic_pe4_n_27;
  wire cordic_pe4_n_28;
  wire cordic_pe4_n_29;
  wire cordic_pe4_n_3;
  wire cordic_pe4_n_30;
  wire cordic_pe4_n_31;
  wire cordic_pe4_n_32;
  wire cordic_pe4_n_33;
  wire cordic_pe4_n_34;
  wire cordic_pe4_n_35;
  wire cordic_pe4_n_36;
  wire cordic_pe4_n_77;
  wire cordic_pe4_n_78;
  wire cordic_pe4_n_79;
  wire cordic_pe4_n_80;
  wire cordic_pe4_n_81;
  wire cordic_pe4_n_82;
  wire cordic_pe4_n_83;
  wire cordic_pe4_n_84;
  wire cordic_pe4_n_85;
  wire cordic_pe4_n_86;
  wire cordic_pe4_n_87;
  wire cordic_pe4_n_88;
  wire cordic_pe4_n_89;
  wire cordic_pe4_n_90;
  wire cordic_pe4_n_91;
  wire cordic_pe4_n_92;
  wire cordic_pe4_n_93;
  wire cordic_pe4_n_94;
  wire cordic_pe4_n_95;
  wire cordic_pe4_n_96;
  wire cordic_pe4_n_97;
  wire cordic_pe4_n_98;
  wire cordic_pe4_n_99;
  wire cordic_pe5_n_0;
  wire cordic_pe5_n_1;
  wire cordic_pe5_n_100;
  wire cordic_pe5_n_101;
  wire cordic_pe5_n_102;
  wire cordic_pe5_n_103;
  wire cordic_pe5_n_104;
  wire cordic_pe5_n_105;
  wire cordic_pe5_n_106;
  wire cordic_pe5_n_107;
  wire cordic_pe5_n_108;
  wire cordic_pe5_n_109;
  wire cordic_pe5_n_110;
  wire cordic_pe5_n_111;
  wire cordic_pe5_n_112;
  wire cordic_pe5_n_113;
  wire cordic_pe5_n_114;
  wire cordic_pe5_n_115;
  wire cordic_pe5_n_116;
  wire cordic_pe5_n_117;
  wire cordic_pe5_n_118;
  wire cordic_pe5_n_119;
  wire cordic_pe5_n_120;
  wire cordic_pe5_n_15;
  wire cordic_pe5_n_16;
  wire cordic_pe5_n_17;
  wire cordic_pe5_n_18;
  wire cordic_pe5_n_19;
  wire cordic_pe5_n_2;
  wire cordic_pe5_n_20;
  wire cordic_pe5_n_21;
  wire cordic_pe5_n_22;
  wire cordic_pe5_n_23;
  wire cordic_pe5_n_24;
  wire cordic_pe5_n_25;
  wire cordic_pe5_n_26;
  wire cordic_pe5_n_27;
  wire cordic_pe5_n_28;
  wire cordic_pe5_n_29;
  wire cordic_pe5_n_3;
  wire cordic_pe5_n_30;
  wire cordic_pe5_n_31;
  wire cordic_pe5_n_32;
  wire cordic_pe5_n_33;
  wire cordic_pe5_n_34;
  wire cordic_pe5_n_35;
  wire cordic_pe5_n_36;
  wire cordic_pe5_n_77;
  wire cordic_pe5_n_78;
  wire cordic_pe5_n_79;
  wire cordic_pe5_n_80;
  wire cordic_pe5_n_81;
  wire cordic_pe5_n_82;
  wire cordic_pe5_n_83;
  wire cordic_pe5_n_84;
  wire cordic_pe5_n_85;
  wire cordic_pe5_n_86;
  wire cordic_pe5_n_87;
  wire cordic_pe5_n_88;
  wire cordic_pe5_n_89;
  wire cordic_pe5_n_90;
  wire cordic_pe5_n_91;
  wire cordic_pe5_n_92;
  wire cordic_pe5_n_93;
  wire cordic_pe5_n_94;
  wire cordic_pe5_n_95;
  wire cordic_pe5_n_96;
  wire cordic_pe5_n_97;
  wire cordic_pe5_n_98;
  wire cordic_pe5_n_99;
  wire cordic_pe6_n_0;
  wire cordic_pe6_n_1;
  wire cordic_pe6_n_100;
  wire cordic_pe6_n_101;
  wire cordic_pe6_n_102;
  wire cordic_pe6_n_103;
  wire cordic_pe6_n_104;
  wire cordic_pe6_n_105;
  wire cordic_pe6_n_106;
  wire cordic_pe6_n_107;
  wire cordic_pe6_n_108;
  wire cordic_pe6_n_110;
  wire cordic_pe6_n_111;
  wire cordic_pe6_n_2;
  wire cordic_pe6_n_21;
  wire cordic_pe6_n_22;
  wire cordic_pe6_n_23;
  wire cordic_pe6_n_24;
  wire cordic_pe6_n_25;
  wire cordic_pe6_n_26;
  wire cordic_pe6_n_27;
  wire cordic_pe6_n_28;
  wire cordic_pe6_n_29;
  wire cordic_pe6_n_3;
  wire cordic_pe6_n_30;
  wire cordic_pe6_n_31;
  wire cordic_pe6_n_32;
  wire cordic_pe6_n_4;
  wire cordic_pe6_n_5;
  wire cordic_pe6_n_6;
  wire cordic_pe6_n_7;
  wire cordic_pe6_n_73;
  wire cordic_pe6_n_74;
  wire cordic_pe6_n_75;
  wire cordic_pe6_n_76;
  wire cordic_pe6_n_77;
  wire cordic_pe6_n_78;
  wire cordic_pe6_n_79;
  wire cordic_pe6_n_8;
  wire cordic_pe6_n_80;
  wire cordic_pe6_n_81;
  wire cordic_pe6_n_82;
  wire cordic_pe6_n_83;
  wire cordic_pe6_n_84;
  wire cordic_pe6_n_85;
  wire cordic_pe6_n_86;
  wire cordic_pe6_n_87;
  wire cordic_pe6_n_88;
  wire cordic_pe6_n_89;
  wire cordic_pe6_n_90;
  wire cordic_pe6_n_91;
  wire cordic_pe6_n_92;
  wire cordic_pe6_n_93;
  wire cordic_pe6_n_94;
  wire cordic_pe6_n_95;
  wire cordic_pe6_n_96;
  wire cordic_pe6_n_97;
  wire cordic_pe6_n_98;
  wire cordic_pe6_n_99;
  wire cordic_pe7_n_0;
  wire cordic_pe7_n_1;
  wire cordic_pe7_n_100;
  wire cordic_pe7_n_101;
  wire cordic_pe7_n_102;
  wire cordic_pe7_n_103;
  wire cordic_pe7_n_104;
  wire cordic_pe7_n_105;
  wire cordic_pe7_n_15;
  wire cordic_pe7_n_16;
  wire cordic_pe7_n_17;
  wire cordic_pe7_n_18;
  wire cordic_pe7_n_19;
  wire cordic_pe7_n_2;
  wire cordic_pe7_n_20;
  wire cordic_pe7_n_21;
  wire cordic_pe7_n_22;
  wire cordic_pe7_n_23;
  wire cordic_pe7_n_24;
  wire cordic_pe7_n_25;
  wire cordic_pe7_n_26;
  wire cordic_pe7_n_67;
  wire cordic_pe7_n_68;
  wire cordic_pe7_n_69;
  wire cordic_pe7_n_70;
  wire cordic_pe7_n_71;
  wire cordic_pe7_n_72;
  wire cordic_pe7_n_73;
  wire cordic_pe7_n_74;
  wire cordic_pe7_n_75;
  wire cordic_pe7_n_76;
  wire cordic_pe7_n_77;
  wire cordic_pe7_n_78;
  wire cordic_pe7_n_79;
  wire cordic_pe7_n_80;
  wire cordic_pe7_n_81;
  wire cordic_pe7_n_82;
  wire cordic_pe7_n_83;
  wire cordic_pe7_n_84;
  wire cordic_pe7_n_85;
  wire cordic_pe7_n_86;
  wire cordic_pe7_n_87;
  wire cordic_pe7_n_88;
  wire cordic_pe7_n_89;
  wire cordic_pe7_n_90;
  wire cordic_pe7_n_91;
  wire cordic_pe7_n_92;
  wire cordic_pe7_n_93;
  wire cordic_pe7_n_94;
  wire cordic_pe7_n_95;
  wire cordic_pe7_n_96;
  wire cordic_pe7_n_97;
  wire cordic_pe7_n_98;
  wire cordic_pe7_n_99;
  wire cordic_pe8_n_0;
  wire cordic_pe8_n_1;
  wire cordic_pe8_n_100;
  wire cordic_pe8_n_101;
  wire cordic_pe8_n_102;
  wire cordic_pe8_n_103;
  wire cordic_pe8_n_104;
  wire cordic_pe8_n_106;
  wire cordic_pe8_n_107;
  wire cordic_pe8_n_17;
  wire cordic_pe8_n_18;
  wire cordic_pe8_n_19;
  wire cordic_pe8_n_2;
  wire cordic_pe8_n_20;
  wire cordic_pe8_n_21;
  wire cordic_pe8_n_22;
  wire cordic_pe8_n_23;
  wire cordic_pe8_n_24;
  wire cordic_pe8_n_25;
  wire cordic_pe8_n_26;
  wire cordic_pe8_n_27;
  wire cordic_pe8_n_28;
  wire cordic_pe8_n_3;
  wire cordic_pe8_n_4;
  wire cordic_pe8_n_69;
  wire cordic_pe8_n_70;
  wire cordic_pe8_n_71;
  wire cordic_pe8_n_72;
  wire cordic_pe8_n_73;
  wire cordic_pe8_n_74;
  wire cordic_pe8_n_75;
  wire cordic_pe8_n_76;
  wire cordic_pe8_n_77;
  wire cordic_pe8_n_78;
  wire cordic_pe8_n_79;
  wire cordic_pe8_n_80;
  wire cordic_pe8_n_81;
  wire cordic_pe8_n_82;
  wire cordic_pe8_n_83;
  wire cordic_pe8_n_84;
  wire cordic_pe8_n_85;
  wire cordic_pe8_n_86;
  wire cordic_pe8_n_87;
  wire cordic_pe8_n_88;
  wire cordic_pe8_n_89;
  wire cordic_pe8_n_90;
  wire cordic_pe8_n_91;
  wire cordic_pe8_n_92;
  wire cordic_pe8_n_93;
  wire cordic_pe8_n_94;
  wire cordic_pe8_n_95;
  wire cordic_pe8_n_96;
  wire cordic_pe8_n_97;
  wire cordic_pe8_n_98;
  wire cordic_pe8_n_99;
  wire cordic_pe9_n_0;
  wire cordic_pe9_n_100;
  wire cordic_pe9_n_101;
  wire cordic_pe9_n_102;
  wire cordic_pe9_n_103;
  wire cordic_pe9_n_104;
  wire cordic_pe9_n_105;
  wire cordic_pe9_n_106;
  wire cordic_pe9_n_107;
  wire cordic_pe9_n_108;
  wire cordic_pe9_n_109;
  wire cordic_pe9_n_14;
  wire cordic_pe9_n_15;
  wire cordic_pe9_n_16;
  wire cordic_pe9_n_17;
  wire cordic_pe9_n_18;
  wire cordic_pe9_n_19;
  wire cordic_pe9_n_20;
  wire cordic_pe9_n_21;
  wire cordic_pe9_n_22;
  wire cordic_pe9_n_23;
  wire cordic_pe9_n_24;
  wire cordic_pe9_n_25;
  wire cordic_pe9_n_26;
  wire cordic_pe9_n_27;
  wire cordic_pe9_n_28;
  wire cordic_pe9_n_29;
  wire cordic_pe9_n_30;
  wire cordic_pe9_n_71;
  wire cordic_pe9_n_72;
  wire cordic_pe9_n_73;
  wire cordic_pe9_n_74;
  wire cordic_pe9_n_75;
  wire cordic_pe9_n_76;
  wire cordic_pe9_n_77;
  wire cordic_pe9_n_78;
  wire cordic_pe9_n_79;
  wire cordic_pe9_n_80;
  wire cordic_pe9_n_81;
  wire cordic_pe9_n_82;
  wire cordic_pe9_n_83;
  wire cordic_pe9_n_84;
  wire cordic_pe9_n_85;
  wire cordic_pe9_n_86;
  wire cordic_pe9_n_87;
  wire cordic_pe9_n_88;
  wire cordic_pe9_n_89;
  wire cordic_pe9_n_90;
  wire cordic_pe9_n_91;
  wire cordic_pe9_n_92;
  wire cordic_pe9_n_93;
  wire cordic_pe9_n_94;
  wire cordic_pe9_n_95;
  wire cordic_pe9_n_96;
  wire cordic_pe9_n_97;
  wire cordic_pe9_n_98;
  wire cordic_pe9_n_99;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire inverter_op_net_0;
  wire inverter_op_net_1;
  wire inverter_op_net_2;
  wire inverter_op_net_3;
  wire inverter_op_net_4;
  wire inverter_op_net_5;
  wire inverter_op_net_6;
  wire inverter_op_net_7;
  wire [14:0]mux_y_net;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11]_1 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [3:0]\pipe_16_22_reg[0][17] ;
  wire [0:0]\pipe_16_22_reg[0][18] ;
  wire [3:0]\pipe_16_22_reg[0][19] ;
  wire [3:0]\pipe_16_22_reg[0][19]_0 ;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire [0:0]\pipe_16_22_reg[0][20]_0 ;
  wire [3:0]\pipe_16_22_reg[0][20]_1 ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][3]_0 ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;

  complexphasedetector_0_complexphasedetector_cordic_pe1 cordic_pe1
       (.DI(DI),
        .O({cordic_pe1_n_68,cordic_pe1_n_69,cordic_pe1_n_70,cordic_pe1_n_71}),
        .S(S),
        .addsub_s_net_x10({addsub_s_net_x10[16],addsub_s_net_x10[13:12],addsub_s_net_x10[10:9],addsub_s_net_x10[7:5],addsub_s_net_x10[3],addsub_s_net_x10[1]}),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(inverter_op_net),
        .mux_y_net(mux_y_net),
        .\op_mem_91_20_reg[0][0] (cordic_pe1_n_89),
        .\op_mem_91_20_reg[0][10] ({cordic_pe2_n_126,cordic_pe2_n_127}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe1_n_76,cordic_pe1_n_77,cordic_pe1_n_78,cordic_pe1_n_79}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe1_n_21,cordic_pe1_n_22,cordic_pe1_n_23,cordic_pe1_n_24}),
        .\op_mem_91_20_reg[0][12]_0 (cordic_pe1_n_93),
        .\op_mem_91_20_reg[0][13] ({cordic_pe2_n_128,cordic_pe2_n_129}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe1_n_80,cordic_pe1_n_81,cordic_pe1_n_82,cordic_pe1_n_83}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe1_n_25,cordic_pe1_n_26,cordic_pe1_n_27,cordic_pe1_n_28}),
        .\op_mem_91_20_reg[0][16]_0 (cordic_pe1_n_90),
        .\op_mem_91_20_reg[0][16]_1 (cordic_pe2_n_130),
        .\op_mem_91_20_reg[0][16]_2 ({cordic_pe2_n_131,cordic_pe2_n_132,cordic_pe2_n_133}),
        .\op_mem_91_20_reg[0][16]_3 ({cordic_pe2_n_134,cordic_pe2_n_135,cordic_pe2_n_136,cordic_pe2_n_137}),
        .\op_mem_91_20_reg[0][19] ({cordic_pe1_n_84,cordic_pe1_n_85,cordic_pe1_n_86,cordic_pe1_n_87}),
        .\op_mem_91_20_reg[0][20] ({cordic_pe1_n_15,cordic_pe1_n_16,cordic_pe1_n_17,cordic_pe1_n_18}),
        .\op_mem_91_20_reg[0][20]_0 ({cordic_pe1_n_19,cordic_pe1_n_20}),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe1_n_88),
        .\op_mem_91_20_reg[0][20]_2 ({cordic_pe2_n_138,cordic_pe2_n_139,cordic_pe2_n_140,cordic_pe2_n_141}),
        .\op_mem_91_20_reg[0][20]_3 ({cordic_pe2_n_142,cordic_pe2_n_143,cordic_pe2_n_144,cordic_pe2_n_145}),
        .\op_mem_91_20_reg[0][20]_4 ({cordic_pe2_n_146,cordic_pe2_n_147,cordic_pe2_n_148,cordic_pe2_n_149}),
        .\op_mem_91_20_reg[0][20]_5 (cordic_pe2_n_150),
        .\op_mem_91_20_reg[0][3] ({addsub2_s_net_x11[20],addsub2_s_net_x11[14:12],addsub2_s_net_x11[10:9],addsub2_s_net_x11[7],addsub2_s_net_x11[4:0]}),
        .\op_mem_91_20_reg[0][3]_0 ({addsub1_s_net_x10[16],addsub1_s_net_x10[20],addsub1_s_net_x10[1]}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe2_n_121,cordic_pe2_n_122}),
        .\op_mem_91_20_reg[0][4] ({cordic_pe1_n_33,cordic_pe1_n_34,cordic_pe1_n_35,cordic_pe1_n_36}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe1_n_72,cordic_pe1_n_73,cordic_pe1_n_74,cordic_pe1_n_75}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe2_n_123,cordic_pe2_n_124,cordic_pe2_n_125}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe1_n_29,cordic_pe1_n_30,cordic_pe1_n_31,cordic_pe1_n_32}),
        .\op_mem_91_20_reg[0][8]_0 ({cordic_pe1_n_91,cordic_pe1_n_92}),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11]_1 ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][18] (\pipe_16_22_reg[0][18] ),
        .\pipe_16_22_reg[0][20] (\pipe_16_22_reg[0][20]_1 ));
  complexphasedetector_0_complexphasedetector_cordic_pe10 cordic_pe10
       (.S({cordic_pe9_n_27,cordic_pe9_n_28,cordic_pe9_n_29,cordic_pe9_n_30}),
        .addsub1_s_net_x11(addsub1_s_net_x11),
        .addsub2_s_net_x12(addsub2_s_net_x12),
        .addsub_s_net_x11(addsub_s_net_x11),
        .clk(clk),
        .inverter_op_net(inverter_op_net_0),
        .\op_mem_91_20_reg[0][10] ({cordic_pe9_n_23,cordic_pe9_n_24,cordic_pe9_n_25,cordic_pe9_n_26}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe10_n_77,cordic_pe10_n_78,cordic_pe10_n_79,cordic_pe10_n_80}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe10_n_97,cordic_pe10_n_98,cordic_pe10_n_99,cordic_pe10_n_100}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe9_n_75,cordic_pe9_n_76,cordic_pe9_n_77,cordic_pe9_n_78}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe9_n_95,cordic_pe9_n_96,cordic_pe9_n_97,cordic_pe9_n_98}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe10_n_21,cordic_pe10_n_22,cordic_pe10_n_23,cordic_pe10_n_24}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe9_n_19,cordic_pe9_n_20,cordic_pe9_n_21,cordic_pe9_n_22}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe10_n_81,cordic_pe10_n_82,cordic_pe10_n_83,cordic_pe10_n_84}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe10_n_101,cordic_pe10_n_102,cordic_pe10_n_103,cordic_pe10_n_104}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe9_n_79,cordic_pe9_n_80,cordic_pe9_n_81,cordic_pe9_n_82}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe9_n_99,cordic_pe9_n_100,cordic_pe9_n_101,cordic_pe9_n_102}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe10_n_17,cordic_pe10_n_18,cordic_pe10_n_19,cordic_pe10_n_20}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe9_n_15,cordic_pe9_n_16,cordic_pe9_n_17,cordic_pe9_n_18}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x15),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x9),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe10_n_85,cordic_pe10_n_86,cordic_pe10_n_87,cordic_pe10_n_88}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe10_n_105,cordic_pe10_n_106,cordic_pe10_n_107,cordic_pe10_n_108}),
        .\op_mem_91_20_reg[0][19]_3 ({cordic_pe9_n_83,cordic_pe9_n_84,cordic_pe9_n_85,cordic_pe9_n_86}),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe9_n_103,cordic_pe9_n_104,cordic_pe9_n_105,cordic_pe9_n_106}),
        .\op_mem_91_20_reg[0][19]_5 (cordic_pe9_n_14),
        .\op_mem_91_20_reg[0][20] ({cordic_pe10_n_15,cordic_pe10_n_16}),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe10_n_110),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe10_n_111),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe9_n_109),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe9_n_107),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe9_n_108),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x10),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe10_n_29,cordic_pe10_n_30,cordic_pe10_n_31,cordic_pe10_n_32}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe10_n_89,cordic_pe10_n_90,cordic_pe10_n_91,cordic_pe10_n_92}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe9_n_87,cordic_pe9_n_88,cordic_pe9_n_89,cordic_pe9_n_90}),
        .\op_mem_91_20_reg[0][5] (cordic_pe10_n_14),
        .\op_mem_91_20_reg[0][5]_0 (cordic_pe6_n_1),
        .\op_mem_91_20_reg[0][6] (cordic_pe9_n_0),
        .\op_mem_91_20_reg[0][7] ({cordic_pe10_n_73,cordic_pe10_n_74,cordic_pe10_n_75,cordic_pe10_n_76}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe10_n_93,cordic_pe10_n_94,cordic_pe10_n_95,cordic_pe10_n_96}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe9_n_71,cordic_pe9_n_72,cordic_pe9_n_73,cordic_pe9_n_74}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe9_n_91,cordic_pe9_n_92,cordic_pe9_n_93,cordic_pe9_n_94}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe10_n_25,cordic_pe10_n_26,cordic_pe10_n_27,cordic_pe10_n_28}));
  complexphasedetector_0_complexphasedetector_cordic_pe11 cordic_pe11
       (.S({cordic_pe11_n_16,cordic_pe11_n_17,cordic_pe11_n_18}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_0),
        .\op_mem_91_20_reg[0][11] ({cordic_pe11_n_79,cordic_pe11_n_80,cordic_pe11_n_81,cordic_pe11_n_82}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe11_n_99,cordic_pe11_n_100,cordic_pe11_n_101,cordic_pe11_n_102}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe10_n_77,cordic_pe10_n_78,cordic_pe10_n_79,cordic_pe10_n_80}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe10_n_97,cordic_pe10_n_98,cordic_pe10_n_99,cordic_pe10_n_100}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe11_n_23,cordic_pe11_n_24,cordic_pe11_n_25,cordic_pe11_n_26}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe10_n_21,cordic_pe10_n_22,cordic_pe10_n_23,cordic_pe10_n_24}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe11_n_83,cordic_pe11_n_84,cordic_pe11_n_85,cordic_pe11_n_86}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe11_n_103,cordic_pe11_n_104,cordic_pe11_n_105,cordic_pe11_n_106}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe10_n_81,cordic_pe10_n_82,cordic_pe10_n_83,cordic_pe10_n_84}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe10_n_101,cordic_pe10_n_102,cordic_pe10_n_103,cordic_pe10_n_104}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe11_n_19,cordic_pe11_n_20,cordic_pe11_n_21,cordic_pe11_n_22}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe10_n_17,cordic_pe10_n_18,cordic_pe10_n_19,cordic_pe10_n_20}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x9),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x8),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe11_n_87,cordic_pe11_n_88,cordic_pe11_n_89,cordic_pe11_n_90}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe11_n_107,cordic_pe11_n_108,cordic_pe11_n_109,cordic_pe11_n_110}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x15),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe10_n_85,cordic_pe10_n_86,cordic_pe10_n_87,cordic_pe10_n_88}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x9),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe10_n_105,cordic_pe10_n_106,cordic_pe10_n_107,cordic_pe10_n_108}),
        .\op_mem_91_20_reg[0][19]_7 ({cordic_pe10_n_15,cordic_pe10_n_16}),
        .\op_mem_91_20_reg[0][20] (cordic_pe11_n_111),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe11_n_112),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe10_n_110),
        .\op_mem_91_20_reg[0][20]_2 (addsub2_s_net_x10),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe10_n_111),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x9),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe11_n_31,cordic_pe11_n_32,cordic_pe11_n_33,cordic_pe11_n_34}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe11_n_91,cordic_pe11_n_92,cordic_pe11_n_93,cordic_pe11_n_94}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe11_n_113),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe10_n_29,cordic_pe10_n_30,cordic_pe10_n_31,cordic_pe10_n_32}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe10_n_89,cordic_pe10_n_90,cordic_pe10_n_91,cordic_pe10_n_92}),
        .\op_mem_91_20_reg[0][4] (cordic_pe11_n_15),
        .\op_mem_91_20_reg[0][4]_0 (cordic_pe6_n_2),
        .\op_mem_91_20_reg[0][5] (cordic_pe10_n_14),
        .\op_mem_91_20_reg[0][7] ({cordic_pe11_n_75,cordic_pe11_n_76,cordic_pe11_n_77,cordic_pe11_n_78}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe11_n_95,cordic_pe11_n_96,cordic_pe11_n_97,cordic_pe11_n_98}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe10_n_73,cordic_pe10_n_74,cordic_pe10_n_75,cordic_pe10_n_76}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe10_n_93,cordic_pe10_n_94,cordic_pe10_n_95,cordic_pe10_n_96}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe11_n_27,cordic_pe11_n_28,cordic_pe11_n_29,cordic_pe11_n_30}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe10_n_25,cordic_pe10_n_26,cordic_pe10_n_27,cordic_pe10_n_28}));
  complexphasedetector_0_complexphasedetector_cordic_pe12 cordic_pe12
       (.S({cordic_pe11_n_16,cordic_pe11_n_17,cordic_pe11_n_18}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_1),
        .\op_mem_91_20_reg[0][11] ({cordic_pe12_n_25,cordic_pe12_n_26,cordic_pe12_n_27,cordic_pe12_n_28}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe12_n_81,cordic_pe12_n_82,cordic_pe12_n_83,cordic_pe12_n_84}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe12_n_101,cordic_pe12_n_102,cordic_pe12_n_103,cordic_pe12_n_104}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe11_n_79,cordic_pe11_n_80,cordic_pe11_n_81,cordic_pe11_n_82}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe11_n_99,cordic_pe11_n_100,cordic_pe11_n_101,cordic_pe11_n_102}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe11_n_23,cordic_pe11_n_24,cordic_pe11_n_25,cordic_pe11_n_26}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe12_n_21,cordic_pe12_n_22,cordic_pe12_n_23,cordic_pe12_n_24}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe12_n_85,cordic_pe12_n_86,cordic_pe12_n_87,cordic_pe12_n_88}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe12_n_105,cordic_pe12_n_106,cordic_pe12_n_107,cordic_pe12_n_108}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe11_n_83,cordic_pe11_n_84,cordic_pe11_n_85,cordic_pe11_n_86}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe11_n_103,cordic_pe11_n_104,cordic_pe11_n_105,cordic_pe11_n_106}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe11_n_19,cordic_pe11_n_20,cordic_pe11_n_21,cordic_pe11_n_22}),
        .\op_mem_91_20_reg[0][19] ({cordic_pe12_n_17,cordic_pe12_n_18,cordic_pe12_n_19,cordic_pe12_n_20}),
        .\op_mem_91_20_reg[0][19]_0 (addsub_s_net_x8),
        .\op_mem_91_20_reg[0][19]_1 (addsub1_s_net_x7),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe12_n_89,cordic_pe12_n_90,cordic_pe12_n_91,cordic_pe12_n_92}),
        .\op_mem_91_20_reg[0][19]_3 ({cordic_pe12_n_109,cordic_pe12_n_110,cordic_pe12_n_111,cordic_pe12_n_112}),
        .\op_mem_91_20_reg[0][19]_4 (addsub_s_net_x9),
        .\op_mem_91_20_reg[0][19]_5 ({cordic_pe11_n_87,cordic_pe11_n_88,cordic_pe11_n_89,cordic_pe11_n_90}),
        .\op_mem_91_20_reg[0][19]_6 (addsub1_s_net_x8),
        .\op_mem_91_20_reg[0][19]_7 ({cordic_pe11_n_107,cordic_pe11_n_108,cordic_pe11_n_109,cordic_pe11_n_110}),
        .\op_mem_91_20_reg[0][20] (cordic_pe12_n_114),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe12_n_115),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe11_n_113),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe11_n_111),
        .\op_mem_91_20_reg[0][20]_3 (addsub2_s_net_x9),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe11_n_112),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x8),
        .\op_mem_91_20_reg[0][3]_0 (cordic_pe12_n_16),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe12_n_33,cordic_pe12_n_34,cordic_pe12_n_35,cordic_pe12_n_36}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe12_n_93,cordic_pe12_n_94,cordic_pe12_n_95,cordic_pe12_n_96}),
        .\op_mem_91_20_reg[0][3]_3 (cordic_pe6_n_3),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe11_n_31,cordic_pe11_n_32,cordic_pe11_n_33,cordic_pe11_n_34}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe11_n_91,cordic_pe11_n_92,cordic_pe11_n_93,cordic_pe11_n_94}),
        .\op_mem_91_20_reg[0][4] (cordic_pe11_n_15),
        .\op_mem_91_20_reg[0][7] ({cordic_pe12_n_29,cordic_pe12_n_30,cordic_pe12_n_31,cordic_pe12_n_32}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe12_n_77,cordic_pe12_n_78,cordic_pe12_n_79,cordic_pe12_n_80}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe12_n_97,cordic_pe12_n_98,cordic_pe12_n_99,cordic_pe12_n_100}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe11_n_75,cordic_pe11_n_76,cordic_pe11_n_77,cordic_pe11_n_78}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe11_n_95,cordic_pe11_n_96,cordic_pe11_n_97,cordic_pe11_n_98}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe11_n_27,cordic_pe11_n_28,cordic_pe11_n_29,cordic_pe11_n_30}));
  complexphasedetector_0_complexphasedetector_cordic_pe13 cordic_pe13
       (.S(cordic_pe13_n_18),
        .clk(clk),
        .inverter_op_net(inverter_op_net_1),
        .\op_mem_91_20_reg[0][10] ({cordic_pe13_n_27,cordic_pe13_n_28,cordic_pe13_n_29,cordic_pe13_n_30}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe13_n_83,cordic_pe13_n_84,cordic_pe13_n_85,cordic_pe13_n_86}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe13_n_103,cordic_pe13_n_104,cordic_pe13_n_105,cordic_pe13_n_106}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe12_n_81,cordic_pe12_n_82,cordic_pe12_n_83,cordic_pe12_n_84}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe12_n_101,cordic_pe12_n_102,cordic_pe12_n_103,cordic_pe12_n_104}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe12_n_25,cordic_pe12_n_26,cordic_pe12_n_27,cordic_pe12_n_28}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe13_n_23,cordic_pe13_n_24,cordic_pe13_n_25,cordic_pe13_n_26}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe13_n_87,cordic_pe13_n_88,cordic_pe13_n_89,cordic_pe13_n_90}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe13_n_107,cordic_pe13_n_108,cordic_pe13_n_109,cordic_pe13_n_110}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe12_n_85,cordic_pe12_n_86,cordic_pe12_n_87,cordic_pe12_n_88}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe12_n_105,cordic_pe12_n_106,cordic_pe12_n_107,cordic_pe12_n_108}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe12_n_21,cordic_pe12_n_22,cordic_pe12_n_23,cordic_pe12_n_24}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe13_n_19,cordic_pe13_n_20,cordic_pe13_n_21,cordic_pe13_n_22}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x7),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x6),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe13_n_91,cordic_pe13_n_92,cordic_pe13_n_93,cordic_pe13_n_94}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe13_n_111,cordic_pe13_n_112,cordic_pe13_n_113,cordic_pe13_n_114}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x8),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe12_n_89,cordic_pe12_n_90,cordic_pe12_n_91,cordic_pe12_n_92}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x7),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe12_n_109,cordic_pe12_n_110,cordic_pe12_n_111,cordic_pe12_n_112}),
        .\op_mem_91_20_reg[0][19]_7 ({cordic_pe12_n_17,cordic_pe12_n_18,cordic_pe12_n_19,cordic_pe12_n_20}),
        .\op_mem_91_20_reg[0][20] (cordic_pe13_n_115),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe13_n_116),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe12_n_114),
        .\op_mem_91_20_reg[0][20]_2 (addsub2_s_net_x8),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe12_n_115),
        .\op_mem_91_20_reg[0][2] (cordic_pe13_n_17),
        .\op_mem_91_20_reg[0][2]_0 (cordic_pe6_n_4),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x7),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe13_n_35,cordic_pe13_n_36,cordic_pe13_n_37,cordic_pe13_n_38}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe13_n_95,cordic_pe13_n_96,cordic_pe13_n_97,cordic_pe13_n_98}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe13_n_117),
        .\op_mem_91_20_reg[0][3]_3 (cordic_pe12_n_16),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe12_n_33,cordic_pe12_n_34,cordic_pe12_n_35,cordic_pe12_n_36}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe12_n_93,cordic_pe12_n_94,cordic_pe12_n_95,cordic_pe12_n_96}),
        .\op_mem_91_20_reg[0][6] ({cordic_pe13_n_31,cordic_pe13_n_32,cordic_pe13_n_33,cordic_pe13_n_34}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe13_n_79,cordic_pe13_n_80,cordic_pe13_n_81,cordic_pe13_n_82}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe13_n_99,cordic_pe13_n_100,cordic_pe13_n_101,cordic_pe13_n_102}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe12_n_77,cordic_pe12_n_78,cordic_pe12_n_79,cordic_pe12_n_80}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe12_n_97,cordic_pe12_n_98,cordic_pe12_n_99,cordic_pe12_n_100}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe12_n_29,cordic_pe12_n_30,cordic_pe12_n_31,cordic_pe12_n_32}));
  complexphasedetector_0_complexphasedetector_cordic_pe14 cordic_pe14
       (.S(cordic_pe13_n_18),
        .clk(clk),
        .inverter_op_net(inverter_op_net_2),
        .\op_mem_91_20_reg[0][10] ({cordic_pe13_n_27,cordic_pe13_n_28,cordic_pe13_n_29,cordic_pe13_n_30}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe14_n_85,cordic_pe14_n_86,cordic_pe14_n_87,cordic_pe14_n_88}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe14_n_105,cordic_pe14_n_106,cordic_pe14_n_107,cordic_pe14_n_108}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe13_n_83,cordic_pe13_n_84,cordic_pe13_n_85,cordic_pe13_n_86}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe13_n_103,cordic_pe13_n_104,cordic_pe13_n_105,cordic_pe13_n_106}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe14_n_25,cordic_pe14_n_26,cordic_pe14_n_27,cordic_pe14_n_28}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe13_n_23,cordic_pe13_n_24,cordic_pe13_n_25,cordic_pe13_n_26}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe14_n_89,cordic_pe14_n_90,cordic_pe14_n_91,cordic_pe14_n_92}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe14_n_109,cordic_pe14_n_110,cordic_pe14_n_111,cordic_pe14_n_112}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe13_n_87,cordic_pe13_n_88,cordic_pe13_n_89,cordic_pe13_n_90}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe13_n_107,cordic_pe13_n_108,cordic_pe13_n_109,cordic_pe13_n_110}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe14_n_21,cordic_pe14_n_22,cordic_pe14_n_23,cordic_pe14_n_24}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe13_n_19,cordic_pe13_n_20,cordic_pe13_n_21,cordic_pe13_n_22}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x6),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x5),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe14_n_93,cordic_pe14_n_94,cordic_pe14_n_95,cordic_pe14_n_96}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe14_n_113,cordic_pe14_n_114,cordic_pe14_n_115,cordic_pe14_n_116}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x7),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe13_n_91,cordic_pe13_n_92,cordic_pe13_n_93,cordic_pe13_n_94}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x6),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe13_n_111,cordic_pe13_n_112,cordic_pe13_n_113,cordic_pe13_n_114}),
        .\op_mem_91_20_reg[0][1] (cordic_pe14_n_18),
        .\op_mem_91_20_reg[0][1]_0 (cordic_pe6_n_5),
        .\op_mem_91_20_reg[0][20] ({cordic_pe14_n_19,cordic_pe14_n_20}),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe14_n_118),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe14_n_119),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe13_n_117),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe13_n_115),
        .\op_mem_91_20_reg[0][20]_4 (addsub2_s_net_x7),
        .\op_mem_91_20_reg[0][20]_5 (cordic_pe13_n_116),
        .\op_mem_91_20_reg[0][2] (cordic_pe13_n_17),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x6),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe14_n_37,cordic_pe14_n_38,cordic_pe14_n_39,cordic_pe14_n_40}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe14_n_97,cordic_pe14_n_98,cordic_pe14_n_99,cordic_pe14_n_100}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe13_n_35,cordic_pe13_n_36,cordic_pe13_n_37,cordic_pe13_n_38}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe13_n_95,cordic_pe13_n_96,cordic_pe13_n_97,cordic_pe13_n_98}),
        .\op_mem_91_20_reg[0][5] ({cordic_pe14_n_33,cordic_pe14_n_34,cordic_pe14_n_35,cordic_pe14_n_36}),
        .\op_mem_91_20_reg[0][6] ({cordic_pe13_n_31,cordic_pe13_n_32,cordic_pe13_n_33,cordic_pe13_n_34}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe14_n_81,cordic_pe14_n_82,cordic_pe14_n_83,cordic_pe14_n_84}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe14_n_101,cordic_pe14_n_102,cordic_pe14_n_103,cordic_pe14_n_104}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe13_n_79,cordic_pe13_n_80,cordic_pe13_n_81,cordic_pe13_n_82}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe13_n_99,cordic_pe13_n_100,cordic_pe13_n_101,cordic_pe13_n_102}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe14_n_29,cordic_pe14_n_30,cordic_pe14_n_31,cordic_pe14_n_32}));
  complexphasedetector_0_complexphasedetector_cordic_pe15 cordic_pe15
       (.S({cordic_pe15_n_19,cordic_pe15_n_20,cordic_pe15_n_21}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_2),
        .\op_mem_91_20_reg[0][11] ({cordic_pe15_n_86,cordic_pe15_n_87,cordic_pe15_n_88,cordic_pe15_n_89}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe15_n_106,cordic_pe15_n_107,cordic_pe15_n_108,cordic_pe15_n_109}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe14_n_85,cordic_pe14_n_86,cordic_pe14_n_87,cordic_pe14_n_88}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe14_n_105,cordic_pe14_n_106,cordic_pe14_n_107,cordic_pe14_n_108}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe14_n_25,cordic_pe14_n_26,cordic_pe14_n_27,cordic_pe14_n_28}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe15_n_90,cordic_pe15_n_91,cordic_pe15_n_92,cordic_pe15_n_93}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe15_n_110,cordic_pe15_n_111,cordic_pe15_n_112,cordic_pe15_n_113}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe14_n_89,cordic_pe14_n_90,cordic_pe14_n_91,cordic_pe14_n_92}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe14_n_109,cordic_pe14_n_110,cordic_pe14_n_111,cordic_pe14_n_112}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe14_n_21,cordic_pe14_n_22,cordic_pe14_n_23,cordic_pe14_n_24}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x5),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x4),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe15_n_94,cordic_pe15_n_95,cordic_pe15_n_96,cordic_pe15_n_97}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe15_n_114,cordic_pe15_n_115,cordic_pe15_n_116,cordic_pe15_n_117}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x6),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe14_n_93,cordic_pe14_n_94,cordic_pe14_n_95,cordic_pe14_n_96}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x5),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe14_n_113,cordic_pe14_n_114,cordic_pe14_n_115,cordic_pe14_n_116}),
        .\op_mem_91_20_reg[0][19]_7 ({cordic_pe14_n_19,cordic_pe14_n_20}),
        .\op_mem_91_20_reg[0][1] (cordic_pe14_n_18),
        .\op_mem_91_20_reg[0][20] ({cordic_pe15_n_22,cordic_pe15_n_23,cordic_pe15_n_24,cordic_pe15_n_25}),
        .\op_mem_91_20_reg[0][20]_0 ({cordic_pe15_n_26,cordic_pe15_n_27,cordic_pe15_n_28,cordic_pe15_n_29}),
        .\op_mem_91_20_reg[0][20]_1 ({cordic_pe15_n_30,cordic_pe15_n_31,cordic_pe15_n_32,cordic_pe15_n_33}),
        .\op_mem_91_20_reg[0][20]_2 ({cordic_pe15_n_34,cordic_pe15_n_35,cordic_pe15_n_36,cordic_pe15_n_37}),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe15_n_118),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe15_n_119),
        .\op_mem_91_20_reg[0][20]_5 (cordic_pe14_n_118),
        .\op_mem_91_20_reg[0][20]_6 (addsub2_s_net_x6),
        .\op_mem_91_20_reg[0][20]_7 (cordic_pe14_n_119),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x5),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe15_n_38,cordic_pe15_n_39,cordic_pe15_n_40,cordic_pe15_n_41}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe15_n_98,cordic_pe15_n_99,cordic_pe15_n_100,cordic_pe15_n_101}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe15_n_120),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe14_n_37,cordic_pe14_n_38,cordic_pe14_n_39,cordic_pe14_n_40}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe14_n_97,cordic_pe14_n_98,cordic_pe14_n_99,cordic_pe14_n_100}),
        .\op_mem_91_20_reg[0][5] ({cordic_pe14_n_33,cordic_pe14_n_34,cordic_pe14_n_35,cordic_pe14_n_36}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe15_n_82,cordic_pe15_n_83,cordic_pe15_n_84,cordic_pe15_n_85}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe15_n_102,cordic_pe15_n_103,cordic_pe15_n_104,cordic_pe15_n_105}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe14_n_81,cordic_pe14_n_82,cordic_pe14_n_83,cordic_pe14_n_84}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe14_n_101,cordic_pe14_n_102,cordic_pe14_n_103,cordic_pe14_n_104}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe14_n_29,cordic_pe14_n_30,cordic_pe14_n_31,cordic_pe14_n_32}));
  complexphasedetector_0_complexphasedetector_cordic_pe16 cordic_pe16
       (.S({cordic_pe15_n_19,cordic_pe15_n_20,cordic_pe15_n_21}),
        .addsub2_s_net_x4(addsub2_s_net_x4),
        .clk(clk),
        .inverter_op_net(inverter_op_net_3),
        .\op_mem_91_20_reg[0][11] ({cordic_pe16_n_49,cordic_pe16_n_50,cordic_pe16_n_51,cordic_pe16_n_52}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe16_n_69,cordic_pe16_n_70,cordic_pe16_n_71,cordic_pe16_n_72}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe15_n_86,cordic_pe15_n_87,cordic_pe15_n_88,cordic_pe15_n_89}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe15_n_106,cordic_pe15_n_107,cordic_pe15_n_108,cordic_pe15_n_109}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe15_n_26,cordic_pe15_n_27,cordic_pe15_n_28,cordic_pe15_n_29}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe16_n_53,cordic_pe16_n_54,cordic_pe16_n_55,cordic_pe16_n_56}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe16_n_73,cordic_pe16_n_74,cordic_pe16_n_75,cordic_pe16_n_76}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe15_n_90,cordic_pe15_n_91,cordic_pe15_n_92,cordic_pe15_n_93}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe15_n_110,cordic_pe15_n_111,cordic_pe15_n_112,cordic_pe15_n_113}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe15_n_22,cordic_pe15_n_23,cordic_pe15_n_24,cordic_pe15_n_25}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x4),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x12),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe16_n_57,cordic_pe16_n_58,cordic_pe16_n_59,cordic_pe16_n_60}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe16_n_77,cordic_pe16_n_78,cordic_pe16_n_79,cordic_pe16_n_80}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x5),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe15_n_94,cordic_pe15_n_95,cordic_pe15_n_96,cordic_pe15_n_97}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x4),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe15_n_114,cordic_pe15_n_115,cordic_pe15_n_116,cordic_pe15_n_117}),
        .\op_mem_91_20_reg[0][20] (cordic_pe16_n_82),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe16_n_83),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe15_n_120),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe15_n_118),
        .\op_mem_91_20_reg[0][20]_3 (addsub2_s_net_x5),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe15_n_119),
        .\op_mem_91_20_reg[0][3] ({cordic_pe16_n_1,cordic_pe16_n_2,cordic_pe16_n_3,cordic_pe16_n_4}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe16_n_61,cordic_pe16_n_62,cordic_pe16_n_63,cordic_pe16_n_64}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe15_n_38,cordic_pe15_n_39,cordic_pe15_n_40,cordic_pe15_n_41}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe15_n_98,cordic_pe15_n_99,cordic_pe15_n_100,cordic_pe15_n_101}),
        .\op_mem_91_20_reg[0][4] ({cordic_pe15_n_34,cordic_pe15_n_35,cordic_pe15_n_36,cordic_pe15_n_37}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe16_n_45,cordic_pe16_n_46,cordic_pe16_n_47,cordic_pe16_n_48}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe16_n_65,cordic_pe16_n_66,cordic_pe16_n_67,cordic_pe16_n_68}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe15_n_82,cordic_pe15_n_83,cordic_pe15_n_84,cordic_pe15_n_85}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe15_n_102,cordic_pe15_n_103,cordic_pe15_n_104,cordic_pe15_n_105}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe15_n_30,cordic_pe15_n_31,cordic_pe15_n_32,cordic_pe15_n_33}));
  complexphasedetector_0_complexphasedetector_cordic_pe17 cordic_pe17
       (.addsub1_s_net(addsub1_s_net),
        .addsub2_s_net_x4(addsub2_s_net_x4),
        .addsub_s_net(addsub_s_net),
        .clk(clk),
        .inverter_op_net(inverter_op_net_3),
        .\op_mem_91_20_reg[0][11] ({cordic_pe16_n_49,cordic_pe16_n_50,cordic_pe16_n_51,cordic_pe16_n_52}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe16_n_69,cordic_pe16_n_70,cordic_pe16_n_71,cordic_pe16_n_72}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe16_n_53,cordic_pe16_n_54,cordic_pe16_n_55,cordic_pe16_n_56}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe16_n_73,cordic_pe16_n_74,cordic_pe16_n_75,cordic_pe16_n_76}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x4),
        .\op_mem_91_20_reg[0][19]_0 ({cordic_pe16_n_57,cordic_pe16_n_58,cordic_pe16_n_59,cordic_pe16_n_60}),
        .\op_mem_91_20_reg[0][19]_1 (addsub1_s_net_x12),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe16_n_77,cordic_pe16_n_78,cordic_pe16_n_79,cordic_pe16_n_80}),
        .\op_mem_91_20_reg[0][20] (cordic_pe16_n_82),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe16_n_83),
        .\op_mem_91_20_reg[0][3] ({cordic_pe16_n_1,cordic_pe16_n_2,cordic_pe16_n_3,cordic_pe16_n_4}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe16_n_61,cordic_pe16_n_62,cordic_pe16_n_63,cordic_pe16_n_64}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe16_n_45,cordic_pe16_n_46,cordic_pe16_n_47,cordic_pe16_n_48}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe16_n_65,cordic_pe16_n_66,cordic_pe16_n_67,cordic_pe16_n_68}),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][11]_0 (\pipe_16_22_reg[0][11]_0 ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][15]_0 (\pipe_16_22_reg[0][15]_0 ),
        .\pipe_16_22_reg[0][19] (\pipe_16_22_reg[0][19] ),
        .\pipe_16_22_reg[0][19]_0 (\pipe_16_22_reg[0][19]_0 ),
        .\pipe_16_22_reg[0][20] (\pipe_16_22_reg[0][20] ),
        .\pipe_16_22_reg[0][20]_0 (\pipe_16_22_reg[0][20]_0 ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][3]_0 (\pipe_16_22_reg[0][3]_0 ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\pipe_16_22_reg[0][7]_0 (\pipe_16_22_reg[0][7]_0 ));
  complexphasedetector_0_complexphasedetector_cordic_pe2 cordic_pe2
       (.DI({cordic_pe2_n_14,cordic_pe2_n_15,cordic_pe2_n_16}),
        .O({cordic_pe1_n_68,cordic_pe1_n_69,cordic_pe1_n_70,cordic_pe1_n_71}),
        .S({cordic_pe2_n_0,cordic_pe2_n_1,cordic_pe2_n_2,cordic_pe2_n_3}),
        .addsub_s_net_x10({addsub_s_net_x10[16],addsub_s_net_x10[13:12],addsub_s_net_x10[10:9],addsub_s_net_x10[7:5],addsub_s_net_x10[3],addsub_s_net_x10[1]}),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(inverter_op_net_4),
        .\op_mem_91_20_reg[0][0] (cordic_pe1_n_89),
        .\op_mem_91_20_reg[0][11] ({cordic_pe2_n_25,cordic_pe2_n_26,cordic_pe2_n_27,cordic_pe2_n_28}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe2_n_81,cordic_pe2_n_82,cordic_pe2_n_83,cordic_pe2_n_84}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe2_n_101,cordic_pe2_n_102,cordic_pe2_n_103,cordic_pe2_n_104}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe2_n_117,cordic_pe2_n_118}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe2_n_126,cordic_pe2_n_127}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe2_n_138,cordic_pe2_n_139,cordic_pe2_n_140,cordic_pe2_n_141}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe1_n_21,cordic_pe1_n_22,cordic_pe1_n_23,cordic_pe1_n_24}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe2_n_29,cordic_pe2_n_30,cordic_pe2_n_31,cordic_pe2_n_32}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe2_n_85,cordic_pe2_n_86,cordic_pe2_n_87,cordic_pe2_n_88}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe2_n_105,cordic_pe2_n_106,cordic_pe2_n_107,cordic_pe2_n_108}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe2_n_128,cordic_pe2_n_129}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe2_n_142,cordic_pe2_n_143,cordic_pe2_n_144,cordic_pe2_n_145}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe1_n_25,cordic_pe1_n_26,cordic_pe1_n_27,cordic_pe1_n_28}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe1_n_72,cordic_pe1_n_73,cordic_pe1_n_74,cordic_pe1_n_75}),
        .\op_mem_91_20_reg[0][16]_0 ({addsub1_s_net_x10[16],addsub1_s_net_x10[20],addsub1_s_net_x10[1]}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe1_n_19,cordic_pe1_n_20}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe1_n_15,cordic_pe1_n_16,cordic_pe1_n_17,cordic_pe1_n_18}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x2),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x2),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe2_n_89,cordic_pe2_n_90,cordic_pe2_n_91,cordic_pe2_n_92}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe2_n_109,cordic_pe2_n_110,cordic_pe2_n_111,cordic_pe2_n_112}),
        .\op_mem_91_20_reg[0][19]_3 (cordic_pe2_n_130),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe2_n_146,cordic_pe2_n_147,cordic_pe2_n_148,cordic_pe2_n_149}),
        .\op_mem_91_20_reg[0][20] (cordic_pe2_n_114),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe2_n_115),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe2_n_116),
        .\op_mem_91_20_reg[0][20]_10 ({cordic_pe1_n_80,cordic_pe1_n_81,cordic_pe1_n_82,cordic_pe1_n_83}),
        .\op_mem_91_20_reg[0][20]_11 ({cordic_pe1_n_76,cordic_pe1_n_77,cordic_pe1_n_78,cordic_pe1_n_79}),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe2_n_150),
        .\op_mem_91_20_reg[0][20]_3 ({addsub2_s_net_x11[20],addsub2_s_net_x11[14:12],addsub2_s_net_x11[10:9],addsub2_s_net_x11[7],addsub2_s_net_x11[4:0]}),
        .\op_mem_91_20_reg[0][20]_4 ({cordic_pe1_n_91,cordic_pe1_n_92}),
        .\op_mem_91_20_reg[0][20]_5 ({cordic_pe1_n_29,cordic_pe1_n_30,cordic_pe1_n_31,cordic_pe1_n_32}),
        .\op_mem_91_20_reg[0][20]_6 (cordic_pe1_n_93),
        .\op_mem_91_20_reg[0][20]_7 (cordic_pe1_n_90),
        .\op_mem_91_20_reg[0][20]_8 (cordic_pe1_n_88),
        .\op_mem_91_20_reg[0][20]_9 ({cordic_pe1_n_84,cordic_pe1_n_85,cordic_pe1_n_86,cordic_pe1_n_87}),
        .\op_mem_91_20_reg[0][3] ({addsub2_s_net_x2[20],addsub2_s_net_x2[13:9],addsub2_s_net_x2[7],addsub2_s_net_x2[5:4],addsub2_s_net_x2[1]}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe2_n_17,cordic_pe2_n_18,cordic_pe2_n_19,cordic_pe2_n_20}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe2_n_33,cordic_pe2_n_34,cordic_pe2_n_35,cordic_pe2_n_36}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe2_n_93,cordic_pe2_n_94,cordic_pe2_n_95,cordic_pe2_n_96}),
        .\op_mem_91_20_reg[0][3]_3 (cordic_pe2_n_119),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe2_n_121,cordic_pe2_n_122}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe2_n_131,cordic_pe2_n_132,cordic_pe2_n_133}),
        .\op_mem_91_20_reg[0][4] ({cordic_pe1_n_33,cordic_pe1_n_34,cordic_pe1_n_35,cordic_pe1_n_36}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe2_n_21,cordic_pe2_n_22,cordic_pe2_n_23,cordic_pe2_n_24}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe2_n_77,cordic_pe2_n_78,cordic_pe2_n_79,cordic_pe2_n_80}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe2_n_97,cordic_pe2_n_98,cordic_pe2_n_99,cordic_pe2_n_100}),
        .\op_mem_91_20_reg[0][7]_2 (cordic_pe2_n_120),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe2_n_123,cordic_pe2_n_124,cordic_pe2_n_125}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe2_n_134,cordic_pe2_n_135,cordic_pe2_n_136,cordic_pe2_n_137}));
  complexphasedetector_0_complexphasedetector_cordic_pe3 cordic_pe3
       (.DI({cordic_pe2_n_14,cordic_pe2_n_15,cordic_pe2_n_16}),
        .S({cordic_pe2_n_0,cordic_pe2_n_1,cordic_pe2_n_2,cordic_pe2_n_3}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_4),
        .\op_mem_91_20_reg[0][0] (cordic_pe3_n_119),
        .\op_mem_91_20_reg[0][10] ({cordic_pe2_n_25,cordic_pe2_n_26,cordic_pe2_n_27,cordic_pe2_n_28}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe3_n_81,cordic_pe3_n_82,cordic_pe3_n_83,cordic_pe3_n_84}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe3_n_101,cordic_pe3_n_102,cordic_pe3_n_103,cordic_pe3_n_104}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe2_n_81,cordic_pe2_n_82,cordic_pe2_n_83,cordic_pe2_n_84}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe2_n_101,cordic_pe2_n_102,cordic_pe2_n_103,cordic_pe2_n_104}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe3_n_18,cordic_pe3_n_19,cordic_pe3_n_20,cordic_pe3_n_21}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe2_n_29,cordic_pe2_n_30,cordic_pe2_n_31,cordic_pe2_n_32}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe3_n_85,cordic_pe3_n_86,cordic_pe3_n_87,cordic_pe3_n_88}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe3_n_105,cordic_pe3_n_106,cordic_pe3_n_107,cordic_pe3_n_108}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe2_n_85,cordic_pe2_n_86,cordic_pe2_n_87,cordic_pe2_n_88}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe2_n_105,cordic_pe2_n_106,cordic_pe2_n_107,cordic_pe2_n_108}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe3_n_0,cordic_pe3_n_1,cordic_pe3_n_2,cordic_pe3_n_3}),
        .\op_mem_91_20_reg[0][16]_0 (cordic_pe3_n_17),
        .\op_mem_91_20_reg[0][18] (cordic_pe2_n_116),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x1),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x1),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe3_n_89,cordic_pe3_n_90,cordic_pe3_n_91,cordic_pe3_n_92}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe3_n_109,cordic_pe3_n_110,cordic_pe3_n_111,cordic_pe3_n_112}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x2),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe2_n_89,cordic_pe2_n_90,cordic_pe2_n_91,cordic_pe2_n_92}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x2),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe2_n_109,cordic_pe2_n_110,cordic_pe2_n_111,cordic_pe2_n_112}),
        .\op_mem_91_20_reg[0][20] ({cordic_pe3_n_22,cordic_pe3_n_23,cordic_pe3_n_24}),
        .\op_mem_91_20_reg[0][20]_0 ({cordic_pe3_n_113,cordic_pe3_n_114,cordic_pe3_n_115,cordic_pe3_n_116}),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe3_n_117),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe3_n_118),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe2_n_114),
        .\op_mem_91_20_reg[0][20]_4 ({addsub2_s_net_x2[20],addsub2_s_net_x2[13:9],addsub2_s_net_x2[7],addsub2_s_net_x2[5:4],addsub2_s_net_x2[1]}),
        .\op_mem_91_20_reg[0][20]_5 (cordic_pe2_n_115),
        .\op_mem_91_20_reg[0][20]_6 (cordic_pe2_n_119),
        .\op_mem_91_20_reg[0][20]_7 ({cordic_pe2_n_17,cordic_pe2_n_18,cordic_pe2_n_19,cordic_pe2_n_20}),
        .\op_mem_91_20_reg[0][20]_8 (cordic_pe2_n_120),
        .\op_mem_91_20_reg[0][20]_9 ({cordic_pe2_n_117,cordic_pe2_n_118}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe3_n_33,cordic_pe3_n_34,cordic_pe3_n_35,cordic_pe3_n_36}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe3_n_93,cordic_pe3_n_94,cordic_pe3_n_95,cordic_pe3_n_96}),
        .\op_mem_91_20_reg[0][3]_1 (cordic_pe3_n_120),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe2_n_33,cordic_pe2_n_34,cordic_pe2_n_35,cordic_pe2_n_36}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe2_n_93,cordic_pe2_n_94,cordic_pe2_n_95,cordic_pe2_n_96}),
        .\op_mem_91_20_reg[0][4] ({cordic_pe3_n_29,cordic_pe3_n_30,cordic_pe3_n_31,cordic_pe3_n_32}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe3_n_77,cordic_pe3_n_78,cordic_pe3_n_79,cordic_pe3_n_80}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe3_n_97,cordic_pe3_n_98,cordic_pe3_n_99,cordic_pe3_n_100}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe2_n_77,cordic_pe2_n_78,cordic_pe2_n_79,cordic_pe2_n_80}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe2_n_97,cordic_pe2_n_98,cordic_pe2_n_99,cordic_pe2_n_100}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe2_n_21,cordic_pe2_n_22,cordic_pe2_n_23,cordic_pe2_n_24}),
        .\op_mem_91_20_reg[0][8] ({addsub2_s_net_x1[20],addsub2_s_net_x1[12:8],addsub2_s_net_x1[6:0]}),
        .\op_mem_91_20_reg[0][8]_0 ({cordic_pe3_n_25,cordic_pe3_n_26,cordic_pe3_n_27,cordic_pe3_n_28}),
        .\op_mem_91_20_reg[0][8]_1 (cordic_pe3_n_121));
  complexphasedetector_0_complexphasedetector_cordic_pe4 cordic_pe4
       (.DI({cordic_pe4_n_16,cordic_pe4_n_17}),
        .S({cordic_pe4_n_0,cordic_pe4_n_1,cordic_pe4_n_2,cordic_pe4_n_3}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_5),
        .\op_mem_91_20_reg[0][0] (cordic_pe4_n_120),
        .\op_mem_91_20_reg[0][0]_0 (cordic_pe3_n_119),
        .\op_mem_91_20_reg[0][11] ({cordic_pe4_n_81,cordic_pe4_n_82,cordic_pe4_n_83,cordic_pe4_n_84}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe4_n_101,cordic_pe4_n_102,cordic_pe4_n_103,cordic_pe4_n_104}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe3_n_81,cordic_pe3_n_82,cordic_pe3_n_83,cordic_pe3_n_84}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe3_n_101,cordic_pe3_n_102,cordic_pe3_n_103,cordic_pe3_n_104}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe3_n_18,cordic_pe3_n_19,cordic_pe3_n_20,cordic_pe3_n_21}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe4_n_29,cordic_pe4_n_30,cordic_pe4_n_31,cordic_pe4_n_32}),
        .\op_mem_91_20_reg[0][13] (cordic_pe3_n_17),
        .\op_mem_91_20_reg[0][14] ({cordic_pe3_n_0,cordic_pe3_n_1,cordic_pe3_n_2,cordic_pe3_n_3}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe4_n_85,cordic_pe4_n_86,cordic_pe4_n_87,cordic_pe4_n_88}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe4_n_105,cordic_pe4_n_106,cordic_pe4_n_107,cordic_pe4_n_108}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe3_n_85,cordic_pe3_n_86,cordic_pe3_n_87,cordic_pe3_n_88}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe3_n_105,cordic_pe3_n_106,cordic_pe3_n_107,cordic_pe3_n_108}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe3_n_22,cordic_pe3_n_23,cordic_pe3_n_24}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe3_n_113,cordic_pe3_n_114,cordic_pe3_n_115,cordic_pe3_n_116}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x0),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x0),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe4_n_89,cordic_pe4_n_90,cordic_pe4_n_91,cordic_pe4_n_92}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe4_n_109,cordic_pe4_n_110,cordic_pe4_n_111,cordic_pe4_n_112}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x1),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe3_n_89,cordic_pe3_n_90,cordic_pe3_n_91,cordic_pe3_n_92}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x1),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe3_n_109,cordic_pe3_n_110,cordic_pe3_n_111,cordic_pe3_n_112}),
        .\op_mem_91_20_reg[0][20] ({cordic_pe4_n_18,cordic_pe4_n_19,cordic_pe4_n_20}),
        .\op_mem_91_20_reg[0][20]_0 ({cordic_pe4_n_113,cordic_pe4_n_114,cordic_pe4_n_115,cordic_pe4_n_116}),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe4_n_118),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe4_n_119),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe3_n_120),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe3_n_117),
        .\op_mem_91_20_reg[0][20]_5 ({addsub2_s_net_x1[20],addsub2_s_net_x1[12:8],addsub2_s_net_x1[6:0]}),
        .\op_mem_91_20_reg[0][20]_6 (cordic_pe3_n_118),
        .\op_mem_91_20_reg[0][20]_7 (cordic_pe3_n_121),
        .\op_mem_91_20_reg[0][20]_8 ({cordic_pe3_n_25,cordic_pe3_n_26,cordic_pe3_n_27,cordic_pe3_n_28}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe4_n_33,cordic_pe4_n_34,cordic_pe4_n_35,cordic_pe4_n_36}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe4_n_93,cordic_pe4_n_94,cordic_pe4_n_95,cordic_pe4_n_96}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe3_n_33,cordic_pe3_n_34,cordic_pe3_n_35,cordic_pe3_n_36}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe3_n_93,cordic_pe3_n_94,cordic_pe3_n_95,cordic_pe3_n_96}),
        .\op_mem_91_20_reg[0][4] ({addsub2_s_net_x0[20],addsub2_s_net_x0[11:5],addsub2_s_net_x0[3:0]}),
        .\op_mem_91_20_reg[0][4]_0 ({cordic_pe4_n_21,cordic_pe4_n_22,cordic_pe4_n_23,cordic_pe4_n_24}),
        .\op_mem_91_20_reg[0][4]_1 ({cordic_pe3_n_29,cordic_pe3_n_30,cordic_pe3_n_31,cordic_pe3_n_32}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe4_n_77,cordic_pe4_n_78,cordic_pe4_n_79,cordic_pe4_n_80}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe4_n_97,cordic_pe4_n_98,cordic_pe4_n_99,cordic_pe4_n_100}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe3_n_77,cordic_pe3_n_78,cordic_pe3_n_79,cordic_pe3_n_80}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe3_n_97,cordic_pe3_n_98,cordic_pe3_n_99,cordic_pe3_n_100}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe4_n_25,cordic_pe4_n_26,cordic_pe4_n_27,cordic_pe4_n_28}),
        .\op_mem_91_20_reg[0][8]_0 (cordic_pe4_n_121));
  complexphasedetector_0_complexphasedetector_cordic_pe5 cordic_pe5
       (.DI({cordic_pe4_n_16,cordic_pe4_n_17}),
        .S({cordic_pe4_n_0,cordic_pe4_n_1,cordic_pe4_n_2,cordic_pe4_n_3}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_5),
        .\op_mem_91_20_reg[0][0] (cordic_pe4_n_120),
        .\op_mem_91_20_reg[0][11] ({cordic_pe5_n_81,cordic_pe5_n_82,cordic_pe5_n_83,cordic_pe5_n_84}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe5_n_101,cordic_pe5_n_102,cordic_pe5_n_103,cordic_pe5_n_104}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe4_n_81,cordic_pe4_n_82,cordic_pe4_n_83,cordic_pe4_n_84}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe4_n_101,cordic_pe4_n_102,cordic_pe4_n_103,cordic_pe4_n_104}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe4_n_29,cordic_pe4_n_30,cordic_pe4_n_31,cordic_pe4_n_32}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe5_n_26,cordic_pe5_n_27,cordic_pe5_n_28,cordic_pe5_n_29}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe5_n_85,cordic_pe5_n_86,cordic_pe5_n_87,cordic_pe5_n_88}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe5_n_105,cordic_pe5_n_106,cordic_pe5_n_107,cordic_pe5_n_108}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe4_n_85,cordic_pe4_n_86,cordic_pe4_n_87,cordic_pe4_n_88}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe4_n_105,cordic_pe4_n_106,cordic_pe4_n_107,cordic_pe4_n_108}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe5_n_0,cordic_pe5_n_1,cordic_pe5_n_2,cordic_pe5_n_3}),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe5_n_15,cordic_pe5_n_16,cordic_pe5_n_17}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe4_n_18,cordic_pe4_n_19,cordic_pe4_n_20}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe4_n_113,cordic_pe4_n_114,cordic_pe4_n_115,cordic_pe4_n_116}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_0),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_1),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe5_n_89,cordic_pe5_n_90,cordic_pe5_n_91,cordic_pe5_n_92}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe5_n_109,cordic_pe5_n_110,cordic_pe5_n_111,cordic_pe5_n_112}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x0),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe4_n_89,cordic_pe4_n_90,cordic_pe4_n_91,cordic_pe4_n_92}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x0),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe4_n_109,cordic_pe4_n_110,cordic_pe4_n_111,cordic_pe4_n_112}),
        .\op_mem_91_20_reg[0][20] ({cordic_pe5_n_30,cordic_pe5_n_31,cordic_pe5_n_32}),
        .\op_mem_91_20_reg[0][20]_0 ({cordic_pe5_n_113,cordic_pe5_n_114,cordic_pe5_n_115,cordic_pe5_n_116}),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe5_n_117),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe5_n_118),
        .\op_mem_91_20_reg[0][20]_3 (cordic_pe4_n_118),
        .\op_mem_91_20_reg[0][20]_4 ({addsub2_s_net_x0[20],addsub2_s_net_x0[11:5],addsub2_s_net_x0[3:0]}),
        .\op_mem_91_20_reg[0][20]_5 (cordic_pe4_n_119),
        .\op_mem_91_20_reg[0][20]_6 ({cordic_pe4_n_21,cordic_pe4_n_22,cordic_pe4_n_23,cordic_pe4_n_24}),
        .\op_mem_91_20_reg[0][20]_7 (cordic_pe4_n_121),
        .\op_mem_91_20_reg[0][3] ({cordic_pe5_n_33,cordic_pe5_n_34,cordic_pe5_n_35,cordic_pe5_n_36}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe5_n_93,cordic_pe5_n_94,cordic_pe5_n_95,cordic_pe5_n_96}),
        .\op_mem_91_20_reg[0][3]_1 (cordic_pe5_n_119),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe4_n_33,cordic_pe4_n_34,cordic_pe4_n_35,cordic_pe4_n_36}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe4_n_93,cordic_pe4_n_94,cordic_pe4_n_95,cordic_pe4_n_96}),
        .\op_mem_91_20_reg[0][4] ({addsub2_s_net[20],addsub2_s_net[10:2],addsub2_s_net[0]}),
        .\op_mem_91_20_reg[0][4]_0 ({cordic_pe5_n_18,cordic_pe5_n_19,cordic_pe5_n_20,cordic_pe5_n_21}),
        .\op_mem_91_20_reg[0][4]_1 (cordic_pe5_n_120),
        .\op_mem_91_20_reg[0][7] ({cordic_pe5_n_77,cordic_pe5_n_78,cordic_pe5_n_79,cordic_pe5_n_80}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe5_n_97,cordic_pe5_n_98,cordic_pe5_n_99,cordic_pe5_n_100}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe4_n_77,cordic_pe4_n_78,cordic_pe4_n_79,cordic_pe4_n_80}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe4_n_97,cordic_pe4_n_98,cordic_pe4_n_99,cordic_pe4_n_100}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe4_n_25,cordic_pe4_n_26,cordic_pe4_n_27,cordic_pe4_n_28}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe5_n_22,cordic_pe5_n_23,cordic_pe5_n_24,cordic_pe5_n_25}));
  complexphasedetector_0_complexphasedetector_cordic_pe6 cordic_pe6
       (.S({cordic_pe6_n_7,cordic_pe6_n_8}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_6),
        .\op_mem_91_20_reg[0][11] ({cordic_pe6_n_77,cordic_pe6_n_78,cordic_pe6_n_79,cordic_pe6_n_80}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe6_n_97,cordic_pe6_n_98,cordic_pe6_n_99,cordic_pe6_n_100}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe5_n_81,cordic_pe5_n_82,cordic_pe5_n_83,cordic_pe5_n_84}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe5_n_101,cordic_pe5_n_102,cordic_pe5_n_103,cordic_pe5_n_104}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe5_n_26,cordic_pe5_n_27,cordic_pe5_n_28,cordic_pe5_n_29}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe6_n_25,cordic_pe6_n_26,cordic_pe6_n_27,cordic_pe6_n_28}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe5_n_15,cordic_pe5_n_16,cordic_pe5_n_17}),
        .\op_mem_91_20_reg[0][14]_0 ({cordic_pe5_n_0,cordic_pe5_n_1,cordic_pe5_n_2,cordic_pe5_n_3}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe6_n_81,cordic_pe6_n_82,cordic_pe6_n_83,cordic_pe6_n_84}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe6_n_101,cordic_pe6_n_102,cordic_pe6_n_103,cordic_pe6_n_104}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe5_n_85,cordic_pe5_n_86,cordic_pe5_n_87,cordic_pe5_n_88}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe5_n_105,cordic_pe5_n_106,cordic_pe5_n_107,cordic_pe5_n_108}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe6_n_21,cordic_pe6_n_22,cordic_pe6_n_23,cordic_pe6_n_24}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe5_n_30,cordic_pe5_n_31,cordic_pe5_n_32}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe5_n_113,cordic_pe5_n_114,cordic_pe5_n_115,cordic_pe5_n_116}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x14),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x15),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe6_n_85,cordic_pe6_n_86,cordic_pe6_n_87,cordic_pe6_n_88}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe6_n_105,cordic_pe6_n_106,cordic_pe6_n_107,cordic_pe6_n_108}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_0),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe5_n_89,cordic_pe5_n_90,cordic_pe5_n_91,cordic_pe5_n_92}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_1),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe5_n_109,cordic_pe5_n_110,cordic_pe5_n_111,cordic_pe5_n_112}),
        .\op_mem_91_20_reg[0][1] (cordic_pe6_n_5),
        .\op_mem_91_20_reg[0][20] (cordic_pe6_n_110),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe6_n_111),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe5_n_119),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe5_n_117),
        .\op_mem_91_20_reg[0][20]_3 ({addsub2_s_net[20],addsub2_s_net[10:2],addsub2_s_net[0]}),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe5_n_118),
        .\op_mem_91_20_reg[0][20]_5 (cordic_pe5_n_120),
        .\op_mem_91_20_reg[0][2] (cordic_pe6_n_4),
        .\op_mem_91_20_reg[0][3] (cordic_pe6_n_3),
        .\op_mem_91_20_reg[0][3]_0 ({addsub2_s_net_x15[20:11],addsub2_s_net_x15[9:8]}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe6_n_29,cordic_pe6_n_30,cordic_pe6_n_31,cordic_pe6_n_32}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe6_n_89,cordic_pe6_n_90,cordic_pe6_n_91,cordic_pe6_n_92}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe5_n_33,cordic_pe5_n_34,cordic_pe5_n_35,cordic_pe5_n_36}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe5_n_93,cordic_pe5_n_94,cordic_pe5_n_95,cordic_pe5_n_96}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe5_n_18,cordic_pe5_n_19,cordic_pe5_n_20,cordic_pe5_n_21}),
        .\op_mem_91_20_reg[0][4] (cordic_pe6_n_2),
        .\op_mem_91_20_reg[0][5] (cordic_pe6_n_1),
        .\op_mem_91_20_reg[0][6] (cordic_pe6_n_0),
        .\op_mem_91_20_reg[0][7] (cordic_pe6_n_6),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe6_n_73,cordic_pe6_n_74,cordic_pe6_n_75,cordic_pe6_n_76}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe6_n_93,cordic_pe6_n_94,cordic_pe6_n_95,cordic_pe6_n_96}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe5_n_77,cordic_pe5_n_78,cordic_pe5_n_79,cordic_pe5_n_80}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe5_n_97,cordic_pe5_n_98,cordic_pe5_n_99,cordic_pe5_n_100}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe5_n_22,cordic_pe5_n_23,cordic_pe5_n_24,cordic_pe5_n_25}));
  complexphasedetector_0_complexphasedetector_cordic_pe7 cordic_pe7
       (.S({cordic_pe6_n_7,cordic_pe6_n_8}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_6),
        .\op_mem_91_20_reg[0][11] ({cordic_pe7_n_71,cordic_pe7_n_72,cordic_pe7_n_73,cordic_pe7_n_74}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe7_n_91,cordic_pe7_n_92,cordic_pe7_n_93,cordic_pe7_n_94}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe6_n_77,cordic_pe6_n_78,cordic_pe6_n_79,cordic_pe6_n_80}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe6_n_97,cordic_pe6_n_98,cordic_pe6_n_99,cordic_pe6_n_100}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe7_n_19,cordic_pe7_n_20,cordic_pe7_n_21,cordic_pe7_n_22}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe6_n_25,cordic_pe6_n_26,cordic_pe6_n_27,cordic_pe6_n_28}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe7_n_75,cordic_pe7_n_76,cordic_pe7_n_77,cordic_pe7_n_78}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe7_n_95,cordic_pe7_n_96,cordic_pe7_n_97,cordic_pe7_n_98}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe6_n_81,cordic_pe6_n_82,cordic_pe6_n_83,cordic_pe6_n_84}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe6_n_101,cordic_pe6_n_102,cordic_pe6_n_103,cordic_pe6_n_104}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe7_n_15,cordic_pe7_n_16,cordic_pe7_n_17,cordic_pe7_n_18}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe6_n_21,cordic_pe6_n_22,cordic_pe6_n_23,cordic_pe6_n_24}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x13),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x14),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe7_n_79,cordic_pe7_n_80,cordic_pe7_n_81,cordic_pe7_n_82}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe7_n_99,cordic_pe7_n_100,cordic_pe7_n_101,cordic_pe7_n_102}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x14),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe6_n_85,cordic_pe6_n_86,cordic_pe6_n_87,cordic_pe6_n_88}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x15),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe6_n_105,cordic_pe6_n_106,cordic_pe6_n_107,cordic_pe6_n_108}),
        .\op_mem_91_20_reg[0][20] ({cordic_pe7_n_0,cordic_pe7_n_1,cordic_pe7_n_2}),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe7_n_103),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe7_n_104),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe6_n_110),
        .\op_mem_91_20_reg[0][20]_3 ({addsub2_s_net_x15[20:11],addsub2_s_net_x15[9:8]}),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe6_n_111),
        .\op_mem_91_20_reg[0][3] ({addsub2_s_net_x14[20:10],addsub2_s_net_x14[8]}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe7_n_23,cordic_pe7_n_24,cordic_pe7_n_25,cordic_pe7_n_26}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe7_n_83,cordic_pe7_n_84,cordic_pe7_n_85,cordic_pe7_n_86}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe7_n_105),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe6_n_29,cordic_pe6_n_30,cordic_pe6_n_31,cordic_pe6_n_32}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe6_n_89,cordic_pe6_n_90,cordic_pe6_n_91,cordic_pe6_n_92}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe7_n_67,cordic_pe7_n_68,cordic_pe7_n_69,cordic_pe7_n_70}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe7_n_87,cordic_pe7_n_88,cordic_pe7_n_89,cordic_pe7_n_90}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe6_n_73,cordic_pe6_n_74,cordic_pe6_n_75,cordic_pe6_n_76}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe6_n_93,cordic_pe6_n_94,cordic_pe6_n_95,cordic_pe6_n_96}));
  complexphasedetector_0_complexphasedetector_cordic_pe8 cordic_pe8
       (.S({cordic_pe8_n_1,cordic_pe8_n_2,cordic_pe8_n_3,cordic_pe8_n_4}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_7),
        .\op_mem_91_20_reg[0][11] ({cordic_pe8_n_21,cordic_pe8_n_22,cordic_pe8_n_23,cordic_pe8_n_24}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe8_n_73,cordic_pe8_n_74,cordic_pe8_n_75,cordic_pe8_n_76}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe8_n_93,cordic_pe8_n_94,cordic_pe8_n_95,cordic_pe8_n_96}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe7_n_71,cordic_pe7_n_72,cordic_pe7_n_73,cordic_pe7_n_74}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe7_n_91,cordic_pe7_n_92,cordic_pe7_n_93,cordic_pe7_n_94}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe7_n_19,cordic_pe7_n_20,cordic_pe7_n_21,cordic_pe7_n_22}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe8_n_17,cordic_pe8_n_18,cordic_pe8_n_19,cordic_pe8_n_20}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe8_n_77,cordic_pe8_n_78,cordic_pe8_n_79,cordic_pe8_n_80}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe8_n_97,cordic_pe8_n_98,cordic_pe8_n_99,cordic_pe8_n_100}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe7_n_75,cordic_pe7_n_76,cordic_pe7_n_77,cordic_pe7_n_78}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe7_n_95,cordic_pe7_n_96,cordic_pe7_n_97,cordic_pe7_n_98}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe7_n_15,cordic_pe7_n_16,cordic_pe7_n_17,cordic_pe7_n_18}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x12),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x13),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe8_n_81,cordic_pe8_n_82,cordic_pe8_n_83,cordic_pe8_n_84}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe8_n_101,cordic_pe8_n_102,cordic_pe8_n_103,cordic_pe8_n_104}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x13),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe7_n_79,cordic_pe7_n_80,cordic_pe7_n_81,cordic_pe7_n_82}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x14),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe7_n_99,cordic_pe7_n_100,cordic_pe7_n_101,cordic_pe7_n_102}),
        .\op_mem_91_20_reg[0][19]_7 ({cordic_pe7_n_0,cordic_pe7_n_1,cordic_pe7_n_2}),
        .\op_mem_91_20_reg[0][20] (cordic_pe8_n_106),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe8_n_107),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe7_n_105),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe7_n_103),
        .\op_mem_91_20_reg[0][20]_3 ({addsub2_s_net_x14[20:10],addsub2_s_net_x14[8]}),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe7_n_104),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x13),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe8_n_25,cordic_pe8_n_26,cordic_pe8_n_27,cordic_pe8_n_28}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe8_n_85,cordic_pe8_n_86,cordic_pe8_n_87,cordic_pe8_n_88}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe7_n_23,cordic_pe7_n_24,cordic_pe7_n_25,cordic_pe7_n_26}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe7_n_83,cordic_pe7_n_84,cordic_pe7_n_85,cordic_pe7_n_86}),
        .\op_mem_91_20_reg[0][7] (cordic_pe8_n_0),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe8_n_69,cordic_pe8_n_70,cordic_pe8_n_71,cordic_pe8_n_72}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe8_n_89,cordic_pe8_n_90,cordic_pe8_n_91,cordic_pe8_n_92}),
        .\op_mem_91_20_reg[0][7]_2 (cordic_pe6_n_6),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe7_n_67,cordic_pe7_n_68,cordic_pe7_n_69,cordic_pe7_n_70}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe7_n_87,cordic_pe7_n_88,cordic_pe7_n_89,cordic_pe7_n_90}));
  complexphasedetector_0_complexphasedetector_cordic_pe9 cordic_pe9
       (.S({cordic_pe8_n_1,cordic_pe8_n_2,cordic_pe8_n_3,cordic_pe8_n_4}),
        .clk(clk),
        .inverter_op_net(inverter_op_net_7),
        .\op_mem_91_20_reg[0][10] ({cordic_pe9_n_23,cordic_pe9_n_24,cordic_pe9_n_25,cordic_pe9_n_26}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe9_n_75,cordic_pe9_n_76,cordic_pe9_n_77,cordic_pe9_n_78}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe9_n_95,cordic_pe9_n_96,cordic_pe9_n_97,cordic_pe9_n_98}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe8_n_73,cordic_pe8_n_74,cordic_pe8_n_75,cordic_pe8_n_76}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe8_n_93,cordic_pe8_n_94,cordic_pe8_n_95,cordic_pe8_n_96}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe8_n_21,cordic_pe8_n_22,cordic_pe8_n_23,cordic_pe8_n_24}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe9_n_19,cordic_pe9_n_20,cordic_pe9_n_21,cordic_pe9_n_22}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe9_n_79,cordic_pe9_n_80,cordic_pe9_n_81,cordic_pe9_n_82}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe9_n_99,cordic_pe9_n_100,cordic_pe9_n_101,cordic_pe9_n_102}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe8_n_77,cordic_pe8_n_78,cordic_pe8_n_79,cordic_pe8_n_80}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe8_n_97,cordic_pe8_n_98,cordic_pe8_n_99,cordic_pe8_n_100}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe8_n_17,cordic_pe8_n_18,cordic_pe8_n_19,cordic_pe8_n_20}),
        .\op_mem_91_20_reg[0][18] ({cordic_pe9_n_15,cordic_pe9_n_16,cordic_pe9_n_17,cordic_pe9_n_18}),
        .\op_mem_91_20_reg[0][19] (addsub_s_net_x11),
        .\op_mem_91_20_reg[0][19]_0 (addsub1_s_net_x11),
        .\op_mem_91_20_reg[0][19]_1 ({cordic_pe9_n_83,cordic_pe9_n_84,cordic_pe9_n_85,cordic_pe9_n_86}),
        .\op_mem_91_20_reg[0][19]_2 ({cordic_pe9_n_103,cordic_pe9_n_104,cordic_pe9_n_105,cordic_pe9_n_106}),
        .\op_mem_91_20_reg[0][19]_3 (addsub_s_net_x12),
        .\op_mem_91_20_reg[0][19]_4 ({cordic_pe8_n_81,cordic_pe8_n_82,cordic_pe8_n_83,cordic_pe8_n_84}),
        .\op_mem_91_20_reg[0][19]_5 (addsub1_s_net_x13),
        .\op_mem_91_20_reg[0][19]_6 ({cordic_pe8_n_101,cordic_pe8_n_102,cordic_pe8_n_103,cordic_pe8_n_104}),
        .\op_mem_91_20_reg[0][20] (cordic_pe9_n_14),
        .\op_mem_91_20_reg[0][20]_0 (cordic_pe9_n_107),
        .\op_mem_91_20_reg[0][20]_1 (cordic_pe9_n_108),
        .\op_mem_91_20_reg[0][20]_2 (cordic_pe8_n_106),
        .\op_mem_91_20_reg[0][20]_3 (addsub2_s_net_x13),
        .\op_mem_91_20_reg[0][20]_4 (cordic_pe8_n_107),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x12),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe9_n_27,cordic_pe9_n_28,cordic_pe9_n_29,cordic_pe9_n_30}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe9_n_87,cordic_pe9_n_88,cordic_pe9_n_89,cordic_pe9_n_90}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe9_n_109),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe8_n_25,cordic_pe8_n_26,cordic_pe8_n_27,cordic_pe8_n_28}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe8_n_85,cordic_pe8_n_86,cordic_pe8_n_87,cordic_pe8_n_88}),
        .\op_mem_91_20_reg[0][6] (cordic_pe9_n_0),
        .\op_mem_91_20_reg[0][6]_0 (cordic_pe6_n_0),
        .\op_mem_91_20_reg[0][7] ({cordic_pe9_n_71,cordic_pe9_n_72,cordic_pe9_n_73,cordic_pe9_n_74}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe9_n_91,cordic_pe9_n_92,cordic_pe9_n_93,cordic_pe9_n_94}),
        .\op_mem_91_20_reg[0][7]_1 (cordic_pe8_n_0),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe8_n_69,cordic_pe8_n_70,cordic_pe8_n_71,cordic_pe8_n_72}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe8_n_89,cordic_pe8_n_90,cordic_pe8_n_91,cordic_pe8_n_92}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_fine_angle_pe_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_fine_angle_pe_x0
   (d,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \reg_array[17].fde_used.u2 ,
    q,
    S,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \pipe_16_22_reg[0][17] ,
    clk,
    internal_s_69_5_addsub,
    \pipe_16_22_reg[0]_1 );
  output [17:0]d;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  input \reg_array[17].fde_used.u2 ;
  input [17:0]q;
  input [3:0]S;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [1:0]\pipe_16_22_reg[0][17] ;
  input clk;
  input [17:0]internal_s_69_5_addsub;
  input [16:0]\pipe_16_22_reg[0]_1 ;

  wire [3:0]S;
  wire [15:0]a;
  wire [17:17]addsub1_s_net_x0;
  wire [17:17]addsub1_s_net_x1;
  wire [17:17]addsub1_s_net_x2;
  wire [17:17]addsub1_s_net_x3;
  wire [17:17]addsub1_s_net_x4;
  wire [17:17]addsub1_s_net_x5;
  wire [17:17]addsub1_s_net_x6;
  wire clk;
  wire cordic_pe1_n_16;
  wire cordic_pe1_n_17;
  wire cordic_pe1_n_18;
  wire cordic_pe1_n_19;
  wire cordic_pe1_n_21;
  wire cordic_pe1_n_22;
  wire cordic_pe1_n_23;
  wire cordic_pe1_n_24;
  wire cordic_pe1_n_25;
  wire cordic_pe1_n_26;
  wire cordic_pe1_n_27;
  wire cordic_pe1_n_28;
  wire cordic_pe1_n_29;
  wire cordic_pe1_n_30;
  wire cordic_pe1_n_31;
  wire cordic_pe1_n_32;
  wire cordic_pe1_n_33;
  wire cordic_pe1_n_34;
  wire cordic_pe1_n_35;
  wire cordic_pe1_n_36;
  wire cordic_pe1_n_37;
  wire cordic_pe1_n_38;
  wire cordic_pe1_n_39;
  wire cordic_pe1_n_40;
  wire cordic_pe1_n_41;
  wire cordic_pe1_n_42;
  wire cordic_pe1_n_43;
  wire cordic_pe1_n_44;
  wire cordic_pe1_n_45;
  wire cordic_pe1_n_46;
  wire cordic_pe1_n_47;
  wire cordic_pe1_n_48;
  wire cordic_pe1_n_49;
  wire cordic_pe1_n_50;
  wire cordic_pe1_n_51;
  wire cordic_pe1_n_52;
  wire cordic_pe1_n_53;
  wire cordic_pe1_n_54;
  wire cordic_pe1_n_55;
  wire cordic_pe1_n_56;
  wire cordic_pe1_n_57;
  wire cordic_pe1_n_58;
  wire cordic_pe1_n_59;
  wire cordic_pe1_n_60;
  wire cordic_pe1_n_61;
  wire cordic_pe1_n_62;
  wire cordic_pe1_n_63;
  wire cordic_pe1_n_64;
  wire cordic_pe1_n_65;
  wire cordic_pe1_n_66;
  wire cordic_pe1_n_67;
  wire cordic_pe1_n_68;
  wire cordic_pe1_n_69;
  wire cordic_pe1_n_70;
  wire cordic_pe2_n_0;
  wire cordic_pe2_n_1;
  wire cordic_pe2_n_10;
  wire cordic_pe2_n_11;
  wire cordic_pe2_n_12;
  wire cordic_pe2_n_13;
  wire cordic_pe2_n_14;
  wire cordic_pe2_n_15;
  wire cordic_pe2_n_16;
  wire cordic_pe2_n_17;
  wire cordic_pe2_n_18;
  wire cordic_pe2_n_19;
  wire cordic_pe2_n_2;
  wire cordic_pe2_n_20;
  wire cordic_pe2_n_21;
  wire cordic_pe2_n_22;
  wire cordic_pe2_n_23;
  wire cordic_pe2_n_24;
  wire cordic_pe2_n_25;
  wire cordic_pe2_n_26;
  wire cordic_pe2_n_27;
  wire cordic_pe2_n_28;
  wire cordic_pe2_n_29;
  wire cordic_pe2_n_3;
  wire cordic_pe2_n_30;
  wire cordic_pe2_n_31;
  wire cordic_pe2_n_32;
  wire cordic_pe2_n_33;
  wire cordic_pe2_n_34;
  wire cordic_pe2_n_35;
  wire cordic_pe2_n_36;
  wire cordic_pe2_n_37;
  wire cordic_pe2_n_38;
  wire cordic_pe2_n_39;
  wire cordic_pe2_n_40;
  wire cordic_pe2_n_41;
  wire cordic_pe2_n_42;
  wire cordic_pe2_n_43;
  wire cordic_pe2_n_44;
  wire cordic_pe2_n_45;
  wire cordic_pe2_n_46;
  wire cordic_pe2_n_47;
  wire cordic_pe2_n_48;
  wire cordic_pe2_n_49;
  wire cordic_pe2_n_5;
  wire cordic_pe2_n_50;
  wire cordic_pe2_n_51;
  wire cordic_pe2_n_52;
  wire cordic_pe2_n_53;
  wire cordic_pe2_n_54;
  wire cordic_pe2_n_55;
  wire cordic_pe2_n_56;
  wire cordic_pe2_n_57;
  wire cordic_pe2_n_58;
  wire cordic_pe2_n_59;
  wire cordic_pe2_n_6;
  wire cordic_pe2_n_60;
  wire cordic_pe2_n_61;
  wire cordic_pe2_n_62;
  wire cordic_pe2_n_63;
  wire cordic_pe2_n_64;
  wire cordic_pe2_n_65;
  wire cordic_pe2_n_66;
  wire cordic_pe2_n_67;
  wire cordic_pe2_n_68;
  wire cordic_pe2_n_69;
  wire cordic_pe2_n_7;
  wire cordic_pe2_n_70;
  wire cordic_pe2_n_71;
  wire cordic_pe2_n_72;
  wire cordic_pe2_n_73;
  wire cordic_pe2_n_74;
  wire cordic_pe2_n_75;
  wire cordic_pe2_n_76;
  wire cordic_pe2_n_77;
  wire cordic_pe2_n_78;
  wire cordic_pe2_n_79;
  wire cordic_pe2_n_8;
  wire cordic_pe2_n_80;
  wire cordic_pe2_n_81;
  wire cordic_pe2_n_82;
  wire cordic_pe2_n_83;
  wire cordic_pe2_n_84;
  wire cordic_pe2_n_85;
  wire cordic_pe2_n_9;
  wire cordic_pe3_n_0;
  wire cordic_pe3_n_1;
  wire cordic_pe3_n_10;
  wire cordic_pe3_n_11;
  wire cordic_pe3_n_12;
  wire cordic_pe3_n_13;
  wire cordic_pe3_n_14;
  wire cordic_pe3_n_15;
  wire cordic_pe3_n_16;
  wire cordic_pe3_n_17;
  wire cordic_pe3_n_18;
  wire cordic_pe3_n_19;
  wire cordic_pe3_n_2;
  wire cordic_pe3_n_20;
  wire cordic_pe3_n_21;
  wire cordic_pe3_n_22;
  wire cordic_pe3_n_23;
  wire cordic_pe3_n_24;
  wire cordic_pe3_n_25;
  wire cordic_pe3_n_26;
  wire cordic_pe3_n_27;
  wire cordic_pe3_n_28;
  wire cordic_pe3_n_29;
  wire cordic_pe3_n_3;
  wire cordic_pe3_n_30;
  wire cordic_pe3_n_31;
  wire cordic_pe3_n_32;
  wire cordic_pe3_n_33;
  wire cordic_pe3_n_34;
  wire cordic_pe3_n_35;
  wire cordic_pe3_n_36;
  wire cordic_pe3_n_37;
  wire cordic_pe3_n_38;
  wire cordic_pe3_n_39;
  wire cordic_pe3_n_40;
  wire cordic_pe3_n_41;
  wire cordic_pe3_n_42;
  wire cordic_pe3_n_43;
  wire cordic_pe3_n_44;
  wire cordic_pe3_n_45;
  wire cordic_pe3_n_46;
  wire cordic_pe3_n_47;
  wire cordic_pe3_n_48;
  wire cordic_pe3_n_49;
  wire cordic_pe3_n_5;
  wire cordic_pe3_n_50;
  wire cordic_pe3_n_51;
  wire cordic_pe3_n_52;
  wire cordic_pe3_n_53;
  wire cordic_pe3_n_54;
  wire cordic_pe3_n_55;
  wire cordic_pe3_n_56;
  wire cordic_pe3_n_57;
  wire cordic_pe3_n_58;
  wire cordic_pe3_n_59;
  wire cordic_pe3_n_6;
  wire cordic_pe3_n_60;
  wire cordic_pe3_n_61;
  wire cordic_pe3_n_62;
  wire cordic_pe3_n_63;
  wire cordic_pe3_n_64;
  wire cordic_pe3_n_65;
  wire cordic_pe3_n_66;
  wire cordic_pe3_n_67;
  wire cordic_pe3_n_68;
  wire cordic_pe3_n_69;
  wire cordic_pe3_n_7;
  wire cordic_pe3_n_70;
  wire cordic_pe3_n_71;
  wire cordic_pe3_n_72;
  wire cordic_pe3_n_73;
  wire cordic_pe3_n_74;
  wire cordic_pe3_n_75;
  wire cordic_pe3_n_76;
  wire cordic_pe3_n_77;
  wire cordic_pe3_n_78;
  wire cordic_pe3_n_79;
  wire cordic_pe3_n_8;
  wire cordic_pe3_n_80;
  wire cordic_pe3_n_81;
  wire cordic_pe3_n_82;
  wire cordic_pe3_n_83;
  wire cordic_pe3_n_9;
  wire cordic_pe4_n_0;
  wire cordic_pe4_n_1;
  wire cordic_pe4_n_10;
  wire cordic_pe4_n_11;
  wire cordic_pe4_n_12;
  wire cordic_pe4_n_13;
  wire cordic_pe4_n_14;
  wire cordic_pe4_n_15;
  wire cordic_pe4_n_16;
  wire cordic_pe4_n_17;
  wire cordic_pe4_n_18;
  wire cordic_pe4_n_19;
  wire cordic_pe4_n_2;
  wire cordic_pe4_n_20;
  wire cordic_pe4_n_21;
  wire cordic_pe4_n_22;
  wire cordic_pe4_n_23;
  wire cordic_pe4_n_24;
  wire cordic_pe4_n_25;
  wire cordic_pe4_n_26;
  wire cordic_pe4_n_27;
  wire cordic_pe4_n_28;
  wire cordic_pe4_n_29;
  wire cordic_pe4_n_3;
  wire cordic_pe4_n_30;
  wire cordic_pe4_n_31;
  wire cordic_pe4_n_32;
  wire cordic_pe4_n_33;
  wire cordic_pe4_n_34;
  wire cordic_pe4_n_35;
  wire cordic_pe4_n_36;
  wire cordic_pe4_n_37;
  wire cordic_pe4_n_38;
  wire cordic_pe4_n_39;
  wire cordic_pe4_n_40;
  wire cordic_pe4_n_41;
  wire cordic_pe4_n_42;
  wire cordic_pe4_n_43;
  wire cordic_pe4_n_44;
  wire cordic_pe4_n_45;
  wire cordic_pe4_n_46;
  wire cordic_pe4_n_47;
  wire cordic_pe4_n_48;
  wire cordic_pe4_n_49;
  wire cordic_pe4_n_5;
  wire cordic_pe4_n_50;
  wire cordic_pe4_n_51;
  wire cordic_pe4_n_52;
  wire cordic_pe4_n_53;
  wire cordic_pe4_n_54;
  wire cordic_pe4_n_55;
  wire cordic_pe4_n_56;
  wire cordic_pe4_n_57;
  wire cordic_pe4_n_58;
  wire cordic_pe4_n_59;
  wire cordic_pe4_n_6;
  wire cordic_pe4_n_60;
  wire cordic_pe4_n_61;
  wire cordic_pe4_n_62;
  wire cordic_pe4_n_63;
  wire cordic_pe4_n_64;
  wire cordic_pe4_n_65;
  wire cordic_pe4_n_66;
  wire cordic_pe4_n_67;
  wire cordic_pe4_n_68;
  wire cordic_pe4_n_69;
  wire cordic_pe4_n_7;
  wire cordic_pe4_n_70;
  wire cordic_pe4_n_71;
  wire cordic_pe4_n_72;
  wire cordic_pe4_n_73;
  wire cordic_pe4_n_74;
  wire cordic_pe4_n_75;
  wire cordic_pe4_n_76;
  wire cordic_pe4_n_77;
  wire cordic_pe4_n_78;
  wire cordic_pe4_n_79;
  wire cordic_pe4_n_8;
  wire cordic_pe4_n_80;
  wire cordic_pe4_n_81;
  wire cordic_pe4_n_9;
  wire cordic_pe5_n_0;
  wire cordic_pe5_n_1;
  wire cordic_pe5_n_10;
  wire cordic_pe5_n_11;
  wire cordic_pe5_n_12;
  wire cordic_pe5_n_13;
  wire cordic_pe5_n_14;
  wire cordic_pe5_n_15;
  wire cordic_pe5_n_16;
  wire cordic_pe5_n_17;
  wire cordic_pe5_n_18;
  wire cordic_pe5_n_19;
  wire cordic_pe5_n_2;
  wire cordic_pe5_n_20;
  wire cordic_pe5_n_21;
  wire cordic_pe5_n_22;
  wire cordic_pe5_n_23;
  wire cordic_pe5_n_24;
  wire cordic_pe5_n_25;
  wire cordic_pe5_n_26;
  wire cordic_pe5_n_27;
  wire cordic_pe5_n_28;
  wire cordic_pe5_n_29;
  wire cordic_pe5_n_3;
  wire cordic_pe5_n_30;
  wire cordic_pe5_n_31;
  wire cordic_pe5_n_32;
  wire cordic_pe5_n_33;
  wire cordic_pe5_n_34;
  wire cordic_pe5_n_35;
  wire cordic_pe5_n_36;
  wire cordic_pe5_n_37;
  wire cordic_pe5_n_38;
  wire cordic_pe5_n_39;
  wire cordic_pe5_n_40;
  wire cordic_pe5_n_41;
  wire cordic_pe5_n_42;
  wire cordic_pe5_n_43;
  wire cordic_pe5_n_44;
  wire cordic_pe5_n_45;
  wire cordic_pe5_n_46;
  wire cordic_pe5_n_47;
  wire cordic_pe5_n_48;
  wire cordic_pe5_n_49;
  wire cordic_pe5_n_5;
  wire cordic_pe5_n_50;
  wire cordic_pe5_n_51;
  wire cordic_pe5_n_52;
  wire cordic_pe5_n_53;
  wire cordic_pe5_n_54;
  wire cordic_pe5_n_55;
  wire cordic_pe5_n_56;
  wire cordic_pe5_n_57;
  wire cordic_pe5_n_58;
  wire cordic_pe5_n_59;
  wire cordic_pe5_n_6;
  wire cordic_pe5_n_60;
  wire cordic_pe5_n_61;
  wire cordic_pe5_n_62;
  wire cordic_pe5_n_63;
  wire cordic_pe5_n_64;
  wire cordic_pe5_n_65;
  wire cordic_pe5_n_66;
  wire cordic_pe5_n_67;
  wire cordic_pe5_n_68;
  wire cordic_pe5_n_69;
  wire cordic_pe5_n_7;
  wire cordic_pe5_n_70;
  wire cordic_pe5_n_71;
  wire cordic_pe5_n_72;
  wire cordic_pe5_n_73;
  wire cordic_pe5_n_74;
  wire cordic_pe5_n_75;
  wire cordic_pe5_n_76;
  wire cordic_pe5_n_77;
  wire cordic_pe5_n_78;
  wire cordic_pe5_n_79;
  wire cordic_pe5_n_8;
  wire cordic_pe5_n_9;
  wire cordic_pe6_n_0;
  wire cordic_pe6_n_1;
  wire cordic_pe6_n_10;
  wire cordic_pe6_n_11;
  wire cordic_pe6_n_12;
  wire cordic_pe6_n_13;
  wire cordic_pe6_n_14;
  wire cordic_pe6_n_15;
  wire cordic_pe6_n_16;
  wire cordic_pe6_n_17;
  wire cordic_pe6_n_18;
  wire cordic_pe6_n_19;
  wire cordic_pe6_n_2;
  wire cordic_pe6_n_20;
  wire cordic_pe6_n_21;
  wire cordic_pe6_n_22;
  wire cordic_pe6_n_23;
  wire cordic_pe6_n_24;
  wire cordic_pe6_n_25;
  wire cordic_pe6_n_26;
  wire cordic_pe6_n_27;
  wire cordic_pe6_n_28;
  wire cordic_pe6_n_29;
  wire cordic_pe6_n_3;
  wire cordic_pe6_n_30;
  wire cordic_pe6_n_31;
  wire cordic_pe6_n_32;
  wire cordic_pe6_n_33;
  wire cordic_pe6_n_34;
  wire cordic_pe6_n_35;
  wire cordic_pe6_n_36;
  wire cordic_pe6_n_37;
  wire cordic_pe6_n_38;
  wire cordic_pe6_n_39;
  wire cordic_pe6_n_40;
  wire cordic_pe6_n_41;
  wire cordic_pe6_n_42;
  wire cordic_pe6_n_43;
  wire cordic_pe6_n_44;
  wire cordic_pe6_n_45;
  wire cordic_pe6_n_46;
  wire cordic_pe6_n_47;
  wire cordic_pe6_n_48;
  wire cordic_pe6_n_49;
  wire cordic_pe6_n_5;
  wire cordic_pe6_n_50;
  wire cordic_pe6_n_51;
  wire cordic_pe6_n_52;
  wire cordic_pe6_n_53;
  wire cordic_pe6_n_54;
  wire cordic_pe6_n_55;
  wire cordic_pe6_n_56;
  wire cordic_pe6_n_57;
  wire cordic_pe6_n_58;
  wire cordic_pe6_n_59;
  wire cordic_pe6_n_6;
  wire cordic_pe6_n_60;
  wire cordic_pe6_n_61;
  wire cordic_pe6_n_62;
  wire cordic_pe6_n_63;
  wire cordic_pe6_n_64;
  wire cordic_pe6_n_65;
  wire cordic_pe6_n_66;
  wire cordic_pe6_n_67;
  wire cordic_pe6_n_68;
  wire cordic_pe6_n_69;
  wire cordic_pe6_n_7;
  wire cordic_pe6_n_70;
  wire cordic_pe6_n_71;
  wire cordic_pe6_n_72;
  wire cordic_pe6_n_73;
  wire cordic_pe6_n_74;
  wire cordic_pe6_n_75;
  wire cordic_pe6_n_76;
  wire cordic_pe6_n_77;
  wire cordic_pe6_n_8;
  wire cordic_pe6_n_9;
  wire cordic_pe7_n_0;
  wire cordic_pe7_n_1;
  wire cordic_pe7_n_10;
  wire cordic_pe7_n_11;
  wire cordic_pe7_n_12;
  wire cordic_pe7_n_13;
  wire cordic_pe7_n_14;
  wire cordic_pe7_n_15;
  wire cordic_pe7_n_16;
  wire cordic_pe7_n_17;
  wire cordic_pe7_n_18;
  wire cordic_pe7_n_19;
  wire cordic_pe7_n_2;
  wire cordic_pe7_n_20;
  wire cordic_pe7_n_21;
  wire cordic_pe7_n_22;
  wire cordic_pe7_n_23;
  wire cordic_pe7_n_24;
  wire cordic_pe7_n_25;
  wire cordic_pe7_n_26;
  wire cordic_pe7_n_27;
  wire cordic_pe7_n_28;
  wire cordic_pe7_n_3;
  wire cordic_pe7_n_39;
  wire cordic_pe7_n_40;
  wire cordic_pe7_n_41;
  wire cordic_pe7_n_42;
  wire cordic_pe7_n_43;
  wire cordic_pe7_n_44;
  wire cordic_pe7_n_45;
  wire cordic_pe7_n_46;
  wire cordic_pe7_n_47;
  wire cordic_pe7_n_48;
  wire cordic_pe7_n_49;
  wire cordic_pe7_n_5;
  wire cordic_pe7_n_6;
  wire cordic_pe7_n_7;
  wire cordic_pe7_n_8;
  wire cordic_pe7_n_9;
  wire cordic_pe8_n_18;
  wire cordic_pe8_n_19;
  wire cordic_pe8_n_20;
  wire cordic_pe8_n_21;
  wire cordic_pe8_n_22;
  wire cordic_pe8_n_23;
  wire cordic_pe8_n_24;
  wire cordic_pe8_n_25;
  wire cordic_pe8_n_26;
  wire cordic_pe8_n_27;
  wire [17:0]d;
  wire [17:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [16:7]\op_mem_91_20_reg[0]_2 ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [16:0]\pipe_16_22_reg[0]_1 ;
  wire [17:0]q;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire \reg_array[17].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;

  complexphasedetector_0_complexphasedetector_cordic_pe1_x0 cordic_pe1
       (.DI({cordic_pe1_n_39,cordic_pe1_n_40,cordic_pe1_n_41,cordic_pe1_n_42}),
        .O({cordic_pe1_n_16,cordic_pe1_n_17,cordic_pe1_n_18,cordic_pe1_n_19}),
        .S(S),
        .addsub1_s_net_x3(addsub1_s_net_x3),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11] ({cordic_pe1_n_25,cordic_pe1_n_26,cordic_pe1_n_27,cordic_pe1_n_28}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe1_n_51,cordic_pe1_n_52,cordic_pe1_n_53,cordic_pe1_n_54}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe1_n_55,cordic_pe1_n_56,cordic_pe1_n_57,cordic_pe1_n_58}),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe2_n_78,cordic_pe2_n_79,cordic_pe2_n_80,cordic_pe2_n_81}),
        .\op_mem_91_20_reg[0][15] (a),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe1_n_29,cordic_pe1_n_30,cordic_pe1_n_31,cordic_pe1_n_32}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe1_n_59,cordic_pe1_n_60,cordic_pe1_n_61,cordic_pe1_n_62}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe1_n_63,cordic_pe1_n_64,cordic_pe1_n_65,cordic_pe1_n_66}),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe2_n_82,cordic_pe2_n_83,cordic_pe2_n_84,cordic_pe2_n_85}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe1_n_33,cordic_pe1_n_34}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe1_n_67,cordic_pe1_n_68}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe1_n_69),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][3] ({cordic_pe1_n_35,cordic_pe1_n_36,cordic_pe1_n_37,cordic_pe1_n_38}),
        .\op_mem_91_20_reg[0][3]_0 (cordic_pe1_n_70),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe2_n_70,cordic_pe2_n_71,cordic_pe2_n_72,cordic_pe2_n_73}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe1_n_21,cordic_pe1_n_22,cordic_pe1_n_23,cordic_pe1_n_24}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe1_n_43,cordic_pe1_n_44,cordic_pe1_n_45,cordic_pe1_n_46}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe1_n_47,cordic_pe1_n_48,cordic_pe1_n_49,cordic_pe1_n_50}),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe2_n_74,cordic_pe2_n_75,cordic_pe2_n_76,cordic_pe2_n_77}),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0]_1 (\pipe_16_22_reg[0]_1 ),
        .q(q),
        .\reg_array[11].fde_used.u2 (\reg_array[11].fde_used.u2 ),
        .\reg_array[15].fde_used.u2 (\reg_array[15].fde_used.u2 ),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ),
        .\reg_array[7].fde_used.u2 (\reg_array[7].fde_used.u2 ));
  complexphasedetector_0_complexphasedetector_cordic_pe2_x0 cordic_pe2
       (.DI({cordic_pe1_n_39,cordic_pe1_n_40,cordic_pe1_n_41,cordic_pe1_n_42}),
        .O({cordic_pe2_n_0,cordic_pe2_n_1,cordic_pe2_n_2,cordic_pe2_n_3}),
        .S({cordic_pe3_n_69,cordic_pe3_n_70,cordic_pe3_n_71,cordic_pe3_n_72}),
        .addsub1_s_net_x2(addsub1_s_net_x2),
        .addsub1_s_net_x3(addsub1_s_net_x3),
        .clk(clk),
        .\op_mem_91_20_reg[0][11] ({cordic_pe2_n_17,cordic_pe2_n_18,cordic_pe2_n_19,cordic_pe2_n_20}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe2_n_21,cordic_pe2_n_22,cordic_pe2_n_23,cordic_pe2_n_24}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe2_n_50,cordic_pe2_n_51,cordic_pe2_n_52,cordic_pe2_n_53}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe2_n_54,cordic_pe2_n_55,cordic_pe2_n_56,cordic_pe2_n_57}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe2_n_78,cordic_pe2_n_79,cordic_pe2_n_80,cordic_pe2_n_81}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe1_n_55,cordic_pe1_n_56,cordic_pe1_n_57,cordic_pe1_n_58}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe1_n_51,cordic_pe1_n_52,cordic_pe1_n_53,cordic_pe1_n_54}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe3_n_77,cordic_pe3_n_78,cordic_pe3_n_79,cordic_pe3_n_80}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe1_n_25,cordic_pe1_n_26,cordic_pe1_n_27,cordic_pe1_n_28}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe3_n_81,cordic_pe3_n_82,cordic_pe3_n_83}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe2_n_25,cordic_pe2_n_26,cordic_pe2_n_27,cordic_pe2_n_28}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe2_n_29,cordic_pe2_n_30,cordic_pe2_n_31}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe2_n_58,cordic_pe2_n_59,cordic_pe2_n_60,cordic_pe2_n_61}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe2_n_62,cordic_pe2_n_63,cordic_pe2_n_64,cordic_pe2_n_65}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe2_n_82,cordic_pe2_n_83,cordic_pe2_n_84,cordic_pe2_n_85}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe1_n_63,cordic_pe1_n_64,cordic_pe1_n_65,cordic_pe1_n_66}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe1_n_59,cordic_pe1_n_60,cordic_pe1_n_61,cordic_pe1_n_62}),
        .\op_mem_91_20_reg[0][15]_6 ({cordic_pe1_n_29,cordic_pe1_n_30,cordic_pe1_n_31,cordic_pe1_n_32}),
        .\op_mem_91_20_reg[0][15]_7 (a),
        .\op_mem_91_20_reg[0][16] (cordic_pe1_n_69),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe1_n_33,cordic_pe1_n_34}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe2_n_32,cordic_pe2_n_33}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe2_n_66,cordic_pe2_n_67}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe2_n_68),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe1_n_70),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe1_n_67,cordic_pe1_n_68}),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe1_n_16,cordic_pe1_n_17,cordic_pe1_n_18,cordic_pe1_n_19}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe2_n_5,cordic_pe2_n_6,cordic_pe2_n_7,cordic_pe2_n_8}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe2_n_34,cordic_pe2_n_35,cordic_pe2_n_36,cordic_pe2_n_37}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe2_n_38,cordic_pe2_n_39,cordic_pe2_n_40,cordic_pe2_n_41}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe2_n_69),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe2_n_70,cordic_pe2_n_71,cordic_pe2_n_72,cordic_pe2_n_73}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe1_n_35,cordic_pe1_n_36,cordic_pe1_n_37,cordic_pe1_n_38}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe2_n_9,cordic_pe2_n_10,cordic_pe2_n_11,cordic_pe2_n_12}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe2_n_13,cordic_pe2_n_14,cordic_pe2_n_15,cordic_pe2_n_16}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe2_n_42,cordic_pe2_n_43,cordic_pe2_n_44,cordic_pe2_n_45}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe2_n_46,cordic_pe2_n_47,cordic_pe2_n_48,cordic_pe2_n_49}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe2_n_74,cordic_pe2_n_75,cordic_pe2_n_76,cordic_pe2_n_77}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe1_n_47,cordic_pe1_n_48,cordic_pe1_n_49,cordic_pe1_n_50}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe1_n_43,cordic_pe1_n_44,cordic_pe1_n_45,cordic_pe1_n_46}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe3_n_73,cordic_pe3_n_74,cordic_pe3_n_75,cordic_pe3_n_76}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe1_n_21,cordic_pe1_n_22,cordic_pe1_n_23,cordic_pe1_n_24}));
  complexphasedetector_0_complexphasedetector_cordic_pe3_x0 cordic_pe3
       (.DI({cordic_pe3_n_5,cordic_pe3_n_6,cordic_pe3_n_7,cordic_pe3_n_8}),
        .O({cordic_pe3_n_0,cordic_pe3_n_1,cordic_pe3_n_2,cordic_pe3_n_3}),
        .S({cordic_pe4_n_68,cordic_pe4_n_69,cordic_pe4_n_70,cordic_pe4_n_71}),
        .addsub1_s_net_x1(addsub1_s_net_x1),
        .addsub1_s_net_x2(addsub1_s_net_x2),
        .clk(clk),
        .\op_mem_91_20_reg[0][11] ({cordic_pe3_n_17,cordic_pe3_n_18,cordic_pe3_n_19,cordic_pe3_n_20}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe3_n_21,cordic_pe3_n_22,cordic_pe3_n_23,cordic_pe3_n_24}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe3_n_49,cordic_pe3_n_50,cordic_pe3_n_51,cordic_pe3_n_52}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe3_n_53,cordic_pe3_n_54,cordic_pe3_n_55,cordic_pe3_n_56}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe3_n_77,cordic_pe3_n_78,cordic_pe3_n_79,cordic_pe3_n_80}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe2_n_54,cordic_pe2_n_55,cordic_pe2_n_56,cordic_pe2_n_57}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe2_n_50,cordic_pe2_n_51,cordic_pe2_n_52,cordic_pe2_n_53}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe4_n_76,cordic_pe4_n_77,cordic_pe4_n_78,cordic_pe4_n_79}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe2_n_17,cordic_pe2_n_18,cordic_pe2_n_19,cordic_pe2_n_20}),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe2_n_21,cordic_pe2_n_22,cordic_pe2_n_23,cordic_pe2_n_24}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe4_n_80,cordic_pe4_n_81}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe2_n_29,cordic_pe2_n_30,cordic_pe2_n_31}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe3_n_25,cordic_pe3_n_26,cordic_pe3_n_27,cordic_pe3_n_28}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe3_n_29,cordic_pe3_n_30}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe3_n_57,cordic_pe3_n_58,cordic_pe3_n_59,cordic_pe3_n_60}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe3_n_61,cordic_pe3_n_62,cordic_pe3_n_63,cordic_pe3_n_64}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe3_n_81,cordic_pe3_n_82,cordic_pe3_n_83}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe2_n_62,cordic_pe2_n_63,cordic_pe2_n_64,cordic_pe2_n_65}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe2_n_58,cordic_pe2_n_59,cordic_pe2_n_60,cordic_pe2_n_61}),
        .\op_mem_91_20_reg[0][15]_6 ({cordic_pe2_n_25,cordic_pe2_n_26,cordic_pe2_n_27,cordic_pe2_n_28}),
        .\op_mem_91_20_reg[0][16] (cordic_pe2_n_68),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe2_n_32,cordic_pe2_n_33}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe3_n_31,cordic_pe3_n_32}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe3_n_65,cordic_pe3_n_66}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe3_n_67),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe2_n_69),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe2_n_66,cordic_pe2_n_67}),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe2_n_0,cordic_pe2_n_1,cordic_pe2_n_2,cordic_pe2_n_3}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe3_n_33,cordic_pe3_n_34,cordic_pe3_n_35,cordic_pe3_n_36}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe3_n_37,cordic_pe3_n_38,cordic_pe3_n_39,cordic_pe3_n_40}),
        .\op_mem_91_20_reg[0][3]_1 (cordic_pe3_n_68),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe3_n_69,cordic_pe3_n_70,cordic_pe3_n_71,cordic_pe3_n_72}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe2_n_38,cordic_pe2_n_39,cordic_pe2_n_40,cordic_pe2_n_41}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe2_n_34,cordic_pe2_n_35,cordic_pe2_n_36,cordic_pe2_n_37}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe2_n_5,cordic_pe2_n_6,cordic_pe2_n_7,cordic_pe2_n_8}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe3_n_9,cordic_pe3_n_10,cordic_pe3_n_11,cordic_pe3_n_12}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe3_n_13,cordic_pe3_n_14,cordic_pe3_n_15,cordic_pe3_n_16}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe3_n_41,cordic_pe3_n_42,cordic_pe3_n_43,cordic_pe3_n_44}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe3_n_45,cordic_pe3_n_46,cordic_pe3_n_47,cordic_pe3_n_48}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe3_n_73,cordic_pe3_n_74,cordic_pe3_n_75,cordic_pe3_n_76}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe2_n_46,cordic_pe2_n_47,cordic_pe2_n_48,cordic_pe2_n_49}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe2_n_42,cordic_pe2_n_43,cordic_pe2_n_44,cordic_pe2_n_45}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe4_n_72,cordic_pe4_n_73,cordic_pe4_n_74,cordic_pe4_n_75}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe2_n_9,cordic_pe2_n_10,cordic_pe2_n_11,cordic_pe2_n_12}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe2_n_13,cordic_pe2_n_14,cordic_pe2_n_15,cordic_pe2_n_16}));
  complexphasedetector_0_complexphasedetector_cordic_pe4_x0 cordic_pe4
       (.DI({cordic_pe4_n_5,cordic_pe4_n_6,cordic_pe4_n_7,cordic_pe4_n_8}),
        .O({cordic_pe4_n_0,cordic_pe4_n_1,cordic_pe4_n_2,cordic_pe4_n_3}),
        .S({cordic_pe5_n_67,cordic_pe5_n_68,cordic_pe5_n_69,cordic_pe5_n_70}),
        .addsub1_s_net_x0(addsub1_s_net_x0),
        .addsub1_s_net_x1(addsub1_s_net_x1),
        .clk(clk),
        .\op_mem_91_20_reg[0][11] ({cordic_pe4_n_17,cordic_pe4_n_18,cordic_pe4_n_19,cordic_pe4_n_20}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe4_n_21,cordic_pe4_n_22,cordic_pe4_n_23,cordic_pe4_n_24}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe4_n_48,cordic_pe4_n_49,cordic_pe4_n_50,cordic_pe4_n_51}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe4_n_52,cordic_pe4_n_53,cordic_pe4_n_54,cordic_pe4_n_55}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe4_n_76,cordic_pe4_n_77,cordic_pe4_n_78,cordic_pe4_n_79}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe3_n_53,cordic_pe3_n_54,cordic_pe3_n_55,cordic_pe3_n_56}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe3_n_49,cordic_pe3_n_50,cordic_pe3_n_51,cordic_pe3_n_52}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe5_n_75,cordic_pe5_n_76,cordic_pe5_n_77,cordic_pe5_n_78}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe3_n_17,cordic_pe3_n_18,cordic_pe3_n_19,cordic_pe3_n_20}),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe3_n_21,cordic_pe3_n_22,cordic_pe3_n_23,cordic_pe3_n_24}),
        .\op_mem_91_20_reg[0][12] (cordic_pe5_n_79),
        .\op_mem_91_20_reg[0][13] ({cordic_pe3_n_29,cordic_pe3_n_30}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe4_n_25,cordic_pe4_n_26,cordic_pe4_n_27,cordic_pe4_n_28}),
        .\op_mem_91_20_reg[0][15]_0 (cordic_pe4_n_29),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe4_n_56,cordic_pe4_n_57,cordic_pe4_n_58,cordic_pe4_n_59}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe4_n_60,cordic_pe4_n_61,cordic_pe4_n_62,cordic_pe4_n_63}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe4_n_80,cordic_pe4_n_81}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe3_n_61,cordic_pe3_n_62,cordic_pe3_n_63,cordic_pe3_n_64}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe3_n_57,cordic_pe3_n_58,cordic_pe3_n_59,cordic_pe3_n_60}),
        .\op_mem_91_20_reg[0][15]_6 ({cordic_pe3_n_25,cordic_pe3_n_26,cordic_pe3_n_27,cordic_pe3_n_28}),
        .\op_mem_91_20_reg[0][16] (cordic_pe3_n_67),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe3_n_31,cordic_pe3_n_32}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe4_n_30,cordic_pe4_n_31}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe4_n_64,cordic_pe4_n_65}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe4_n_66),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe3_n_68),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe3_n_65,cordic_pe3_n_66}),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe3_n_0,cordic_pe3_n_1,cordic_pe3_n_2,cordic_pe3_n_3}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe4_n_32,cordic_pe4_n_33,cordic_pe4_n_34,cordic_pe4_n_35}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe4_n_36,cordic_pe4_n_37,cordic_pe4_n_38,cordic_pe4_n_39}),
        .\op_mem_91_20_reg[0][3]_1 (cordic_pe4_n_67),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe4_n_68,cordic_pe4_n_69,cordic_pe4_n_70,cordic_pe4_n_71}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe3_n_37,cordic_pe3_n_38,cordic_pe3_n_39,cordic_pe3_n_40}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe3_n_33,cordic_pe3_n_34,cordic_pe3_n_35,cordic_pe3_n_36}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe3_n_5,cordic_pe3_n_6,cordic_pe3_n_7,cordic_pe3_n_8}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe4_n_9,cordic_pe4_n_10,cordic_pe4_n_11,cordic_pe4_n_12}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe4_n_13,cordic_pe4_n_14,cordic_pe4_n_15,cordic_pe4_n_16}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe4_n_40,cordic_pe4_n_41,cordic_pe4_n_42,cordic_pe4_n_43}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe4_n_44,cordic_pe4_n_45,cordic_pe4_n_46,cordic_pe4_n_47}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe4_n_72,cordic_pe4_n_73,cordic_pe4_n_74,cordic_pe4_n_75}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe3_n_45,cordic_pe3_n_46,cordic_pe3_n_47,cordic_pe3_n_48}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe3_n_41,cordic_pe3_n_42,cordic_pe3_n_43,cordic_pe3_n_44}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe5_n_71,cordic_pe5_n_72,cordic_pe5_n_73,cordic_pe5_n_74}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe3_n_9,cordic_pe3_n_10,cordic_pe3_n_11,cordic_pe3_n_12}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe3_n_13,cordic_pe3_n_14,cordic_pe3_n_15,cordic_pe3_n_16}));
  complexphasedetector_0_complexphasedetector_cordic_pe5_x0 cordic_pe5
       (.DI({cordic_pe5_n_5,cordic_pe5_n_6,cordic_pe5_n_7,cordic_pe5_n_8}),
        .O({cordic_pe5_n_0,cordic_pe5_n_1,cordic_pe5_n_2,cordic_pe5_n_3}),
        .S({cordic_pe6_n_66,cordic_pe6_n_67,cordic_pe6_n_68,cordic_pe6_n_69}),
        .addsub1_s_net_x0(addsub1_s_net_x0),
        .addsub1_s_net_x5(addsub1_s_net_x5),
        .clk(clk),
        .\op_mem_91_20_reg[0][11] ({cordic_pe5_n_17,cordic_pe5_n_18,cordic_pe5_n_19,cordic_pe5_n_20}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe5_n_21,cordic_pe5_n_22,cordic_pe5_n_23,cordic_pe5_n_24}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe5_n_47,cordic_pe5_n_48,cordic_pe5_n_49,cordic_pe5_n_50}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe5_n_51,cordic_pe5_n_52,cordic_pe5_n_53,cordic_pe5_n_54}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe5_n_75,cordic_pe5_n_76,cordic_pe5_n_77,cordic_pe5_n_78}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe4_n_52,cordic_pe4_n_53,cordic_pe4_n_54,cordic_pe4_n_55}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe4_n_48,cordic_pe4_n_49,cordic_pe4_n_50,cordic_pe4_n_51}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe6_n_74,cordic_pe6_n_75,cordic_pe6_n_76,cordic_pe6_n_77}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe4_n_17,cordic_pe4_n_18,cordic_pe4_n_19,cordic_pe4_n_20}),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe4_n_21,cordic_pe4_n_22,cordic_pe4_n_23,cordic_pe4_n_24}),
        .\op_mem_91_20_reg[0][12] (cordic_pe4_n_29),
        .\op_mem_91_20_reg[0][15] ({cordic_pe5_n_25,cordic_pe5_n_26,cordic_pe5_n_27,cordic_pe5_n_28}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe5_n_55,cordic_pe5_n_56,cordic_pe5_n_57,cordic_pe5_n_58}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe5_n_59,cordic_pe5_n_60,cordic_pe5_n_61,cordic_pe5_n_62}),
        .\op_mem_91_20_reg[0][15]_2 (cordic_pe5_n_79),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe4_n_60,cordic_pe4_n_61,cordic_pe4_n_62,cordic_pe4_n_63}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe4_n_56,cordic_pe4_n_57,cordic_pe4_n_58,cordic_pe4_n_59}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe4_n_25,cordic_pe4_n_26,cordic_pe4_n_27,cordic_pe4_n_28}),
        .\op_mem_91_20_reg[0][16] (cordic_pe4_n_66),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe4_n_30,cordic_pe4_n_31}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe5_n_29,cordic_pe5_n_30}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe5_n_63,cordic_pe5_n_64}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe5_n_65),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe4_n_67),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe4_n_64,cordic_pe4_n_65}),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe4_n_0,cordic_pe4_n_1,cordic_pe4_n_2,cordic_pe4_n_3}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe5_n_31,cordic_pe5_n_32,cordic_pe5_n_33,cordic_pe5_n_34}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe5_n_35,cordic_pe5_n_36,cordic_pe5_n_37,cordic_pe5_n_38}),
        .\op_mem_91_20_reg[0][3]_1 (cordic_pe5_n_66),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe5_n_67,cordic_pe5_n_68,cordic_pe5_n_69,cordic_pe5_n_70}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe4_n_36,cordic_pe4_n_37,cordic_pe4_n_38,cordic_pe4_n_39}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe4_n_32,cordic_pe4_n_33,cordic_pe4_n_34,cordic_pe4_n_35}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe4_n_5,cordic_pe4_n_6,cordic_pe4_n_7,cordic_pe4_n_8}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe5_n_9,cordic_pe5_n_10,cordic_pe5_n_11,cordic_pe5_n_12}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe5_n_13,cordic_pe5_n_14,cordic_pe5_n_15,cordic_pe5_n_16}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe5_n_39,cordic_pe5_n_40,cordic_pe5_n_41,cordic_pe5_n_42}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe5_n_43,cordic_pe5_n_44,cordic_pe5_n_45,cordic_pe5_n_46}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe5_n_71,cordic_pe5_n_72,cordic_pe5_n_73,cordic_pe5_n_74}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe4_n_44,cordic_pe4_n_45,cordic_pe4_n_46,cordic_pe4_n_47}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe4_n_40,cordic_pe4_n_41,cordic_pe4_n_42,cordic_pe4_n_43}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe6_n_70,cordic_pe6_n_71,cordic_pe6_n_72,cordic_pe6_n_73}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe4_n_9,cordic_pe4_n_10,cordic_pe4_n_11,cordic_pe4_n_12}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe4_n_13,cordic_pe4_n_14,cordic_pe4_n_15,cordic_pe4_n_16}));
  complexphasedetector_0_complexphasedetector_cordic_pe6_x0 cordic_pe6
       (.DI({cordic_pe6_n_5,cordic_pe6_n_6,cordic_pe6_n_7,cordic_pe6_n_8}),
        .O({cordic_pe6_n_0,cordic_pe6_n_1,cordic_pe6_n_2,cordic_pe6_n_3}),
        .S({cordic_pe7_n_39,cordic_pe7_n_40,cordic_pe7_n_41,cordic_pe7_n_42}),
        .addsub1_s_net_x4(addsub1_s_net_x4),
        .addsub1_s_net_x5(addsub1_s_net_x5),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] ({cordic_pe7_n_47,cordic_pe7_n_48,cordic_pe7_n_49}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe6_n_17,cordic_pe6_n_18,cordic_pe6_n_19,cordic_pe6_n_20}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe6_n_21,cordic_pe6_n_22,cordic_pe6_n_23}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe6_n_46,cordic_pe6_n_47,cordic_pe6_n_48,cordic_pe6_n_49}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe6_n_50,cordic_pe6_n_51,cordic_pe6_n_52,cordic_pe6_n_53}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe6_n_74,cordic_pe6_n_75,cordic_pe6_n_76,cordic_pe6_n_77}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe5_n_51,cordic_pe5_n_52,cordic_pe5_n_53,cordic_pe5_n_54}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe5_n_47,cordic_pe5_n_48,cordic_pe5_n_49,cordic_pe5_n_50}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe5_n_17,cordic_pe5_n_18,cordic_pe5_n_19,cordic_pe5_n_20}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe5_n_21,cordic_pe5_n_22,cordic_pe5_n_23,cordic_pe5_n_24}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe6_n_24,cordic_pe6_n_25,cordic_pe6_n_26,cordic_pe6_n_27}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe6_n_54,cordic_pe6_n_55,cordic_pe6_n_56,cordic_pe6_n_57}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe6_n_58,cordic_pe6_n_59,cordic_pe6_n_60,cordic_pe6_n_61}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe5_n_59,cordic_pe5_n_60,cordic_pe5_n_61,cordic_pe5_n_62}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe5_n_55,cordic_pe5_n_56,cordic_pe5_n_57,cordic_pe5_n_58}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe5_n_25,cordic_pe5_n_26,cordic_pe5_n_27,cordic_pe5_n_28}),
        .\op_mem_91_20_reg[0][16] (cordic_pe5_n_65),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe5_n_29,cordic_pe5_n_30}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe6_n_28,cordic_pe6_n_29}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe6_n_62,cordic_pe6_n_63}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe6_n_64),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe5_n_66),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe5_n_63,cordic_pe5_n_64}),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe5_n_0,cordic_pe5_n_1,cordic_pe5_n_2,cordic_pe5_n_3}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe6_n_66,cordic_pe6_n_67,cordic_pe6_n_68,cordic_pe6_n_69}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe5_n_35,cordic_pe5_n_36,cordic_pe5_n_37,cordic_pe5_n_38}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe5_n_31,cordic_pe5_n_32,cordic_pe5_n_33,cordic_pe5_n_34}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe5_n_5,cordic_pe5_n_6,cordic_pe5_n_7,cordic_pe5_n_8}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe6_n_9,cordic_pe6_n_10,cordic_pe6_n_11,cordic_pe6_n_12}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe6_n_13,cordic_pe6_n_14,cordic_pe6_n_15,cordic_pe6_n_16}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe6_n_30,cordic_pe6_n_31,cordic_pe6_n_32,cordic_pe6_n_33}),
        .\op_mem_91_20_reg[0][7]_10 ({cordic_pe5_n_9,cordic_pe5_n_10,cordic_pe5_n_11,cordic_pe5_n_12}),
        .\op_mem_91_20_reg[0][7]_11 ({cordic_pe5_n_13,cordic_pe5_n_14,cordic_pe5_n_15,cordic_pe5_n_16}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe6_n_34,cordic_pe6_n_35,cordic_pe6_n_36,cordic_pe6_n_37}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe6_n_38,cordic_pe6_n_39,cordic_pe6_n_40,cordic_pe6_n_41}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe6_n_42,cordic_pe6_n_43,cordic_pe6_n_44,cordic_pe6_n_45}),
        .\op_mem_91_20_reg[0][7]_5 (cordic_pe6_n_65),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe6_n_70,cordic_pe6_n_71,cordic_pe6_n_72,cordic_pe6_n_73}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe5_n_43,cordic_pe5_n_44,cordic_pe5_n_45,cordic_pe5_n_46}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe5_n_39,cordic_pe5_n_40,cordic_pe5_n_41,cordic_pe5_n_42}),
        .\op_mem_91_20_reg[0][7]_9 ({cordic_pe7_n_43,cordic_pe7_n_44,cordic_pe7_n_45,cordic_pe7_n_46}));
  complexphasedetector_0_complexphasedetector_cordic_pe7_x0 cordic_pe7
       (.DI({cordic_pe7_n_5,cordic_pe7_n_6,cordic_pe7_n_7,cordic_pe7_n_8}),
        .O({cordic_pe7_n_0,cordic_pe7_n_1,cordic_pe7_n_2,cordic_pe7_n_3}),
        .S({cordic_pe8_n_18,cordic_pe8_n_19,cordic_pe8_n_20,cordic_pe8_n_21}),
        .addsub1_s_net_x4(addsub1_s_net_x4),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] ({cordic_pe6_n_21,cordic_pe6_n_22,cordic_pe6_n_23}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe7_n_17,cordic_pe7_n_18,cordic_pe7_n_19,cordic_pe7_n_20}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe7_n_21,cordic_pe7_n_22}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe7_n_47,cordic_pe7_n_48,cordic_pe7_n_49}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe6_n_50,cordic_pe6_n_51,cordic_pe6_n_52,cordic_pe6_n_53}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe6_n_46,cordic_pe6_n_47,cordic_pe6_n_48,cordic_pe6_n_49}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe6_n_17,cordic_pe6_n_18,cordic_pe6_n_19,cordic_pe6_n_20}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe7_n_23,cordic_pe7_n_24,cordic_pe7_n_25,cordic_pe7_n_26}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe6_n_58,cordic_pe6_n_59,cordic_pe6_n_60,cordic_pe6_n_61}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe6_n_54,cordic_pe6_n_55,cordic_pe6_n_56,cordic_pe6_n_57}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe6_n_24,cordic_pe6_n_25,cordic_pe6_n_26,cordic_pe6_n_27}),
        .\op_mem_91_20_reg[0][16] (cordic_pe6_n_64),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe6_n_28,cordic_pe6_n_29}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe7_n_27,cordic_pe7_n_28}),
        .\op_mem_91_20_reg[0][17]_0 (cordic_pe6_n_65),
        .\op_mem_91_20_reg[0][17]_1 ({cordic_pe6_n_62,cordic_pe6_n_63}),
        .\op_mem_91_20_reg[0][17]_2 ({cordic_pe6_n_0,cordic_pe6_n_1,cordic_pe6_n_2,cordic_pe6_n_3}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe7_n_39,cordic_pe7_n_40,cordic_pe7_n_41,cordic_pe7_n_42}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe6_n_34,cordic_pe6_n_35,cordic_pe6_n_36,cordic_pe6_n_37}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe6_n_30,cordic_pe6_n_31,cordic_pe6_n_32,cordic_pe6_n_33}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe6_n_5,cordic_pe6_n_6,cordic_pe6_n_7,cordic_pe6_n_8}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe7_n_9,cordic_pe7_n_10,cordic_pe7_n_11,cordic_pe7_n_12}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe7_n_13,cordic_pe7_n_14,cordic_pe7_n_15,cordic_pe7_n_16}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe7_n_43,cordic_pe7_n_44,cordic_pe7_n_45,cordic_pe7_n_46}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe6_n_42,cordic_pe6_n_43,cordic_pe6_n_44,cordic_pe6_n_45}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe6_n_38,cordic_pe6_n_39,cordic_pe6_n_40,cordic_pe6_n_41}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe8_n_22,cordic_pe8_n_23,cordic_pe8_n_24,cordic_pe8_n_25}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe6_n_9,cordic_pe6_n_10,cordic_pe6_n_11,cordic_pe6_n_12}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe6_n_13,cordic_pe6_n_14,cordic_pe6_n_15,cordic_pe6_n_16}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe8_n_26,cordic_pe8_n_27}),
        .\op_mem_91_20_reg[0]_2 (\op_mem_91_20_reg[0]_2 ));
  complexphasedetector_0_complexphasedetector_cordic_pe8_x0 cordic_pe8
       (.DI({cordic_pe7_n_5,cordic_pe7_n_6,cordic_pe7_n_7,cordic_pe7_n_8}),
        .O({cordic_pe7_n_0,cordic_pe7_n_1,cordic_pe7_n_2,cordic_pe7_n_3}),
        .S({cordic_pe8_n_18,cordic_pe8_n_19,cordic_pe8_n_20,cordic_pe8_n_21}),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][11] ({cordic_pe8_n_26,cordic_pe8_n_27}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe7_n_17,cordic_pe7_n_18,cordic_pe7_n_19,cordic_pe7_n_20}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe7_n_23,cordic_pe7_n_24,cordic_pe7_n_25,cordic_pe7_n_26}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe7_n_27,cordic_pe7_n_28}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe8_n_22,cordic_pe8_n_23,cordic_pe8_n_24,cordic_pe8_n_25}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe7_n_9,cordic_pe7_n_10,cordic_pe7_n_11,cordic_pe7_n_12}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe7_n_13,cordic_pe7_n_14,cordic_pe7_n_15,cordic_pe7_n_16}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe7_n_21,cordic_pe7_n_22}),
        .\op_mem_91_20_reg[0]_2 (\op_mem_91_20_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_fine_angle_pe_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_fine_angle_pe_x1
   (b,
    \pipe_16_22_reg[0][8] ,
    DI,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][16] ,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][12]_0 ,
    d,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    clk,
    inverter_op_net,
    q,
    S,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \pipe_16_22_reg[0][17]_0 ,
    \reg_array[0].fde_used.u2 ,
    internal_s_69_5_addsub,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16]_0 );
  output [17:0]b;
  output [3:0]\pipe_16_22_reg[0][8] ;
  output [1:0]DI;
  output [2:0]\pipe_16_22_reg[0][12] ;
  output [2:0]\pipe_16_22_reg[0][16] ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  output [1:0]\pipe_16_22_reg[0][12]_0 ;
  output [17:0]d;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  input clk;
  input inverter_op_net;
  input [17:0]q;
  input [3:0]S;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [1:0]\pipe_16_22_reg[0][17]_0 ;
  input [0:0]\reg_array[0].fde_used.u2 ;
  input [17:0]internal_s_69_5_addsub;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [0:0]\pipe_16_22_reg[0][16]_0 ;

  wire [1:0]DI;
  wire [3:0]S;
  wire [15:0]a;
  wire [17:17]addsub1_s_net;
  wire [17:17]addsub1_s_net_x0;
  wire [17:17]addsub1_s_net_x1;
  wire [17:17]addsub1_s_net_x2;
  wire [17:17]addsub1_s_net_x3;
  wire [17:17]addsub1_s_net_x5;
  wire [17:17]addsub1_s_net_x6;
  wire [17:17]addsub1_s_net_x7;
  wire [17:17]addsub1_s_net_x8;
  wire [17:0]b;
  wire clk;
  wire cordic_pe10_n_51;
  wire cordic_pe10_n_52;
  wire cordic_pe10_n_53;
  wire cordic_pe10_n_54;
  wire cordic_pe10_n_55;
  wire cordic_pe10_n_56;
  wire cordic_pe10_n_57;
  wire cordic_pe10_n_58;
  wire cordic_pe1_n_0;
  wire cordic_pe1_n_1;
  wire cordic_pe1_n_10;
  wire cordic_pe1_n_11;
  wire cordic_pe1_n_2;
  wire cordic_pe1_n_28;
  wire cordic_pe1_n_29;
  wire cordic_pe1_n_3;
  wire cordic_pe1_n_30;
  wire cordic_pe1_n_31;
  wire cordic_pe1_n_32;
  wire cordic_pe1_n_33;
  wire cordic_pe1_n_34;
  wire cordic_pe1_n_35;
  wire cordic_pe1_n_36;
  wire cordic_pe1_n_37;
  wire cordic_pe1_n_38;
  wire cordic_pe1_n_39;
  wire cordic_pe1_n_4;
  wire cordic_pe1_n_40;
  wire cordic_pe1_n_41;
  wire cordic_pe1_n_42;
  wire cordic_pe1_n_43;
  wire cordic_pe1_n_44;
  wire cordic_pe1_n_45;
  wire cordic_pe1_n_46;
  wire cordic_pe1_n_47;
  wire cordic_pe1_n_48;
  wire cordic_pe1_n_49;
  wire cordic_pe1_n_5;
  wire cordic_pe1_n_50;
  wire cordic_pe1_n_51;
  wire cordic_pe1_n_52;
  wire cordic_pe1_n_53;
  wire cordic_pe1_n_54;
  wire cordic_pe1_n_55;
  wire cordic_pe1_n_56;
  wire cordic_pe1_n_57;
  wire cordic_pe1_n_58;
  wire cordic_pe1_n_59;
  wire cordic_pe1_n_6;
  wire cordic_pe1_n_60;
  wire cordic_pe1_n_61;
  wire cordic_pe1_n_62;
  wire cordic_pe1_n_63;
  wire cordic_pe1_n_64;
  wire cordic_pe1_n_65;
  wire cordic_pe1_n_66;
  wire cordic_pe1_n_67;
  wire cordic_pe1_n_68;
  wire cordic_pe1_n_69;
  wire cordic_pe1_n_7;
  wire cordic_pe1_n_70;
  wire cordic_pe1_n_71;
  wire cordic_pe1_n_72;
  wire cordic_pe1_n_73;
  wire cordic_pe1_n_74;
  wire cordic_pe1_n_75;
  wire cordic_pe1_n_76;
  wire cordic_pe1_n_77;
  wire cordic_pe1_n_78;
  wire cordic_pe1_n_79;
  wire cordic_pe1_n_80;
  wire cordic_pe1_n_81;
  wire cordic_pe1_n_82;
  wire cordic_pe1_n_83;
  wire cordic_pe1_n_84;
  wire cordic_pe1_n_85;
  wire cordic_pe1_n_86;
  wire cordic_pe1_n_87;
  wire cordic_pe1_n_88;
  wire cordic_pe1_n_89;
  wire cordic_pe1_n_9;
  wire cordic_pe2_n_0;
  wire cordic_pe2_n_1;
  wire cordic_pe2_n_10;
  wire cordic_pe2_n_100;
  wire cordic_pe2_n_101;
  wire cordic_pe2_n_102;
  wire cordic_pe2_n_103;
  wire cordic_pe2_n_104;
  wire cordic_pe2_n_105;
  wire cordic_pe2_n_106;
  wire cordic_pe2_n_107;
  wire cordic_pe2_n_108;
  wire cordic_pe2_n_109;
  wire cordic_pe2_n_11;
  wire cordic_pe2_n_110;
  wire cordic_pe2_n_111;
  wire cordic_pe2_n_112;
  wire cordic_pe2_n_113;
  wire cordic_pe2_n_114;
  wire cordic_pe2_n_115;
  wire cordic_pe2_n_116;
  wire cordic_pe2_n_117;
  wire cordic_pe2_n_12;
  wire cordic_pe2_n_13;
  wire cordic_pe2_n_14;
  wire cordic_pe2_n_15;
  wire cordic_pe2_n_16;
  wire cordic_pe2_n_17;
  wire cordic_pe2_n_18;
  wire cordic_pe2_n_19;
  wire cordic_pe2_n_2;
  wire cordic_pe2_n_20;
  wire cordic_pe2_n_21;
  wire cordic_pe2_n_22;
  wire cordic_pe2_n_23;
  wire cordic_pe2_n_24;
  wire cordic_pe2_n_25;
  wire cordic_pe2_n_26;
  wire cordic_pe2_n_27;
  wire cordic_pe2_n_28;
  wire cordic_pe2_n_29;
  wire cordic_pe2_n_3;
  wire cordic_pe2_n_30;
  wire cordic_pe2_n_31;
  wire cordic_pe2_n_32;
  wire cordic_pe2_n_33;
  wire cordic_pe2_n_34;
  wire cordic_pe2_n_35;
  wire cordic_pe2_n_36;
  wire cordic_pe2_n_37;
  wire cordic_pe2_n_38;
  wire cordic_pe2_n_39;
  wire cordic_pe2_n_4;
  wire cordic_pe2_n_40;
  wire cordic_pe2_n_41;
  wire cordic_pe2_n_42;
  wire cordic_pe2_n_43;
  wire cordic_pe2_n_44;
  wire cordic_pe2_n_45;
  wire cordic_pe2_n_46;
  wire cordic_pe2_n_47;
  wire cordic_pe2_n_48;
  wire cordic_pe2_n_49;
  wire cordic_pe2_n_5;
  wire cordic_pe2_n_50;
  wire cordic_pe2_n_51;
  wire cordic_pe2_n_52;
  wire cordic_pe2_n_53;
  wire cordic_pe2_n_54;
  wire cordic_pe2_n_55;
  wire cordic_pe2_n_56;
  wire cordic_pe2_n_57;
  wire cordic_pe2_n_58;
  wire cordic_pe2_n_59;
  wire cordic_pe2_n_60;
  wire cordic_pe2_n_61;
  wire cordic_pe2_n_62;
  wire cordic_pe2_n_63;
  wire cordic_pe2_n_64;
  wire cordic_pe2_n_65;
  wire cordic_pe2_n_66;
  wire cordic_pe2_n_67;
  wire cordic_pe2_n_68;
  wire cordic_pe2_n_69;
  wire cordic_pe2_n_7;
  wire cordic_pe2_n_70;
  wire cordic_pe2_n_71;
  wire cordic_pe2_n_72;
  wire cordic_pe2_n_73;
  wire cordic_pe2_n_74;
  wire cordic_pe2_n_75;
  wire cordic_pe2_n_76;
  wire cordic_pe2_n_77;
  wire cordic_pe2_n_78;
  wire cordic_pe2_n_79;
  wire cordic_pe2_n_8;
  wire cordic_pe2_n_80;
  wire cordic_pe2_n_81;
  wire cordic_pe2_n_82;
  wire cordic_pe2_n_83;
  wire cordic_pe2_n_84;
  wire cordic_pe2_n_85;
  wire cordic_pe2_n_86;
  wire cordic_pe2_n_87;
  wire cordic_pe2_n_88;
  wire cordic_pe2_n_89;
  wire cordic_pe2_n_9;
  wire cordic_pe2_n_90;
  wire cordic_pe2_n_91;
  wire cordic_pe2_n_92;
  wire cordic_pe2_n_93;
  wire cordic_pe2_n_94;
  wire cordic_pe2_n_95;
  wire cordic_pe2_n_96;
  wire cordic_pe2_n_97;
  wire cordic_pe2_n_98;
  wire cordic_pe2_n_99;
  wire cordic_pe3_n_0;
  wire cordic_pe3_n_1;
  wire cordic_pe3_n_10;
  wire cordic_pe3_n_100;
  wire cordic_pe3_n_101;
  wire cordic_pe3_n_102;
  wire cordic_pe3_n_103;
  wire cordic_pe3_n_104;
  wire cordic_pe3_n_105;
  wire cordic_pe3_n_106;
  wire cordic_pe3_n_107;
  wire cordic_pe3_n_108;
  wire cordic_pe3_n_109;
  wire cordic_pe3_n_11;
  wire cordic_pe3_n_110;
  wire cordic_pe3_n_111;
  wire cordic_pe3_n_112;
  wire cordic_pe3_n_113;
  wire cordic_pe3_n_114;
  wire cordic_pe3_n_115;
  wire cordic_pe3_n_12;
  wire cordic_pe3_n_13;
  wire cordic_pe3_n_14;
  wire cordic_pe3_n_15;
  wire cordic_pe3_n_16;
  wire cordic_pe3_n_17;
  wire cordic_pe3_n_18;
  wire cordic_pe3_n_19;
  wire cordic_pe3_n_2;
  wire cordic_pe3_n_20;
  wire cordic_pe3_n_21;
  wire cordic_pe3_n_22;
  wire cordic_pe3_n_23;
  wire cordic_pe3_n_24;
  wire cordic_pe3_n_25;
  wire cordic_pe3_n_26;
  wire cordic_pe3_n_27;
  wire cordic_pe3_n_28;
  wire cordic_pe3_n_29;
  wire cordic_pe3_n_3;
  wire cordic_pe3_n_30;
  wire cordic_pe3_n_31;
  wire cordic_pe3_n_32;
  wire cordic_pe3_n_33;
  wire cordic_pe3_n_34;
  wire cordic_pe3_n_35;
  wire cordic_pe3_n_36;
  wire cordic_pe3_n_37;
  wire cordic_pe3_n_38;
  wire cordic_pe3_n_39;
  wire cordic_pe3_n_40;
  wire cordic_pe3_n_41;
  wire cordic_pe3_n_42;
  wire cordic_pe3_n_43;
  wire cordic_pe3_n_44;
  wire cordic_pe3_n_45;
  wire cordic_pe3_n_46;
  wire cordic_pe3_n_47;
  wire cordic_pe3_n_48;
  wire cordic_pe3_n_49;
  wire cordic_pe3_n_5;
  wire cordic_pe3_n_50;
  wire cordic_pe3_n_51;
  wire cordic_pe3_n_52;
  wire cordic_pe3_n_53;
  wire cordic_pe3_n_54;
  wire cordic_pe3_n_55;
  wire cordic_pe3_n_56;
  wire cordic_pe3_n_57;
  wire cordic_pe3_n_58;
  wire cordic_pe3_n_59;
  wire cordic_pe3_n_6;
  wire cordic_pe3_n_60;
  wire cordic_pe3_n_61;
  wire cordic_pe3_n_62;
  wire cordic_pe3_n_63;
  wire cordic_pe3_n_64;
  wire cordic_pe3_n_65;
  wire cordic_pe3_n_66;
  wire cordic_pe3_n_67;
  wire cordic_pe3_n_68;
  wire cordic_pe3_n_69;
  wire cordic_pe3_n_7;
  wire cordic_pe3_n_70;
  wire cordic_pe3_n_71;
  wire cordic_pe3_n_72;
  wire cordic_pe3_n_73;
  wire cordic_pe3_n_74;
  wire cordic_pe3_n_75;
  wire cordic_pe3_n_76;
  wire cordic_pe3_n_77;
  wire cordic_pe3_n_78;
  wire cordic_pe3_n_79;
  wire cordic_pe3_n_8;
  wire cordic_pe3_n_80;
  wire cordic_pe3_n_81;
  wire cordic_pe3_n_82;
  wire cordic_pe3_n_83;
  wire cordic_pe3_n_84;
  wire cordic_pe3_n_85;
  wire cordic_pe3_n_86;
  wire cordic_pe3_n_87;
  wire cordic_pe3_n_88;
  wire cordic_pe3_n_89;
  wire cordic_pe3_n_9;
  wire cordic_pe3_n_90;
  wire cordic_pe3_n_91;
  wire cordic_pe3_n_92;
  wire cordic_pe3_n_93;
  wire cordic_pe3_n_94;
  wire cordic_pe3_n_95;
  wire cordic_pe3_n_96;
  wire cordic_pe3_n_97;
  wire cordic_pe3_n_98;
  wire cordic_pe3_n_99;
  wire cordic_pe4_n_0;
  wire cordic_pe4_n_1;
  wire cordic_pe4_n_10;
  wire cordic_pe4_n_100;
  wire cordic_pe4_n_101;
  wire cordic_pe4_n_102;
  wire cordic_pe4_n_103;
  wire cordic_pe4_n_104;
  wire cordic_pe4_n_105;
  wire cordic_pe4_n_106;
  wire cordic_pe4_n_107;
  wire cordic_pe4_n_108;
  wire cordic_pe4_n_109;
  wire cordic_pe4_n_11;
  wire cordic_pe4_n_110;
  wire cordic_pe4_n_111;
  wire cordic_pe4_n_112;
  wire cordic_pe4_n_113;
  wire cordic_pe4_n_12;
  wire cordic_pe4_n_13;
  wire cordic_pe4_n_14;
  wire cordic_pe4_n_15;
  wire cordic_pe4_n_16;
  wire cordic_pe4_n_17;
  wire cordic_pe4_n_18;
  wire cordic_pe4_n_19;
  wire cordic_pe4_n_2;
  wire cordic_pe4_n_20;
  wire cordic_pe4_n_21;
  wire cordic_pe4_n_22;
  wire cordic_pe4_n_23;
  wire cordic_pe4_n_24;
  wire cordic_pe4_n_25;
  wire cordic_pe4_n_26;
  wire cordic_pe4_n_27;
  wire cordic_pe4_n_28;
  wire cordic_pe4_n_29;
  wire cordic_pe4_n_3;
  wire cordic_pe4_n_30;
  wire cordic_pe4_n_31;
  wire cordic_pe4_n_32;
  wire cordic_pe4_n_33;
  wire cordic_pe4_n_34;
  wire cordic_pe4_n_35;
  wire cordic_pe4_n_36;
  wire cordic_pe4_n_37;
  wire cordic_pe4_n_38;
  wire cordic_pe4_n_39;
  wire cordic_pe4_n_40;
  wire cordic_pe4_n_41;
  wire cordic_pe4_n_42;
  wire cordic_pe4_n_43;
  wire cordic_pe4_n_44;
  wire cordic_pe4_n_45;
  wire cordic_pe4_n_46;
  wire cordic_pe4_n_47;
  wire cordic_pe4_n_48;
  wire cordic_pe4_n_49;
  wire cordic_pe4_n_5;
  wire cordic_pe4_n_50;
  wire cordic_pe4_n_51;
  wire cordic_pe4_n_52;
  wire cordic_pe4_n_53;
  wire cordic_pe4_n_54;
  wire cordic_pe4_n_55;
  wire cordic_pe4_n_56;
  wire cordic_pe4_n_57;
  wire cordic_pe4_n_58;
  wire cordic_pe4_n_59;
  wire cordic_pe4_n_6;
  wire cordic_pe4_n_60;
  wire cordic_pe4_n_61;
  wire cordic_pe4_n_62;
  wire cordic_pe4_n_63;
  wire cordic_pe4_n_64;
  wire cordic_pe4_n_65;
  wire cordic_pe4_n_66;
  wire cordic_pe4_n_67;
  wire cordic_pe4_n_68;
  wire cordic_pe4_n_69;
  wire cordic_pe4_n_7;
  wire cordic_pe4_n_70;
  wire cordic_pe4_n_71;
  wire cordic_pe4_n_72;
  wire cordic_pe4_n_73;
  wire cordic_pe4_n_74;
  wire cordic_pe4_n_75;
  wire cordic_pe4_n_76;
  wire cordic_pe4_n_77;
  wire cordic_pe4_n_78;
  wire cordic_pe4_n_79;
  wire cordic_pe4_n_8;
  wire cordic_pe4_n_80;
  wire cordic_pe4_n_81;
  wire cordic_pe4_n_82;
  wire cordic_pe4_n_83;
  wire cordic_pe4_n_84;
  wire cordic_pe4_n_85;
  wire cordic_pe4_n_86;
  wire cordic_pe4_n_87;
  wire cordic_pe4_n_88;
  wire cordic_pe4_n_89;
  wire cordic_pe4_n_9;
  wire cordic_pe4_n_90;
  wire cordic_pe4_n_91;
  wire cordic_pe4_n_92;
  wire cordic_pe4_n_93;
  wire cordic_pe4_n_94;
  wire cordic_pe4_n_95;
  wire cordic_pe4_n_96;
  wire cordic_pe4_n_97;
  wire cordic_pe4_n_98;
  wire cordic_pe4_n_99;
  wire cordic_pe5_n_0;
  wire cordic_pe5_n_1;
  wire cordic_pe5_n_10;
  wire cordic_pe5_n_100;
  wire cordic_pe5_n_101;
  wire cordic_pe5_n_102;
  wire cordic_pe5_n_103;
  wire cordic_pe5_n_11;
  wire cordic_pe5_n_12;
  wire cordic_pe5_n_13;
  wire cordic_pe5_n_15;
  wire cordic_pe5_n_16;
  wire cordic_pe5_n_17;
  wire cordic_pe5_n_18;
  wire cordic_pe5_n_19;
  wire cordic_pe5_n_2;
  wire cordic_pe5_n_20;
  wire cordic_pe5_n_21;
  wire cordic_pe5_n_22;
  wire cordic_pe5_n_23;
  wire cordic_pe5_n_24;
  wire cordic_pe5_n_25;
  wire cordic_pe5_n_26;
  wire cordic_pe5_n_27;
  wire cordic_pe5_n_28;
  wire cordic_pe5_n_29;
  wire cordic_pe5_n_3;
  wire cordic_pe5_n_30;
  wire cordic_pe5_n_31;
  wire cordic_pe5_n_32;
  wire cordic_pe5_n_33;
  wire cordic_pe5_n_34;
  wire cordic_pe5_n_35;
  wire cordic_pe5_n_36;
  wire cordic_pe5_n_37;
  wire cordic_pe5_n_38;
  wire cordic_pe5_n_39;
  wire cordic_pe5_n_4;
  wire cordic_pe5_n_40;
  wire cordic_pe5_n_41;
  wire cordic_pe5_n_42;
  wire cordic_pe5_n_43;
  wire cordic_pe5_n_44;
  wire cordic_pe5_n_45;
  wire cordic_pe5_n_46;
  wire cordic_pe5_n_47;
  wire cordic_pe5_n_48;
  wire cordic_pe5_n_49;
  wire cordic_pe5_n_5;
  wire cordic_pe5_n_50;
  wire cordic_pe5_n_51;
  wire cordic_pe5_n_52;
  wire cordic_pe5_n_53;
  wire cordic_pe5_n_54;
  wire cordic_pe5_n_55;
  wire cordic_pe5_n_56;
  wire cordic_pe5_n_57;
  wire cordic_pe5_n_58;
  wire cordic_pe5_n_59;
  wire cordic_pe5_n_6;
  wire cordic_pe5_n_60;
  wire cordic_pe5_n_61;
  wire cordic_pe5_n_62;
  wire cordic_pe5_n_63;
  wire cordic_pe5_n_64;
  wire cordic_pe5_n_65;
  wire cordic_pe5_n_66;
  wire cordic_pe5_n_67;
  wire cordic_pe5_n_68;
  wire cordic_pe5_n_69;
  wire cordic_pe5_n_7;
  wire cordic_pe5_n_70;
  wire cordic_pe5_n_71;
  wire cordic_pe5_n_72;
  wire cordic_pe5_n_73;
  wire cordic_pe5_n_74;
  wire cordic_pe5_n_75;
  wire cordic_pe5_n_76;
  wire cordic_pe5_n_77;
  wire cordic_pe5_n_78;
  wire cordic_pe5_n_79;
  wire cordic_pe5_n_8;
  wire cordic_pe5_n_80;
  wire cordic_pe5_n_81;
  wire cordic_pe5_n_82;
  wire cordic_pe5_n_83;
  wire cordic_pe5_n_84;
  wire cordic_pe5_n_85;
  wire cordic_pe5_n_86;
  wire cordic_pe5_n_87;
  wire cordic_pe5_n_88;
  wire cordic_pe5_n_89;
  wire cordic_pe5_n_9;
  wire cordic_pe5_n_90;
  wire cordic_pe5_n_91;
  wire cordic_pe5_n_92;
  wire cordic_pe5_n_93;
  wire cordic_pe5_n_94;
  wire cordic_pe5_n_95;
  wire cordic_pe5_n_96;
  wire cordic_pe5_n_97;
  wire cordic_pe5_n_98;
  wire cordic_pe5_n_99;
  wire cordic_pe6_n_0;
  wire cordic_pe6_n_1;
  wire cordic_pe6_n_10;
  wire cordic_pe6_n_11;
  wire cordic_pe6_n_12;
  wire cordic_pe6_n_13;
  wire cordic_pe6_n_14;
  wire cordic_pe6_n_15;
  wire cordic_pe6_n_16;
  wire cordic_pe6_n_17;
  wire cordic_pe6_n_18;
  wire cordic_pe6_n_19;
  wire cordic_pe6_n_2;
  wire cordic_pe6_n_20;
  wire cordic_pe6_n_21;
  wire cordic_pe6_n_22;
  wire cordic_pe6_n_23;
  wire cordic_pe6_n_24;
  wire cordic_pe6_n_25;
  wire cordic_pe6_n_26;
  wire cordic_pe6_n_27;
  wire cordic_pe6_n_28;
  wire cordic_pe6_n_29;
  wire cordic_pe6_n_3;
  wire cordic_pe6_n_30;
  wire cordic_pe6_n_31;
  wire cordic_pe6_n_32;
  wire cordic_pe6_n_33;
  wire cordic_pe6_n_34;
  wire cordic_pe6_n_35;
  wire cordic_pe6_n_36;
  wire cordic_pe6_n_37;
  wire cordic_pe6_n_38;
  wire cordic_pe6_n_39;
  wire cordic_pe6_n_4;
  wire cordic_pe6_n_40;
  wire cordic_pe6_n_41;
  wire cordic_pe6_n_42;
  wire cordic_pe6_n_43;
  wire cordic_pe6_n_44;
  wire cordic_pe6_n_45;
  wire cordic_pe6_n_46;
  wire cordic_pe6_n_47;
  wire cordic_pe6_n_48;
  wire cordic_pe6_n_49;
  wire cordic_pe6_n_5;
  wire cordic_pe6_n_50;
  wire cordic_pe6_n_51;
  wire cordic_pe6_n_52;
  wire cordic_pe6_n_53;
  wire cordic_pe6_n_54;
  wire cordic_pe6_n_55;
  wire cordic_pe6_n_56;
  wire cordic_pe6_n_57;
  wire cordic_pe6_n_58;
  wire cordic_pe6_n_59;
  wire cordic_pe6_n_6;
  wire cordic_pe6_n_60;
  wire cordic_pe6_n_61;
  wire cordic_pe6_n_62;
  wire cordic_pe6_n_63;
  wire cordic_pe6_n_64;
  wire cordic_pe6_n_65;
  wire cordic_pe6_n_66;
  wire cordic_pe6_n_67;
  wire cordic_pe6_n_68;
  wire cordic_pe6_n_69;
  wire cordic_pe6_n_7;
  wire cordic_pe6_n_70;
  wire cordic_pe6_n_71;
  wire cordic_pe6_n_72;
  wire cordic_pe6_n_73;
  wire cordic_pe6_n_74;
  wire cordic_pe6_n_75;
  wire cordic_pe6_n_76;
  wire cordic_pe6_n_77;
  wire cordic_pe6_n_78;
  wire cordic_pe6_n_79;
  wire cordic_pe6_n_80;
  wire cordic_pe6_n_81;
  wire cordic_pe6_n_82;
  wire cordic_pe6_n_83;
  wire cordic_pe6_n_84;
  wire cordic_pe6_n_85;
  wire cordic_pe6_n_86;
  wire cordic_pe6_n_87;
  wire cordic_pe6_n_88;
  wire cordic_pe6_n_89;
  wire cordic_pe6_n_9;
  wire cordic_pe6_n_90;
  wire cordic_pe6_n_91;
  wire cordic_pe6_n_92;
  wire cordic_pe6_n_93;
  wire cordic_pe6_n_94;
  wire cordic_pe6_n_95;
  wire cordic_pe6_n_96;
  wire cordic_pe7_n_0;
  wire cordic_pe7_n_1;
  wire cordic_pe7_n_10;
  wire cordic_pe7_n_11;
  wire cordic_pe7_n_12;
  wire cordic_pe7_n_13;
  wire cordic_pe7_n_14;
  wire cordic_pe7_n_15;
  wire cordic_pe7_n_16;
  wire cordic_pe7_n_17;
  wire cordic_pe7_n_18;
  wire cordic_pe7_n_19;
  wire cordic_pe7_n_2;
  wire cordic_pe7_n_20;
  wire cordic_pe7_n_21;
  wire cordic_pe7_n_22;
  wire cordic_pe7_n_23;
  wire cordic_pe7_n_24;
  wire cordic_pe7_n_25;
  wire cordic_pe7_n_26;
  wire cordic_pe7_n_27;
  wire cordic_pe7_n_28;
  wire cordic_pe7_n_29;
  wire cordic_pe7_n_3;
  wire cordic_pe7_n_30;
  wire cordic_pe7_n_31;
  wire cordic_pe7_n_32;
  wire cordic_pe7_n_33;
  wire cordic_pe7_n_34;
  wire cordic_pe7_n_35;
  wire cordic_pe7_n_36;
  wire cordic_pe7_n_37;
  wire cordic_pe7_n_38;
  wire cordic_pe7_n_39;
  wire cordic_pe7_n_4;
  wire cordic_pe7_n_40;
  wire cordic_pe7_n_41;
  wire cordic_pe7_n_42;
  wire cordic_pe7_n_43;
  wire cordic_pe7_n_44;
  wire cordic_pe7_n_45;
  wire cordic_pe7_n_46;
  wire cordic_pe7_n_47;
  wire cordic_pe7_n_48;
  wire cordic_pe7_n_49;
  wire cordic_pe7_n_5;
  wire cordic_pe7_n_50;
  wire cordic_pe7_n_51;
  wire cordic_pe7_n_52;
  wire cordic_pe7_n_53;
  wire cordic_pe7_n_54;
  wire cordic_pe7_n_55;
  wire cordic_pe7_n_56;
  wire cordic_pe7_n_57;
  wire cordic_pe7_n_58;
  wire cordic_pe7_n_59;
  wire cordic_pe7_n_6;
  wire cordic_pe7_n_60;
  wire cordic_pe7_n_61;
  wire cordic_pe7_n_62;
  wire cordic_pe7_n_63;
  wire cordic_pe7_n_64;
  wire cordic_pe7_n_65;
  wire cordic_pe7_n_66;
  wire cordic_pe7_n_67;
  wire cordic_pe7_n_68;
  wire cordic_pe7_n_69;
  wire cordic_pe7_n_7;
  wire cordic_pe7_n_70;
  wire cordic_pe7_n_71;
  wire cordic_pe7_n_72;
  wire cordic_pe7_n_73;
  wire cordic_pe7_n_74;
  wire cordic_pe7_n_75;
  wire cordic_pe7_n_76;
  wire cordic_pe7_n_77;
  wire cordic_pe7_n_78;
  wire cordic_pe7_n_79;
  wire cordic_pe7_n_8;
  wire cordic_pe7_n_80;
  wire cordic_pe7_n_81;
  wire cordic_pe7_n_82;
  wire cordic_pe7_n_83;
  wire cordic_pe7_n_84;
  wire cordic_pe7_n_85;
  wire cordic_pe7_n_86;
  wire cordic_pe7_n_87;
  wire cordic_pe7_n_88;
  wire cordic_pe7_n_89;
  wire cordic_pe7_n_90;
  wire cordic_pe7_n_91;
  wire cordic_pe7_n_92;
  wire cordic_pe7_n_93;
  wire cordic_pe7_n_94;
  wire cordic_pe7_n_95;
  wire cordic_pe7_n_96;
  wire cordic_pe8_n_0;
  wire cordic_pe8_n_1;
  wire cordic_pe8_n_10;
  wire cordic_pe8_n_11;
  wire cordic_pe8_n_12;
  wire cordic_pe8_n_13;
  wire cordic_pe8_n_14;
  wire cordic_pe8_n_15;
  wire cordic_pe8_n_16;
  wire cordic_pe8_n_17;
  wire cordic_pe8_n_18;
  wire cordic_pe8_n_19;
  wire cordic_pe8_n_2;
  wire cordic_pe8_n_20;
  wire cordic_pe8_n_21;
  wire cordic_pe8_n_22;
  wire cordic_pe8_n_23;
  wire cordic_pe8_n_24;
  wire cordic_pe8_n_25;
  wire cordic_pe8_n_26;
  wire cordic_pe8_n_27;
  wire cordic_pe8_n_28;
  wire cordic_pe8_n_29;
  wire cordic_pe8_n_3;
  wire cordic_pe8_n_30;
  wire cordic_pe8_n_31;
  wire cordic_pe8_n_32;
  wire cordic_pe8_n_33;
  wire cordic_pe8_n_34;
  wire cordic_pe8_n_35;
  wire cordic_pe8_n_36;
  wire cordic_pe8_n_37;
  wire cordic_pe8_n_38;
  wire cordic_pe8_n_39;
  wire cordic_pe8_n_4;
  wire cordic_pe8_n_40;
  wire cordic_pe8_n_41;
  wire cordic_pe8_n_42;
  wire cordic_pe8_n_43;
  wire cordic_pe8_n_44;
  wire cordic_pe8_n_45;
  wire cordic_pe8_n_46;
  wire cordic_pe8_n_47;
  wire cordic_pe8_n_48;
  wire cordic_pe8_n_49;
  wire cordic_pe8_n_5;
  wire cordic_pe8_n_50;
  wire cordic_pe8_n_51;
  wire cordic_pe8_n_52;
  wire cordic_pe8_n_53;
  wire cordic_pe8_n_54;
  wire cordic_pe8_n_55;
  wire cordic_pe8_n_56;
  wire cordic_pe8_n_57;
  wire cordic_pe8_n_58;
  wire cordic_pe8_n_59;
  wire cordic_pe8_n_6;
  wire cordic_pe8_n_60;
  wire cordic_pe8_n_61;
  wire cordic_pe8_n_62;
  wire cordic_pe8_n_63;
  wire cordic_pe8_n_64;
  wire cordic_pe8_n_65;
  wire cordic_pe8_n_66;
  wire cordic_pe8_n_67;
  wire cordic_pe8_n_68;
  wire cordic_pe8_n_69;
  wire cordic_pe8_n_7;
  wire cordic_pe8_n_70;
  wire cordic_pe8_n_71;
  wire cordic_pe8_n_72;
  wire cordic_pe8_n_73;
  wire cordic_pe8_n_74;
  wire cordic_pe8_n_75;
  wire cordic_pe8_n_76;
  wire cordic_pe8_n_77;
  wire cordic_pe8_n_78;
  wire cordic_pe8_n_79;
  wire cordic_pe8_n_8;
  wire cordic_pe8_n_80;
  wire cordic_pe8_n_81;
  wire cordic_pe8_n_82;
  wire cordic_pe8_n_83;
  wire cordic_pe8_n_84;
  wire cordic_pe8_n_85;
  wire cordic_pe8_n_86;
  wire cordic_pe8_n_87;
  wire cordic_pe8_n_88;
  wire cordic_pe8_n_89;
  wire cordic_pe8_n_90;
  wire cordic_pe8_n_91;
  wire cordic_pe8_n_92;
  wire cordic_pe8_n_93;
  wire cordic_pe8_n_94;
  wire cordic_pe8_n_95;
  wire cordic_pe8_n_96;
  wire cordic_pe9_n_0;
  wire cordic_pe9_n_1;
  wire cordic_pe9_n_10;
  wire cordic_pe9_n_11;
  wire cordic_pe9_n_12;
  wire cordic_pe9_n_14;
  wire cordic_pe9_n_15;
  wire cordic_pe9_n_16;
  wire cordic_pe9_n_17;
  wire cordic_pe9_n_18;
  wire cordic_pe9_n_19;
  wire cordic_pe9_n_2;
  wire cordic_pe9_n_20;
  wire cordic_pe9_n_21;
  wire cordic_pe9_n_22;
  wire cordic_pe9_n_23;
  wire cordic_pe9_n_24;
  wire cordic_pe9_n_25;
  wire cordic_pe9_n_26;
  wire cordic_pe9_n_27;
  wire cordic_pe9_n_28;
  wire cordic_pe9_n_29;
  wire cordic_pe9_n_3;
  wire cordic_pe9_n_30;
  wire cordic_pe9_n_31;
  wire cordic_pe9_n_32;
  wire cordic_pe9_n_33;
  wire cordic_pe9_n_34;
  wire cordic_pe9_n_35;
  wire cordic_pe9_n_36;
  wire cordic_pe9_n_37;
  wire cordic_pe9_n_38;
  wire cordic_pe9_n_39;
  wire cordic_pe9_n_4;
  wire cordic_pe9_n_40;
  wire cordic_pe9_n_41;
  wire cordic_pe9_n_42;
  wire cordic_pe9_n_43;
  wire cordic_pe9_n_44;
  wire cordic_pe9_n_45;
  wire cordic_pe9_n_46;
  wire cordic_pe9_n_47;
  wire cordic_pe9_n_48;
  wire cordic_pe9_n_49;
  wire cordic_pe9_n_5;
  wire cordic_pe9_n_50;
  wire cordic_pe9_n_51;
  wire cordic_pe9_n_52;
  wire cordic_pe9_n_53;
  wire cordic_pe9_n_54;
  wire cordic_pe9_n_55;
  wire cordic_pe9_n_56;
  wire cordic_pe9_n_57;
  wire cordic_pe9_n_58;
  wire cordic_pe9_n_59;
  wire cordic_pe9_n_6;
  wire cordic_pe9_n_60;
  wire cordic_pe9_n_61;
  wire cordic_pe9_n_62;
  wire cordic_pe9_n_63;
  wire cordic_pe9_n_64;
  wire cordic_pe9_n_65;
  wire cordic_pe9_n_66;
  wire cordic_pe9_n_67;
  wire cordic_pe9_n_68;
  wire cordic_pe9_n_69;
  wire cordic_pe9_n_7;
  wire cordic_pe9_n_70;
  wire cordic_pe9_n_71;
  wire cordic_pe9_n_72;
  wire cordic_pe9_n_8;
  wire cordic_pe9_n_9;
  wire [17:0]d;
  wire [17:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [2:0]\pipe_16_22_reg[0][12] ;
  wire [1:0]\pipe_16_22_reg[0][12]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [2:0]\pipe_16_22_reg[0][16] ;
  wire [0:0]\pipe_16_22_reg[0][16]_0 ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [1:0]\pipe_16_22_reg[0][17]_0 ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][8] ;
  wire [17:0]q;
  wire [0:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;

  complexphasedetector_0_complexphasedetector_cordic_pe1_x1 cordic_pe1
       (.CO(cordic_pe1_n_48),
        .DI(cordic_pe1_n_10),
        .O({cordic_pe1_n_30,cordic_pe1_n_31,cordic_pe1_n_32,cordic_pe1_n_33}),
        .S(S),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][0] (cordic_pe2_n_0),
        .\op_mem_91_20_reg[0][11] ({cordic_pe1_n_38,cordic_pe1_n_39,cordic_pe1_n_40,cordic_pe1_n_41}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe1_n_65,cordic_pe1_n_66,cordic_pe1_n_67,cordic_pe1_n_68}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe1_n_69,cordic_pe1_n_70,cordic_pe1_n_71,cordic_pe1_n_72}),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe2_n_110,cordic_pe2_n_111,cordic_pe2_n_112,cordic_pe2_n_113}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe1_n_0,cordic_pe1_n_1,cordic_pe1_n_2}),
        .\op_mem_91_20_reg[0][13]_0 (cordic_pe1_n_87),
        .\op_mem_91_20_reg[0][15] (cordic_pe1_n_3),
        .\op_mem_91_20_reg[0][15]_0 (cordic_pe1_n_4),
        .\op_mem_91_20_reg[0][15]_1 (a),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe1_n_42,cordic_pe1_n_43,cordic_pe1_n_44,cordic_pe1_n_45}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe1_n_73,cordic_pe1_n_74,cordic_pe1_n_75,cordic_pe1_n_76}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe1_n_77,cordic_pe1_n_78,cordic_pe1_n_79,cordic_pe1_n_80}),
        .\op_mem_91_20_reg[0][15]_5 (cordic_pe1_n_85),
        .\op_mem_91_20_reg[0][15]_6 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_7 ({cordic_pe2_n_114,cordic_pe2_n_115,cordic_pe2_n_116,cordic_pe2_n_117}),
        .\op_mem_91_20_reg[0][17] (cordic_pe1_n_9),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe1_n_46,cordic_pe1_n_47}),
        .\op_mem_91_20_reg[0][17]_1 ({cordic_pe1_n_81,cordic_pe1_n_82}),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe1_n_83),
        .\op_mem_91_20_reg[0][17]_3 (cordic_pe1_n_84),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_5 (cordic_pe2_n_1),
        .\op_mem_91_20_reg[0][3] (cordic_pe1_n_11),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe1_n_49,cordic_pe1_n_50,cordic_pe1_n_51,cordic_pe1_n_52}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe1_n_53,cordic_pe1_n_54,cordic_pe1_n_55,cordic_pe1_n_56}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe1_n_86),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe2_n_102,cordic_pe2_n_103,cordic_pe2_n_104,cordic_pe2_n_105}),
        .\op_mem_91_20_reg[0][5] ({cordic_pe1_n_28,cordic_pe1_n_29}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe1_n_34,cordic_pe1_n_35,cordic_pe1_n_36,cordic_pe1_n_37}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe1_n_57,cordic_pe1_n_58,cordic_pe1_n_59,cordic_pe1_n_60}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe1_n_61,cordic_pe1_n_62,cordic_pe1_n_63,cordic_pe1_n_64}),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe2_n_106,cordic_pe2_n_107,cordic_pe2_n_108,cordic_pe2_n_109}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe1_n_5,cordic_pe1_n_6,cordic_pe1_n_7}),
        .\op_mem_91_20_reg[0][9]_0 ({cordic_pe1_n_88,cordic_pe1_n_89}),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16]_0 ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17]_0 ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q),
        .\reg_array[11].fde_used.u2 (\reg_array[11].fde_used.u2 ),
        .\reg_array[15].fde_used.u2 (\reg_array[15].fde_used.u2 ),
        .\reg_array[7].fde_used.u2 (\reg_array[7].fde_used.u2 ));
  complexphasedetector_0_complexphasedetector_cordic_pe10_x0 cordic_pe10
       (.DI({cordic_pe9_n_36,cordic_pe9_n_37,cordic_pe9_n_38}),
        .O({cordic_pe9_n_34,cordic_pe9_n_35}),
        .S({cordic_pe9_n_5,cordic_pe9_n_6,cordic_pe9_n_7,cordic_pe9_n_8}),
        .addsub1_s_net(addsub1_s_net),
        .b(b),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][0] (cordic_pe9_n_4),
        .\op_mem_91_20_reg[0][10] (cordic_pe9_n_62),
        .\op_mem_91_20_reg[0][11] ({cordic_pe9_n_26,cordic_pe9_n_27,cordic_pe9_n_28,cordic_pe9_n_29}),
        .\op_mem_91_20_reg[0][11]_0 (cordic_pe9_n_61),
        .\op_mem_91_20_reg[0][12] ({cordic_pe9_n_43,cordic_pe9_n_44,cordic_pe9_n_45,cordic_pe9_n_46}),
        .\op_mem_91_20_reg[0][12]_0 ({cordic_pe9_n_39,cordic_pe9_n_40,cordic_pe9_n_41,cordic_pe9_n_42}),
        .\op_mem_91_20_reg[0][12]_1 (cordic_pe9_n_60),
        .\op_mem_91_20_reg[0][13] (cordic_pe9_n_59),
        .\op_mem_91_20_reg[0][14] (cordic_pe9_n_58),
        .\op_mem_91_20_reg[0][15] ({cordic_pe9_n_30,cordic_pe9_n_31,cordic_pe9_n_32,cordic_pe9_n_33}),
        .\op_mem_91_20_reg[0][15]_0 (cordic_pe9_n_57),
        .\op_mem_91_20_reg[0][16] ({cordic_pe9_n_51,cordic_pe9_n_52,cordic_pe9_n_53,cordic_pe9_n_54}),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe9_n_47,cordic_pe9_n_48,cordic_pe9_n_49,cordic_pe9_n_50}),
        .\op_mem_91_20_reg[0][16]_1 (cordic_pe9_n_56),
        .\op_mem_91_20_reg[0][17] (cordic_pe9_n_55),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe9_n_9,cordic_pe9_n_10,cordic_pe9_n_11,cordic_pe9_n_12}),
        .\op_mem_91_20_reg[0][1] (cordic_pe9_n_3),
        .\op_mem_91_20_reg[0][2] (cordic_pe9_n_2),
        .\op_mem_91_20_reg[0][3] ({cordic_pe10_n_51,cordic_pe10_n_52,cordic_pe10_n_53,cordic_pe10_n_54}),
        .\op_mem_91_20_reg[0][3]_0 (cordic_pe9_n_1),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe9_n_14,cordic_pe9_n_15,cordic_pe9_n_16,cordic_pe9_n_17}),
        .\op_mem_91_20_reg[0][4] (cordic_pe9_n_0),
        .\op_mem_91_20_reg[0][7] ({cordic_pe10_n_55,cordic_pe10_n_56,cordic_pe10_n_57,cordic_pe10_n_58}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe9_n_18,cordic_pe9_n_19,cordic_pe9_n_20,cordic_pe9_n_21}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe9_n_22,cordic_pe9_n_23,cordic_pe9_n_24,cordic_pe9_n_25}),
        .\op_mem_91_20_reg[0][9] (cordic_pe9_n_63),
        .\pipe_16_22_reg[0][12] (\pipe_16_22_reg[0][12] ),
        .\pipe_16_22_reg[0][12]_0 (\pipe_16_22_reg[0][12]_0 ),
        .\pipe_16_22_reg[0][16] (DI),
        .\pipe_16_22_reg[0][16]_0 (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][8] (\pipe_16_22_reg[0][8] ),
        .\reg_array[0].fde_used.u2 (\reg_array[0].fde_used.u2 ));
  complexphasedetector_0_complexphasedetector_cordic_pe2_x1 cordic_pe2
       (.CO(cordic_pe1_n_48),
        .DI({cordic_pe1_n_3,cordic_pe1_n_87,cordic_pe1_n_4}),
        .O({cordic_pe2_n_27,cordic_pe2_n_28,cordic_pe2_n_29,cordic_pe2_n_30}),
        .S({cordic_pe2_n_2,cordic_pe2_n_3,cordic_pe2_n_4,cordic_pe2_n_5}),
        .addsub1_s_net_x3(addsub1_s_net_x3),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .clk(clk),
        .\op_mem_91_20_reg[0][0] (cordic_pe2_n_0),
        .\op_mem_91_20_reg[0][0]_0 (cordic_pe2_n_100),
        .\op_mem_91_20_reg[0][11] ({cordic_pe2_n_43,cordic_pe2_n_44,cordic_pe2_n_45,cordic_pe2_n_46}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe2_n_47,cordic_pe2_n_48,cordic_pe2_n_49,cordic_pe2_n_50}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe2_n_76,cordic_pe2_n_77,cordic_pe2_n_78,cordic_pe2_n_79}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe2_n_80,cordic_pe2_n_81,cordic_pe2_n_82,cordic_pe2_n_83}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe2_n_110,cordic_pe2_n_111,cordic_pe2_n_112,cordic_pe2_n_113}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe1_n_69,cordic_pe1_n_70,cordic_pe1_n_71,cordic_pe1_n_72}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe1_n_65,cordic_pe1_n_66,cordic_pe1_n_67,cordic_pe1_n_68}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe3_n_109,cordic_pe3_n_110,cordic_pe3_n_111,cordic_pe3_n_112}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe1_n_38,cordic_pe1_n_39,cordic_pe1_n_40,cordic_pe1_n_41}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe2_n_15,cordic_pe2_n_16,cordic_pe2_n_17,cordic_pe2_n_18}),
        .\op_mem_91_20_reg[0][12]_0 ({cordic_pe2_n_19,cordic_pe2_n_20,cordic_pe2_n_21,cordic_pe2_n_22}),
        .\op_mem_91_20_reg[0][13] (cordic_pe1_n_9),
        .\op_mem_91_20_reg[0][13]_0 (cordic_pe1_n_10),
        .\op_mem_91_20_reg[0][13]_1 (cordic_pe1_n_84),
        .\op_mem_91_20_reg[0][14] (cordic_pe2_n_1),
        .\op_mem_91_20_reg[0][14]_0 ({cordic_pe3_n_113,cordic_pe3_n_114,cordic_pe3_n_115}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe2_n_51,cordic_pe2_n_52,cordic_pe2_n_53,cordic_pe2_n_54}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe2_n_55,cordic_pe2_n_56,cordic_pe2_n_57}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe2_n_84,cordic_pe2_n_85,cordic_pe2_n_86,cordic_pe2_n_87}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe2_n_88,cordic_pe2_n_89,cordic_pe2_n_90,cordic_pe2_n_91}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe2_n_114,cordic_pe2_n_115,cordic_pe2_n_116,cordic_pe2_n_117}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe1_n_77,cordic_pe1_n_78,cordic_pe1_n_79,cordic_pe1_n_80}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe1_n_73,cordic_pe1_n_74,cordic_pe1_n_75,cordic_pe1_n_76}),
        .\op_mem_91_20_reg[0][15]_6 ({cordic_pe1_n_42,cordic_pe1_n_43,cordic_pe1_n_44,cordic_pe1_n_45}),
        .\op_mem_91_20_reg[0][15]_7 (a),
        .\op_mem_91_20_reg[0][16] ({cordic_pe2_n_9,cordic_pe2_n_10,cordic_pe2_n_11,cordic_pe2_n_12}),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe2_n_13,cordic_pe2_n_14}),
        .\op_mem_91_20_reg[0][16]_1 (cordic_pe1_n_83),
        .\op_mem_91_20_reg[0][16]_2 ({cordic_pe1_n_46,cordic_pe1_n_47}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe2_n_58,cordic_pe2_n_59}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe2_n_92,cordic_pe2_n_93}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe2_n_94),
        .\op_mem_91_20_reg[0][17]_10 (cordic_pe1_n_85),
        .\op_mem_91_20_reg[0][17]_11 (cordic_pe1_n_11),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe2_n_99),
        .\op_mem_91_20_reg[0][17]_3 (cordic_pe1_n_86),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe1_n_81,cordic_pe1_n_82}),
        .\op_mem_91_20_reg[0][17]_5 ({cordic_pe1_n_28,cordic_pe1_n_29}),
        .\op_mem_91_20_reg[0][17]_6 ({cordic_pe1_n_88,cordic_pe1_n_89}),
        .\op_mem_91_20_reg[0][17]_7 ({cordic_pe1_n_5,cordic_pe1_n_6,cordic_pe1_n_7}),
        .\op_mem_91_20_reg[0][17]_8 ({cordic_pe1_n_0,cordic_pe1_n_1,cordic_pe1_n_2}),
        .\op_mem_91_20_reg[0][17]_9 ({cordic_pe1_n_30,cordic_pe1_n_31,cordic_pe1_n_32,cordic_pe1_n_33}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe2_n_31,cordic_pe2_n_32,cordic_pe2_n_33,cordic_pe2_n_34}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe2_n_60,cordic_pe2_n_61,cordic_pe2_n_62,cordic_pe2_n_63}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe2_n_64,cordic_pe2_n_65,cordic_pe2_n_66,cordic_pe2_n_67}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe2_n_101),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe2_n_102,cordic_pe2_n_103,cordic_pe2_n_104,cordic_pe2_n_105}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe1_n_53,cordic_pe1_n_54,cordic_pe1_n_55,cordic_pe1_n_56}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe1_n_49,cordic_pe1_n_50,cordic_pe1_n_51,cordic_pe1_n_52}),
        .\op_mem_91_20_reg[0][3]_6 ({cordic_pe3_n_101,cordic_pe3_n_102,cordic_pe3_n_103,cordic_pe3_n_104}),
        .\op_mem_91_20_reg[0][4] ({cordic_pe2_n_7,cordic_pe2_n_8}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe2_n_35,cordic_pe2_n_36,cordic_pe2_n_37,cordic_pe2_n_38}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe2_n_39,cordic_pe2_n_40,cordic_pe2_n_41,cordic_pe2_n_42}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe2_n_68,cordic_pe2_n_69,cordic_pe2_n_70,cordic_pe2_n_71}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe2_n_72,cordic_pe2_n_73,cordic_pe2_n_74,cordic_pe2_n_75}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe2_n_106,cordic_pe2_n_107,cordic_pe2_n_108,cordic_pe2_n_109}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe1_n_61,cordic_pe1_n_62,cordic_pe1_n_63,cordic_pe1_n_64}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe1_n_57,cordic_pe1_n_58,cordic_pe1_n_59,cordic_pe1_n_60}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe3_n_105,cordic_pe3_n_106,cordic_pe3_n_107,cordic_pe3_n_108}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe1_n_34,cordic_pe1_n_35,cordic_pe1_n_36,cordic_pe1_n_37}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe2_n_23,cordic_pe2_n_24,cordic_pe2_n_25,cordic_pe2_n_26}),
        .\op_mem_91_20_reg[0][8]_0 ({cordic_pe2_n_95,cordic_pe2_n_96,cordic_pe2_n_97,cordic_pe2_n_98}));
  complexphasedetector_0_complexphasedetector_cordic_pe3_x1 cordic_pe3
       (.DI({cordic_pe3_n_5,cordic_pe3_n_6,cordic_pe3_n_7}),
        .O({cordic_pe3_n_30,cordic_pe3_n_31,cordic_pe3_n_32,cordic_pe3_n_33}),
        .S({cordic_pe2_n_2,cordic_pe2_n_3,cordic_pe2_n_4,cordic_pe2_n_5}),
        .addsub1_s_net_x2(addsub1_s_net_x2),
        .addsub1_s_net_x3(addsub1_s_net_x3),
        .clk(clk),
        .\op_mem_91_20_reg[0][0] (cordic_pe3_n_98),
        .\op_mem_91_20_reg[0][0]_0 (cordic_pe3_n_99),
        .\op_mem_91_20_reg[0][0]_1 (cordic_pe2_n_0),
        .\op_mem_91_20_reg[0][0]_2 (cordic_pe2_n_100),
        .\op_mem_91_20_reg[0][11] ({cordic_pe3_n_46,cordic_pe3_n_47,cordic_pe3_n_48,cordic_pe3_n_49}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe3_n_50,cordic_pe3_n_51,cordic_pe3_n_52,cordic_pe3_n_53}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe3_n_78,cordic_pe3_n_79,cordic_pe3_n_80,cordic_pe3_n_81}),
        .\op_mem_91_20_reg[0][11]_10 ({cordic_pe2_n_47,cordic_pe2_n_48,cordic_pe2_n_49,cordic_pe2_n_50}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe3_n_82,cordic_pe3_n_83,cordic_pe3_n_84,cordic_pe3_n_85}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe3_n_109,cordic_pe3_n_110,cordic_pe3_n_111,cordic_pe3_n_112}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe2_n_80,cordic_pe2_n_81,cordic_pe2_n_82,cordic_pe2_n_83}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe2_n_76,cordic_pe2_n_77,cordic_pe2_n_78,cordic_pe2_n_79}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe2_n_19,cordic_pe2_n_20,cordic_pe2_n_21,cordic_pe2_n_22}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe2_n_15,cordic_pe2_n_16,cordic_pe2_n_17,cordic_pe2_n_18}),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe4_n_108,cordic_pe4_n_109,cordic_pe4_n_110,cordic_pe4_n_111}),
        .\op_mem_91_20_reg[0][11]_9 ({cordic_pe2_n_43,cordic_pe2_n_44,cordic_pe2_n_45,cordic_pe2_n_46}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe3_n_15,cordic_pe3_n_16,cordic_pe3_n_17}),
        .\op_mem_91_20_reg[0][12]_0 ({cordic_pe3_n_18,cordic_pe3_n_19,cordic_pe3_n_20,cordic_pe3_n_21}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe4_n_112,cordic_pe4_n_113}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe2_n_13,cordic_pe2_n_14}),
        .\op_mem_91_20_reg[0][14]_0 ({cordic_pe2_n_9,cordic_pe2_n_10,cordic_pe2_n_11,cordic_pe2_n_12}),
        .\op_mem_91_20_reg[0][14]_1 ({cordic_pe2_n_55,cordic_pe2_n_56,cordic_pe2_n_57}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe3_n_54,cordic_pe3_n_55,cordic_pe3_n_56,cordic_pe3_n_57}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe3_n_58,cordic_pe3_n_59}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe3_n_86,cordic_pe3_n_87,cordic_pe3_n_88,cordic_pe3_n_89}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe3_n_90,cordic_pe3_n_91,cordic_pe3_n_92,cordic_pe3_n_93}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe3_n_113,cordic_pe3_n_114,cordic_pe3_n_115}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe2_n_88,cordic_pe2_n_89,cordic_pe2_n_90,cordic_pe2_n_91}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe2_n_84,cordic_pe2_n_85,cordic_pe2_n_86,cordic_pe2_n_87}),
        .\op_mem_91_20_reg[0][15]_6 (cordic_pe2_n_99),
        .\op_mem_91_20_reg[0][15]_7 ({cordic_pe2_n_51,cordic_pe2_n_52,cordic_pe2_n_53,cordic_pe2_n_54}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe3_n_0,cordic_pe3_n_1,cordic_pe3_n_2,cordic_pe3_n_3}),
        .\op_mem_91_20_reg[0][16]_0 (cordic_pe2_n_94),
        .\op_mem_91_20_reg[0][16]_1 ({cordic_pe2_n_58,cordic_pe2_n_59}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe3_n_60,cordic_pe3_n_61}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe3_n_94,cordic_pe3_n_95}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe3_n_96),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe3_n_97),
        .\op_mem_91_20_reg[0][17]_3 (cordic_pe2_n_101),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe2_n_92,cordic_pe2_n_93}),
        .\op_mem_91_20_reg[0][17]_5 ({cordic_pe2_n_95,cordic_pe2_n_96,cordic_pe2_n_97,cordic_pe2_n_98}),
        .\op_mem_91_20_reg[0][17]_6 ({cordic_pe2_n_23,cordic_pe2_n_24,cordic_pe2_n_25,cordic_pe2_n_26}),
        .\op_mem_91_20_reg[0][17]_7 ({cordic_pe2_n_27,cordic_pe2_n_28,cordic_pe2_n_29,cordic_pe2_n_30}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe3_n_34,cordic_pe3_n_35,cordic_pe3_n_36,cordic_pe3_n_37}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe3_n_62,cordic_pe3_n_63,cordic_pe3_n_64,cordic_pe3_n_65}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe3_n_66,cordic_pe3_n_67,cordic_pe3_n_68,cordic_pe3_n_69}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe3_n_100),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe3_n_101,cordic_pe3_n_102,cordic_pe3_n_103,cordic_pe3_n_104}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe2_n_64,cordic_pe2_n_65,cordic_pe2_n_66,cordic_pe2_n_67}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe2_n_60,cordic_pe2_n_61,cordic_pe2_n_62,cordic_pe2_n_63}),
        .\op_mem_91_20_reg[0][3]_6 ({cordic_pe2_n_7,cordic_pe2_n_8}),
        .\op_mem_91_20_reg[0][3]_7 ({cordic_pe4_n_100,cordic_pe4_n_101,cordic_pe4_n_102,cordic_pe4_n_103}),
        .\op_mem_91_20_reg[0][3]_8 ({cordic_pe2_n_31,cordic_pe2_n_32,cordic_pe2_n_33,cordic_pe2_n_34}),
        .\op_mem_91_20_reg[0][4] ({cordic_pe3_n_22,cordic_pe3_n_23,cordic_pe3_n_24,cordic_pe3_n_25}),
        .\op_mem_91_20_reg[0][4]_0 ({cordic_pe3_n_26,cordic_pe3_n_27,cordic_pe3_n_28,cordic_pe3_n_29}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe3_n_38,cordic_pe3_n_39,cordic_pe3_n_40,cordic_pe3_n_41}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe3_n_42,cordic_pe3_n_43,cordic_pe3_n_44,cordic_pe3_n_45}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe3_n_70,cordic_pe3_n_71,cordic_pe3_n_72,cordic_pe3_n_73}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe3_n_74,cordic_pe3_n_75,cordic_pe3_n_76,cordic_pe3_n_77}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe3_n_105,cordic_pe3_n_106,cordic_pe3_n_107,cordic_pe3_n_108}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe2_n_72,cordic_pe2_n_73,cordic_pe2_n_74,cordic_pe2_n_75}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe2_n_68,cordic_pe2_n_69,cordic_pe2_n_70,cordic_pe2_n_71}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe4_n_104,cordic_pe4_n_105,cordic_pe4_n_106,cordic_pe4_n_107}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe2_n_35,cordic_pe2_n_36,cordic_pe2_n_37,cordic_pe2_n_38}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe2_n_39,cordic_pe2_n_40,cordic_pe2_n_41,cordic_pe2_n_42}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe3_n_8,cordic_pe3_n_9,cordic_pe3_n_10,cordic_pe3_n_11}),
        .\op_mem_91_20_reg[0][8]_0 ({cordic_pe3_n_12,cordic_pe3_n_13,cordic_pe3_n_14}));
  complexphasedetector_0_complexphasedetector_cordic_pe4_x1 cordic_pe4
       (.DI({cordic_pe3_n_12,cordic_pe3_n_13,addsub1_s_net_x2,cordic_pe3_n_14}),
        .O({cordic_pe4_n_26,cordic_pe4_n_27,cordic_pe4_n_28,cordic_pe4_n_29}),
        .S({cordic_pe4_n_0,cordic_pe4_n_1,cordic_pe4_n_2,cordic_pe4_n_3}),
        .addsub1_s_net_x1(addsub1_s_net_x1),
        .clk(clk),
        .\op_mem_91_20_reg[0][0] (cordic_pe4_n_97),
        .\op_mem_91_20_reg[0][0]_0 (cordic_pe3_n_99),
        .\op_mem_91_20_reg[0][0]_1 (cordic_pe3_n_98),
        .\op_mem_91_20_reg[0][10] ({cordic_pe3_n_15,cordic_pe3_n_16,cordic_pe3_n_17}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe4_n_42,cordic_pe4_n_43,cordic_pe4_n_44,cordic_pe4_n_45}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe4_n_46,cordic_pe4_n_47,cordic_pe4_n_48,cordic_pe4_n_49}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe4_n_73,cordic_pe4_n_74,cordic_pe4_n_75,cordic_pe4_n_76}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe4_n_77,cordic_pe4_n_78,cordic_pe4_n_79,cordic_pe4_n_80}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe4_n_108,cordic_pe4_n_109,cordic_pe4_n_110,cordic_pe4_n_111}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe3_n_82,cordic_pe3_n_83,cordic_pe3_n_84,cordic_pe3_n_85}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe3_n_78,cordic_pe3_n_79,cordic_pe3_n_80,cordic_pe3_n_81}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe3_n_18,cordic_pe3_n_19,cordic_pe3_n_20,cordic_pe3_n_21}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe5_n_99,cordic_pe5_n_100,cordic_pe5_n_101,cordic_pe5_n_102}),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe3_n_46,cordic_pe3_n_47,cordic_pe3_n_48,cordic_pe3_n_49}),
        .\op_mem_91_20_reg[0][11]_9 ({cordic_pe3_n_50,cordic_pe3_n_51,cordic_pe3_n_52,cordic_pe3_n_53}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe4_n_24,cordic_pe4_n_25}),
        .\op_mem_91_20_reg[0][12]_0 (cordic_pe5_n_103),
        .\op_mem_91_20_reg[0][13] ({cordic_pe3_n_58,cordic_pe3_n_59}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe3_n_5,cordic_pe3_n_6,cordic_pe3_n_7}),
        .\op_mem_91_20_reg[0][14]_0 ({cordic_pe3_n_0,cordic_pe3_n_1,cordic_pe3_n_2,cordic_pe3_n_3}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe4_n_50,cordic_pe4_n_51,cordic_pe4_n_52,cordic_pe4_n_53}),
        .\op_mem_91_20_reg[0][15]_0 (cordic_pe4_n_54),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe4_n_81,cordic_pe4_n_82,cordic_pe4_n_83,cordic_pe4_n_84}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe4_n_85,cordic_pe4_n_86,cordic_pe4_n_87,cordic_pe4_n_88}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe4_n_112,cordic_pe4_n_113}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe3_n_90,cordic_pe3_n_91,cordic_pe3_n_92,cordic_pe3_n_93}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe3_n_86,cordic_pe3_n_87,cordic_pe3_n_88,cordic_pe3_n_89}),
        .\op_mem_91_20_reg[0][15]_6 (cordic_pe3_n_97),
        .\op_mem_91_20_reg[0][15]_7 ({cordic_pe3_n_54,cordic_pe3_n_55,cordic_pe3_n_56,cordic_pe3_n_57}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe4_n_5,cordic_pe4_n_6,cordic_pe4_n_7,cordic_pe4_n_8}),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe4_n_92,cordic_pe4_n_93,cordic_pe4_n_94,cordic_pe4_n_95}),
        .\op_mem_91_20_reg[0][16]_1 (cordic_pe3_n_96),
        .\op_mem_91_20_reg[0][16]_2 ({cordic_pe3_n_60,cordic_pe3_n_61}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe4_n_55,cordic_pe4_n_56}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe4_n_89,cordic_pe4_n_90}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe4_n_91),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe4_n_96),
        .\op_mem_91_20_reg[0][17]_3 (cordic_pe3_n_100),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe3_n_94,cordic_pe3_n_95}),
        .\op_mem_91_20_reg[0][17]_5 ({cordic_pe3_n_30,cordic_pe3_n_31,cordic_pe3_n_32,cordic_pe3_n_33}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe4_n_30,cordic_pe4_n_31,cordic_pe4_n_32,cordic_pe4_n_33}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe4_n_57,cordic_pe4_n_58,cordic_pe4_n_59,cordic_pe4_n_60}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe4_n_61,cordic_pe4_n_62,cordic_pe4_n_63,cordic_pe4_n_64}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe4_n_99),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe4_n_100,cordic_pe4_n_101,cordic_pe4_n_102,cordic_pe4_n_103}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe3_n_66,cordic_pe3_n_67,cordic_pe3_n_68,cordic_pe3_n_69}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe3_n_62,cordic_pe3_n_63,cordic_pe3_n_64,cordic_pe3_n_65}),
        .\op_mem_91_20_reg[0][3]_6 ({cordic_pe5_n_91,cordic_pe5_n_92,cordic_pe5_n_93,cordic_pe5_n_94}),
        .\op_mem_91_20_reg[0][3]_7 ({cordic_pe3_n_34,cordic_pe3_n_35,cordic_pe3_n_36,cordic_pe3_n_37}),
        .\op_mem_91_20_reg[0][4] ({cordic_pe4_n_9,cordic_pe4_n_10,cordic_pe4_n_11,cordic_pe4_n_12}),
        .\op_mem_91_20_reg[0][4]_0 ({cordic_pe4_n_13,cordic_pe4_n_14,cordic_pe4_n_15}),
        .\op_mem_91_20_reg[0][4]_1 (cordic_pe4_n_98),
        .\op_mem_91_20_reg[0][4]_2 ({cordic_pe3_n_26,cordic_pe3_n_27,cordic_pe3_n_28,cordic_pe3_n_29}),
        .\op_mem_91_20_reg[0][4]_3 ({cordic_pe3_n_22,cordic_pe3_n_23,cordic_pe3_n_24,cordic_pe3_n_25}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe4_n_34,cordic_pe4_n_35,cordic_pe4_n_36,cordic_pe4_n_37}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe4_n_38,cordic_pe4_n_39,cordic_pe4_n_40,cordic_pe4_n_41}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe4_n_65,cordic_pe4_n_66,cordic_pe4_n_67,cordic_pe4_n_68}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe4_n_69,cordic_pe4_n_70,cordic_pe4_n_71,cordic_pe4_n_72}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe4_n_104,cordic_pe4_n_105,cordic_pe4_n_106,cordic_pe4_n_107}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe3_n_74,cordic_pe3_n_75,cordic_pe3_n_76,cordic_pe3_n_77}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe3_n_70,cordic_pe3_n_71,cordic_pe3_n_72,cordic_pe3_n_73}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe3_n_8,cordic_pe3_n_9,cordic_pe3_n_10,cordic_pe3_n_11}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe5_n_95,cordic_pe5_n_96,cordic_pe5_n_97,cordic_pe5_n_98}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe3_n_38,cordic_pe3_n_39,cordic_pe3_n_40,cordic_pe3_n_41}),
        .\op_mem_91_20_reg[0][7]_9 ({cordic_pe3_n_42,cordic_pe3_n_43,cordic_pe3_n_44,cordic_pe3_n_45}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe4_n_16,cordic_pe4_n_17,cordic_pe4_n_18,cordic_pe4_n_19}),
        .\op_mem_91_20_reg[0][8]_0 ({cordic_pe4_n_20,cordic_pe4_n_21,cordic_pe4_n_22,cordic_pe4_n_23}));
  complexphasedetector_0_complexphasedetector_cordic_pe5_x1 cordic_pe5
       (.DI({cordic_pe4_n_13,addsub1_s_net_x1,cordic_pe4_n_14,cordic_pe4_n_15}),
        .O({cordic_pe5_n_10,cordic_pe5_n_11,cordic_pe5_n_12,cordic_pe5_n_13}),
        .S({cordic_pe4_n_0,cordic_pe4_n_1,cordic_pe4_n_2,cordic_pe4_n_3}),
        .addsub1_s_net_x5(addsub1_s_net_x5),
        .clk(clk),
        .\op_mem_91_20_reg[0][0] (cordic_pe4_n_98),
        .\op_mem_91_20_reg[0][11] ({cordic_pe5_n_27,cordic_pe5_n_28,cordic_pe5_n_29,cordic_pe5_n_30}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe5_n_31,cordic_pe5_n_32,cordic_pe5_n_33,cordic_pe5_n_34}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe5_n_57,cordic_pe5_n_58,cordic_pe5_n_59,cordic_pe5_n_60}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe5_n_61,cordic_pe5_n_62,cordic_pe5_n_63,cordic_pe5_n_64}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe5_n_99,cordic_pe5_n_100,cordic_pe5_n_101,cordic_pe5_n_102}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe4_n_77,cordic_pe4_n_78,cordic_pe4_n_79,cordic_pe4_n_80}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe4_n_73,cordic_pe4_n_74,cordic_pe4_n_75,cordic_pe4_n_76}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe6_n_93,cordic_pe6_n_94,cordic_pe6_n_95,cordic_pe6_n_96}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe4_n_42,cordic_pe4_n_43,cordic_pe4_n_44,cordic_pe4_n_45}),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe4_n_46,cordic_pe4_n_47,cordic_pe4_n_48,cordic_pe4_n_49}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe5_n_6,cordic_pe5_n_7,cordic_pe5_n_8,cordic_pe5_n_9}),
        .\op_mem_91_20_reg[0][12]_0 ({cordic_pe5_n_76,cordic_pe5_n_77,cordic_pe5_n_78}),
        .\op_mem_91_20_reg[0][12]_1 (cordic_pe4_n_54),
        .\op_mem_91_20_reg[0][14] ({cordic_pe4_n_5,cordic_pe4_n_6,cordic_pe4_n_7,cordic_pe4_n_8}),
        .\op_mem_91_20_reg[0][14]_0 ({cordic_pe4_n_92,cordic_pe4_n_93,cordic_pe4_n_94,cordic_pe4_n_95}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe5_n_35,cordic_pe5_n_36,cordic_pe5_n_37,cordic_pe5_n_38}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe5_n_65,cordic_pe5_n_66,cordic_pe5_n_67,cordic_pe5_n_68}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe5_n_69,cordic_pe5_n_70,cordic_pe5_n_71,cordic_pe5_n_72}),
        .\op_mem_91_20_reg[0][15]_2 (cordic_pe5_n_103),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe4_n_85,cordic_pe4_n_86,cordic_pe4_n_87,cordic_pe4_n_88}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe4_n_81,cordic_pe4_n_82,cordic_pe4_n_83,cordic_pe4_n_84}),
        .\op_mem_91_20_reg[0][15]_5 (cordic_pe4_n_96),
        .\op_mem_91_20_reg[0][15]_6 ({cordic_pe4_n_50,cordic_pe4_n_51,cordic_pe4_n_52,cordic_pe4_n_53}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe5_n_79,cordic_pe5_n_80,cordic_pe5_n_81,cordic_pe5_n_82}),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe5_n_83,cordic_pe5_n_84,cordic_pe5_n_85,cordic_pe5_n_86}),
        .\op_mem_91_20_reg[0][16]_1 (cordic_pe4_n_91),
        .\op_mem_91_20_reg[0][16]_2 ({cordic_pe4_n_55,cordic_pe4_n_56}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe5_n_39,cordic_pe5_n_40}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe5_n_73,cordic_pe5_n_74}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe5_n_75),
        .\op_mem_91_20_reg[0][17]_2 (cordic_pe5_n_87),
        .\op_mem_91_20_reg[0][17]_3 (cordic_pe4_n_99),
        .\op_mem_91_20_reg[0][17]_4 ({cordic_pe4_n_89,cordic_pe4_n_90}),
        .\op_mem_91_20_reg[0][17]_5 ({cordic_pe4_n_26,cordic_pe4_n_27,cordic_pe4_n_28,cordic_pe4_n_29}),
        .\op_mem_91_20_reg[0][1] (cordic_pe5_n_5),
        .\op_mem_91_20_reg[0][2] (cordic_pe5_n_4),
        .\op_mem_91_20_reg[0][3] (cordic_pe5_n_3),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe5_n_15,cordic_pe5_n_16,cordic_pe5_n_17,cordic_pe5_n_18}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe5_n_41,cordic_pe5_n_42,cordic_pe5_n_43,cordic_pe5_n_44}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe5_n_45,cordic_pe5_n_46,cordic_pe5_n_47,cordic_pe5_n_48}),
        .\op_mem_91_20_reg[0][3]_3 (cordic_pe5_n_88),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe5_n_91,cordic_pe5_n_92,cordic_pe5_n_93,cordic_pe5_n_94}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe4_n_61,cordic_pe4_n_62,cordic_pe4_n_63,cordic_pe4_n_64}),
        .\op_mem_91_20_reg[0][3]_6 ({cordic_pe4_n_57,cordic_pe4_n_58,cordic_pe4_n_59,cordic_pe4_n_60}),
        .\op_mem_91_20_reg[0][3]_7 ({cordic_pe4_n_9,cordic_pe4_n_10,cordic_pe4_n_11,cordic_pe4_n_12}),
        .\op_mem_91_20_reg[0][3]_8 ({cordic_pe6_n_85,cordic_pe6_n_86,cordic_pe6_n_87,cordic_pe6_n_88}),
        .\op_mem_91_20_reg[0][3]_9 ({cordic_pe4_n_30,cordic_pe4_n_31,cordic_pe4_n_32,cordic_pe4_n_33}),
        .\op_mem_91_20_reg[0][4] (cordic_pe5_n_2),
        .\op_mem_91_20_reg[0][5] (cordic_pe5_n_1),
        .\op_mem_91_20_reg[0][6] (cordic_pe5_n_0),
        .\op_mem_91_20_reg[0][7] ({cordic_pe5_n_19,cordic_pe5_n_20,cordic_pe5_n_21,cordic_pe5_n_22}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe5_n_23,cordic_pe5_n_24,cordic_pe5_n_25,cordic_pe5_n_26}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe5_n_49,cordic_pe5_n_50,cordic_pe5_n_51,cordic_pe5_n_52}),
        .\op_mem_91_20_reg[0][7]_10 ({cordic_pe4_n_34,cordic_pe4_n_35,cordic_pe4_n_36,cordic_pe4_n_37}),
        .\op_mem_91_20_reg[0][7]_11 ({cordic_pe4_n_38,cordic_pe4_n_39,cordic_pe4_n_40,cordic_pe4_n_41}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe5_n_53,cordic_pe5_n_54,cordic_pe5_n_55,cordic_pe5_n_56}),
        .\op_mem_91_20_reg[0][7]_3 (cordic_pe5_n_90),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe5_n_95,cordic_pe5_n_96,cordic_pe5_n_97,cordic_pe5_n_98}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe4_n_69,cordic_pe4_n_70,cordic_pe4_n_71,cordic_pe4_n_72}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe4_n_65,cordic_pe4_n_66,cordic_pe4_n_67,cordic_pe4_n_68}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe4_n_16,cordic_pe4_n_17,cordic_pe4_n_18,cordic_pe4_n_19}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe4_n_20,cordic_pe4_n_21,cordic_pe4_n_22,cordic_pe4_n_23}),
        .\op_mem_91_20_reg[0][7]_9 ({cordic_pe6_n_89,cordic_pe6_n_90,cordic_pe6_n_91,cordic_pe6_n_92}),
        .\op_mem_91_20_reg[0][8] (cordic_pe5_n_89),
        .\op_mem_91_20_reg[0][9] ({cordic_pe4_n_24,cordic_pe4_n_25}));
  complexphasedetector_0_complexphasedetector_cordic_pe6_x1 cordic_pe6
       (.DI({cordic_pe6_n_9,cordic_pe6_n_10,cordic_pe6_n_11,cordic_pe6_n_12}),
        .O({cordic_pe6_n_4,cordic_pe6_n_5,cordic_pe6_n_6,cordic_pe6_n_7}),
        .S({cordic_pe6_n_0,cordic_pe6_n_1,cordic_pe6_n_2,cordic_pe6_n_3}),
        .addsub1_s_net_x5(addsub1_s_net_x5),
        .addsub1_s_net_x7(addsub1_s_net_x7),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] ({cordic_pe7_n_94,cordic_pe7_n_95,cordic_pe7_n_96}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe6_n_21,cordic_pe6_n_22,cordic_pe6_n_23,cordic_pe6_n_24}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe6_n_25,cordic_pe6_n_26,cordic_pe6_n_27}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe6_n_50,cordic_pe6_n_51,cordic_pe6_n_52,cordic_pe6_n_53}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe6_n_54,cordic_pe6_n_55,cordic_pe6_n_56,cordic_pe6_n_57}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe6_n_69,cordic_pe6_n_70,cordic_pe6_n_71}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe6_n_93,cordic_pe6_n_94,cordic_pe6_n_95,cordic_pe6_n_96}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe5_n_61,cordic_pe5_n_62,cordic_pe5_n_63,cordic_pe5_n_64}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe5_n_57,cordic_pe5_n_58,cordic_pe5_n_59,cordic_pe5_n_60}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe5_n_27,cordic_pe5_n_28,cordic_pe5_n_29,cordic_pe5_n_30}),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe5_n_31,cordic_pe5_n_32,cordic_pe5_n_33,cordic_pe5_n_34}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe5_n_76,cordic_pe5_n_77,cordic_pe5_n_78}),
        .\op_mem_91_20_reg[0][12]_0 ({cordic_pe5_n_6,cordic_pe5_n_7,cordic_pe5_n_8,cordic_pe5_n_9}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe6_n_28,cordic_pe6_n_29,cordic_pe6_n_30,cordic_pe6_n_31}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe6_n_58,cordic_pe6_n_59,cordic_pe6_n_60,cordic_pe6_n_61}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe6_n_62,cordic_pe6_n_63,cordic_pe6_n_64,cordic_pe6_n_65}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe6_n_72,cordic_pe6_n_73,cordic_pe6_n_74,cordic_pe6_n_75}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe6_n_76,cordic_pe6_n_77,cordic_pe6_n_78,cordic_pe6_n_79}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe5_n_69,cordic_pe5_n_70,cordic_pe5_n_71,cordic_pe5_n_72}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe5_n_65,cordic_pe5_n_66,cordic_pe5_n_67,cordic_pe5_n_68}),
        .\op_mem_91_20_reg[0][15]_6 ({cordic_pe5_n_35,cordic_pe5_n_36,cordic_pe5_n_37,cordic_pe5_n_38}),
        .\op_mem_91_20_reg[0][16] (cordic_pe5_n_75),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe5_n_83,cordic_pe5_n_84,cordic_pe5_n_85,cordic_pe5_n_86}),
        .\op_mem_91_20_reg[0][16]_1 ({cordic_pe5_n_79,cordic_pe5_n_80,cordic_pe5_n_81,cordic_pe5_n_82}),
        .\op_mem_91_20_reg[0][16]_2 ({cordic_pe5_n_39,cordic_pe5_n_40}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe6_n_32,cordic_pe6_n_33}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe6_n_66,cordic_pe6_n_67}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe6_n_68),
        .\op_mem_91_20_reg[0][17]_2 ({cordic_pe6_n_80,cordic_pe6_n_81}),
        .\op_mem_91_20_reg[0][17]_3 (cordic_pe6_n_82),
        .\op_mem_91_20_reg[0][17]_4 (cordic_pe5_n_88),
        .\op_mem_91_20_reg[0][17]_5 ({cordic_pe5_n_73,cordic_pe5_n_74}),
        .\op_mem_91_20_reg[0][17]_6 (cordic_pe5_n_87),
        .\op_mem_91_20_reg[0][17]_7 ({cordic_pe5_n_10,cordic_pe5_n_11,cordic_pe5_n_12,cordic_pe5_n_13}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe6_n_34,cordic_pe6_n_35,cordic_pe6_n_36,cordic_pe6_n_37}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe6_n_38,cordic_pe6_n_39,cordic_pe6_n_40,cordic_pe6_n_41}),
        .\op_mem_91_20_reg[0][3]_1 (cordic_pe6_n_83),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe6_n_85,cordic_pe6_n_86,cordic_pe6_n_87,cordic_pe6_n_88}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe5_n_45,cordic_pe5_n_46,cordic_pe5_n_47,cordic_pe5_n_48}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe5_n_41,cordic_pe5_n_42,cordic_pe5_n_43,cordic_pe5_n_44}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe7_n_86,cordic_pe7_n_87,cordic_pe7_n_88,cordic_pe7_n_89}),
        .\op_mem_91_20_reg[0][3]_6 ({cordic_pe5_n_15,cordic_pe5_n_16,cordic_pe5_n_17,cordic_pe5_n_18}),
        .\op_mem_91_20_reg[0][7] ({cordic_pe6_n_13,cordic_pe6_n_14,cordic_pe6_n_15,cordic_pe6_n_16}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe6_n_17,cordic_pe6_n_18,cordic_pe6_n_19,cordic_pe6_n_20}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe6_n_42,cordic_pe6_n_43,cordic_pe6_n_44,cordic_pe6_n_45}),
        .\op_mem_91_20_reg[0][7]_10 ({cordic_pe5_n_23,cordic_pe5_n_24,cordic_pe5_n_25,cordic_pe5_n_26}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe6_n_46,cordic_pe6_n_47,cordic_pe6_n_48,cordic_pe6_n_49}),
        .\op_mem_91_20_reg[0][7]_3 (cordic_pe6_n_84),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe6_n_89,cordic_pe6_n_90,cordic_pe6_n_91,cordic_pe6_n_92}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe5_n_53,cordic_pe5_n_54,cordic_pe5_n_55,cordic_pe5_n_56}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe5_n_49,cordic_pe5_n_50,cordic_pe5_n_51,cordic_pe5_n_52}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe7_n_90,cordic_pe7_n_91,cordic_pe7_n_92,cordic_pe7_n_93}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe5_n_19,cordic_pe5_n_20,cordic_pe5_n_21,cordic_pe5_n_22}),
        .\op_mem_91_20_reg[0][7]_9 (cordic_pe5_n_90),
        .\op_mem_91_20_reg[0][8] (cordic_pe5_n_89));
  complexphasedetector_0_complexphasedetector_cordic_pe7_x1 cordic_pe7
       (.DI({cordic_pe7_n_10,cordic_pe7_n_11,cordic_pe7_n_12,cordic_pe7_n_13}),
        .O({cordic_pe7_n_5,cordic_pe7_n_6,cordic_pe7_n_7,cordic_pe7_n_8}),
        .S({cordic_pe6_n_0,cordic_pe6_n_1,cordic_pe6_n_2,cordic_pe6_n_3}),
        .addsub1_s_net_x7(addsub1_s_net_x7),
        .addsub1_s_net_x8(addsub1_s_net_x8),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] ({cordic_pe7_n_1,cordic_pe7_n_2,cordic_pe7_n_3,cordic_pe7_n_4}),
        .\op_mem_91_20_reg[0][10]_0 ({cordic_pe7_n_69,cordic_pe7_n_70,cordic_pe7_n_71}),
        .\op_mem_91_20_reg[0][10]_1 ({cordic_pe6_n_25,cordic_pe6_n_26,cordic_pe6_n_27}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe7_n_22,cordic_pe7_n_23,cordic_pe7_n_24,cordic_pe7_n_25}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_pe7_n_26,cordic_pe7_n_27}),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe7_n_50,cordic_pe7_n_51,cordic_pe7_n_52,cordic_pe7_n_53}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe7_n_54,cordic_pe7_n_55,cordic_pe7_n_56,cordic_pe7_n_57}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe7_n_94,cordic_pe7_n_95,cordic_pe7_n_96}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe6_n_54,cordic_pe6_n_55,cordic_pe6_n_56,cordic_pe6_n_57}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe6_n_50,cordic_pe6_n_51,cordic_pe6_n_52,cordic_pe6_n_53}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe6_n_69,cordic_pe6_n_70,cordic_pe6_n_71}),
        .\op_mem_91_20_reg[0][11]_7 ({cordic_pe6_n_21,cordic_pe6_n_22,cordic_pe6_n_23,cordic_pe6_n_24}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe7_n_72,cordic_pe7_n_73,cordic_pe7_n_74,cordic_pe7_n_75}),
        .\op_mem_91_20_reg[0][14]_0 ({cordic_pe7_n_76,cordic_pe7_n_77,cordic_pe7_n_78,cordic_pe7_n_79}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe7_n_28,cordic_pe7_n_29,cordic_pe7_n_30,cordic_pe7_n_31}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe7_n_58,cordic_pe7_n_59,cordic_pe7_n_60,cordic_pe7_n_61}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe7_n_62,cordic_pe7_n_63,cordic_pe7_n_64,cordic_pe7_n_65}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe6_n_62,cordic_pe6_n_63,cordic_pe6_n_64,cordic_pe6_n_65}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe6_n_58,cordic_pe6_n_59,cordic_pe6_n_60,cordic_pe6_n_61}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe6_n_76,cordic_pe6_n_77,cordic_pe6_n_78,cordic_pe6_n_79}),
        .\op_mem_91_20_reg[0][15]_5 ({cordic_pe6_n_72,cordic_pe6_n_73,cordic_pe6_n_74,cordic_pe6_n_75}),
        .\op_mem_91_20_reg[0][15]_6 ({cordic_pe6_n_28,cordic_pe6_n_29,cordic_pe6_n_30,cordic_pe6_n_31}),
        .\op_mem_91_20_reg[0][16] (cordic_pe6_n_68),
        .\op_mem_91_20_reg[0][16]_0 (cordic_pe6_n_82),
        .\op_mem_91_20_reg[0][16]_1 ({cordic_pe6_n_32,cordic_pe6_n_33}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe7_n_32,cordic_pe7_n_33}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe7_n_66,cordic_pe7_n_67}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe7_n_68),
        .\op_mem_91_20_reg[0][17]_2 ({cordic_pe7_n_80,cordic_pe7_n_81,cordic_pe7_n_82}),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe7_n_83,cordic_pe7_n_84}),
        .\op_mem_91_20_reg[0][17]_4 (cordic_pe6_n_83),
        .\op_mem_91_20_reg[0][17]_5 ({cordic_pe6_n_66,cordic_pe6_n_67}),
        .\op_mem_91_20_reg[0][17]_6 ({cordic_pe6_n_80,cordic_pe6_n_81}),
        .\op_mem_91_20_reg[0][17]_7 ({cordic_pe6_n_4,cordic_pe6_n_5,cordic_pe6_n_6,cordic_pe6_n_7}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe7_n_34,cordic_pe7_n_35,cordic_pe7_n_36,cordic_pe7_n_37}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe7_n_38,cordic_pe7_n_39,cordic_pe7_n_40,cordic_pe7_n_41}),
        .\op_mem_91_20_reg[0][3]_1 (cordic_pe7_n_85),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe7_n_86,cordic_pe7_n_87,cordic_pe7_n_88,cordic_pe7_n_89}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe6_n_38,cordic_pe6_n_39,cordic_pe6_n_40,cordic_pe6_n_41}),
        .\op_mem_91_20_reg[0][3]_4 ({cordic_pe6_n_34,cordic_pe6_n_35,cordic_pe6_n_36,cordic_pe6_n_37}),
        .\op_mem_91_20_reg[0][3]_5 ({cordic_pe8_n_87,cordic_pe8_n_88,cordic_pe8_n_89,cordic_pe8_n_90}),
        .\op_mem_91_20_reg[0][3]_6 ({cordic_pe6_n_9,cordic_pe6_n_10,cordic_pe6_n_11,cordic_pe6_n_12}),
        .\op_mem_91_20_reg[0][6] (cordic_pe7_n_0),
        .\op_mem_91_20_reg[0][6]_0 (cordic_pe5_n_0),
        .\op_mem_91_20_reg[0][7] ({cordic_pe7_n_14,cordic_pe7_n_15,cordic_pe7_n_16,cordic_pe7_n_17}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe7_n_18,cordic_pe7_n_19,cordic_pe7_n_20,cordic_pe7_n_21}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe7_n_42,cordic_pe7_n_43,cordic_pe7_n_44,cordic_pe7_n_45}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe7_n_46,cordic_pe7_n_47,cordic_pe7_n_48,cordic_pe7_n_49}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe7_n_90,cordic_pe7_n_91,cordic_pe7_n_92,cordic_pe7_n_93}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe6_n_46,cordic_pe6_n_47,cordic_pe6_n_48,cordic_pe6_n_49}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe6_n_42,cordic_pe6_n_43,cordic_pe6_n_44,cordic_pe6_n_45}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe8_n_91,cordic_pe8_n_92,cordic_pe8_n_93,cordic_pe8_n_94}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe6_n_13,cordic_pe6_n_14,cordic_pe6_n_15,cordic_pe6_n_16}),
        .\op_mem_91_20_reg[0][7]_8 (cordic_pe6_n_84),
        .\op_mem_91_20_reg[0][7]_9 ({cordic_pe6_n_17,cordic_pe6_n_18,cordic_pe6_n_19,cordic_pe6_n_20}),
        .\op_mem_91_20_reg[0][9] ({cordic_pe8_n_95,cordic_pe8_n_96}));
  complexphasedetector_0_complexphasedetector_cordic_pe8_x1 cordic_pe8
       (.DI({cordic_pe8_n_10,cordic_pe8_n_11,cordic_pe8_n_12,cordic_pe8_n_13}),
        .O({cordic_pe8_n_5,cordic_pe8_n_6,cordic_pe8_n_7,cordic_pe8_n_8}),
        .S({cordic_pe8_n_1,cordic_pe8_n_2,cordic_pe8_n_3,cordic_pe8_n_4}),
        .addsub1_s_net_x0(addsub1_s_net_x0),
        .addsub1_s_net_x8(addsub1_s_net_x8),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] ({cordic_pe7_n_69,cordic_pe7_n_70,cordic_pe7_n_71}),
        .\op_mem_91_20_reg[0][10]_0 ({cordic_pe7_n_1,cordic_pe7_n_2,cordic_pe7_n_3,cordic_pe7_n_4}),
        .\op_mem_91_20_reg[0][11] ({cordic_pe8_n_22,cordic_pe8_n_23,cordic_pe8_n_24,cordic_pe8_n_25}),
        .\op_mem_91_20_reg[0][11]_0 (cordic_pe8_n_26),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe8_n_33,cordic_pe8_n_34,cordic_pe8_n_35,cordic_pe8_n_36}),
        .\op_mem_91_20_reg[0][11]_10 ({cordic_pe7_n_50,cordic_pe7_n_51,cordic_pe7_n_52,cordic_pe7_n_53}),
        .\op_mem_91_20_reg[0][11]_11 ({cordic_pe7_n_22,cordic_pe7_n_23,cordic_pe7_n_24,cordic_pe7_n_25}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe8_n_37,cordic_pe8_n_38,cordic_pe8_n_39,cordic_pe8_n_40}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe8_n_41,cordic_pe8_n_42,cordic_pe8_n_43,cordic_pe8_n_44}),
        .\op_mem_91_20_reg[0][11]_4 ({cordic_pe8_n_45,cordic_pe8_n_46,cordic_pe8_n_47,cordic_pe8_n_48}),
        .\op_mem_91_20_reg[0][11]_5 ({cordic_pe8_n_49,cordic_pe8_n_50,cordic_pe8_n_51,cordic_pe8_n_52}),
        .\op_mem_91_20_reg[0][11]_6 ({cordic_pe8_n_53,cordic_pe8_n_54,cordic_pe8_n_55,cordic_pe8_n_56}),
        .\op_mem_91_20_reg[0][11]_7 (cordic_pe8_n_86),
        .\op_mem_91_20_reg[0][11]_8 ({cordic_pe8_n_95,cordic_pe8_n_96}),
        .\op_mem_91_20_reg[0][11]_9 ({cordic_pe7_n_54,cordic_pe7_n_55,cordic_pe7_n_56,cordic_pe7_n_57}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe8_n_71,cordic_pe8_n_72,cordic_pe8_n_73,cordic_pe8_n_74}),
        .\op_mem_91_20_reg[0][13]_0 ({cordic_pe8_n_75,cordic_pe8_n_76,cordic_pe8_n_77,cordic_pe8_n_78}),
        .\op_mem_91_20_reg[0][14] ({cordic_pe7_n_76,cordic_pe7_n_77,cordic_pe7_n_78,cordic_pe7_n_79}),
        .\op_mem_91_20_reg[0][14]_0 ({cordic_pe7_n_72,cordic_pe7_n_73,cordic_pe7_n_74,cordic_pe7_n_75}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe8_n_27,cordic_pe8_n_28,cordic_pe8_n_29,cordic_pe8_n_30}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe8_n_57,cordic_pe8_n_58,cordic_pe8_n_59,cordic_pe8_n_60}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe8_n_61,cordic_pe8_n_62,cordic_pe8_n_63,cordic_pe8_n_64}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe7_n_62,cordic_pe7_n_63,cordic_pe7_n_64,cordic_pe7_n_65}),
        .\op_mem_91_20_reg[0][15]_3 ({cordic_pe7_n_58,cordic_pe7_n_59,cordic_pe7_n_60,cordic_pe7_n_61}),
        .\op_mem_91_20_reg[0][15]_4 ({cordic_pe7_n_28,cordic_pe7_n_29,cordic_pe7_n_30,cordic_pe7_n_31}),
        .\op_mem_91_20_reg[0][16] (cordic_pe7_n_68),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe7_n_83,cordic_pe7_n_84}),
        .\op_mem_91_20_reg[0][16]_1 ({cordic_pe7_n_32,cordic_pe7_n_33}),
        .\op_mem_91_20_reg[0][17] ({cordic_pe8_n_31,cordic_pe8_n_32}),
        .\op_mem_91_20_reg[0][17]_0 ({cordic_pe8_n_65,cordic_pe8_n_66}),
        .\op_mem_91_20_reg[0][17]_1 (cordic_pe8_n_67),
        .\op_mem_91_20_reg[0][17]_2 ({cordic_pe8_n_79,cordic_pe8_n_80,cordic_pe8_n_81,cordic_pe8_n_82}),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe8_n_83,cordic_pe8_n_84,cordic_pe8_n_85}),
        .\op_mem_91_20_reg[0][17]_4 (cordic_pe7_n_85),
        .\op_mem_91_20_reg[0][17]_5 ({cordic_pe7_n_66,cordic_pe7_n_67}),
        .\op_mem_91_20_reg[0][17]_6 ({cordic_pe7_n_80,cordic_pe7_n_81,cordic_pe7_n_82}),
        .\op_mem_91_20_reg[0][17]_7 ({cordic_pe7_n_5,cordic_pe7_n_6,cordic_pe7_n_7,cordic_pe7_n_8}),
        .\op_mem_91_20_reg[0][3] ({cordic_pe8_n_87,cordic_pe8_n_88,cordic_pe8_n_89,cordic_pe8_n_90}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe7_n_38,cordic_pe7_n_39,cordic_pe7_n_40,cordic_pe7_n_41}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe7_n_34,cordic_pe7_n_35,cordic_pe7_n_36,cordic_pe7_n_37}),
        .\op_mem_91_20_reg[0][3]_2 ({cordic_pe9_n_64,cordic_pe9_n_65,cordic_pe9_n_66,cordic_pe9_n_67}),
        .\op_mem_91_20_reg[0][3]_3 ({cordic_pe7_n_10,cordic_pe7_n_11,cordic_pe7_n_12,cordic_pe7_n_13}),
        .\op_mem_91_20_reg[0][5] (cordic_pe8_n_0),
        .\op_mem_91_20_reg[0][5]_0 (cordic_pe5_n_1),
        .\op_mem_91_20_reg[0][6] (cordic_pe7_n_0),
        .\op_mem_91_20_reg[0][7] ({cordic_pe8_n_14,cordic_pe8_n_15,cordic_pe8_n_16,cordic_pe8_n_17}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe8_n_18,cordic_pe8_n_19,cordic_pe8_n_20,cordic_pe8_n_21}),
        .\op_mem_91_20_reg[0][7]_1 ({cordic_pe8_n_91,cordic_pe8_n_92,cordic_pe8_n_93,cordic_pe8_n_94}),
        .\op_mem_91_20_reg[0][7]_2 ({cordic_pe7_n_46,cordic_pe7_n_47,cordic_pe7_n_48,cordic_pe7_n_49}),
        .\op_mem_91_20_reg[0][7]_3 ({cordic_pe7_n_42,cordic_pe7_n_43,cordic_pe7_n_44,cordic_pe7_n_45}),
        .\op_mem_91_20_reg[0][7]_4 ({cordic_pe9_n_68,cordic_pe9_n_69,cordic_pe9_n_70,cordic_pe9_n_71}),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe7_n_14,cordic_pe7_n_15,cordic_pe7_n_16,cordic_pe7_n_17}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe7_n_18,cordic_pe7_n_19,cordic_pe7_n_20,cordic_pe7_n_21}),
        .\op_mem_91_20_reg[0][8] (cordic_pe9_n_72),
        .\op_mem_91_20_reg[0][9] ({cordic_pe8_n_68,cordic_pe8_n_69,cordic_pe8_n_70}),
        .\op_mem_91_20_reg[0][9]_0 ({cordic_pe7_n_26,cordic_pe7_n_27}));
  complexphasedetector_0_complexphasedetector_cordic_pe9_x0 cordic_pe9
       (.DI({cordic_pe9_n_36,cordic_pe9_n_37,cordic_pe9_n_38}),
        .O({cordic_pe9_n_34,cordic_pe9_n_35}),
        .S({cordic_pe8_n_1,cordic_pe8_n_2,cordic_pe8_n_3,cordic_pe8_n_4}),
        .addsub1_s_net(addsub1_s_net),
        .addsub1_s_net_x0(addsub1_s_net_x0),
        .clk(clk),
        .\op_mem_91_20_reg[0][0] (cordic_pe9_n_4),
        .\op_mem_91_20_reg[0][0]_0 (cordic_pe4_n_97),
        .\op_mem_91_20_reg[0][11] ({cordic_pe9_n_26,cordic_pe9_n_27,cordic_pe9_n_28,cordic_pe9_n_29}),
        .\op_mem_91_20_reg[0][11]_0 (cordic_pe9_n_72),
        .\op_mem_91_20_reg[0][11]_1 ({cordic_pe8_n_53,cordic_pe8_n_54,cordic_pe8_n_55,cordic_pe8_n_56}),
        .\op_mem_91_20_reg[0][11]_2 ({cordic_pe8_n_49,cordic_pe8_n_50,cordic_pe8_n_51,cordic_pe8_n_52}),
        .\op_mem_91_20_reg[0][11]_3 ({cordic_pe8_n_22,cordic_pe8_n_23,cordic_pe8_n_24,cordic_pe8_n_25}),
        .\op_mem_91_20_reg[0][12] ({cordic_pe9_n_39,cordic_pe9_n_40,cordic_pe9_n_41,cordic_pe9_n_42}),
        .\op_mem_91_20_reg[0][12]_0 ({cordic_pe9_n_43,cordic_pe9_n_44,cordic_pe9_n_45,cordic_pe9_n_46}),
        .\op_mem_91_20_reg[0][13] ({cordic_pe8_n_75,cordic_pe8_n_76,cordic_pe8_n_77,cordic_pe8_n_78}),
        .\op_mem_91_20_reg[0][13]_0 ({cordic_pe8_n_71,cordic_pe8_n_72,cordic_pe8_n_73,cordic_pe8_n_74}),
        .\op_mem_91_20_reg[0][15] ({cordic_pe9_n_30,cordic_pe9_n_31,cordic_pe9_n_32,cordic_pe9_n_33}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_pe8_n_61,cordic_pe8_n_62,cordic_pe8_n_63,cordic_pe8_n_64}),
        .\op_mem_91_20_reg[0][15]_1 ({cordic_pe8_n_57,cordic_pe8_n_58,cordic_pe8_n_59,cordic_pe8_n_60}),
        .\op_mem_91_20_reg[0][15]_2 ({cordic_pe8_n_27,cordic_pe8_n_28,cordic_pe8_n_29,cordic_pe8_n_30}),
        .\op_mem_91_20_reg[0][16] ({cordic_pe9_n_47,cordic_pe9_n_48,cordic_pe9_n_49,cordic_pe9_n_50}),
        .\op_mem_91_20_reg[0][16]_0 ({cordic_pe9_n_51,cordic_pe9_n_52,cordic_pe9_n_53,cordic_pe9_n_54}),
        .\op_mem_91_20_reg[0][16]_1 (cordic_pe8_n_67),
        .\op_mem_91_20_reg[0][16]_2 ({cordic_pe8_n_83,cordic_pe8_n_84,cordic_pe8_n_85}),
        .\op_mem_91_20_reg[0][16]_3 ({cordic_pe8_n_31,cordic_pe8_n_32}),
        .\op_mem_91_20_reg[0][17] (cordic_pe9_n_55),
        .\op_mem_91_20_reg[0][17]_0 (cordic_pe8_n_86),
        .\op_mem_91_20_reg[0][17]_1 ({cordic_pe8_n_65,cordic_pe8_n_66}),
        .\op_mem_91_20_reg[0][17]_2 ({cordic_pe8_n_79,cordic_pe8_n_80,cordic_pe8_n_81,cordic_pe8_n_82}),
        .\op_mem_91_20_reg[0][17]_3 ({cordic_pe8_n_5,cordic_pe8_n_6,cordic_pe8_n_7,cordic_pe8_n_8}),
        .\op_mem_91_20_reg[0][1] (cordic_pe9_n_3),
        .\op_mem_91_20_reg[0][1]_0 (cordic_pe5_n_5),
        .\op_mem_91_20_reg[0][2] (cordic_pe9_n_2),
        .\op_mem_91_20_reg[0][2]_0 (cordic_pe5_n_4),
        .\op_mem_91_20_reg[0][3] (cordic_pe9_n_1),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_pe9_n_9,cordic_pe9_n_10,cordic_pe9_n_11,cordic_pe9_n_12}),
        .\op_mem_91_20_reg[0][3]_1 ({cordic_pe9_n_14,cordic_pe9_n_15,cordic_pe9_n_16,cordic_pe9_n_17}),
        .\op_mem_91_20_reg[0][3]_10 ({cordic_pe10_n_51,cordic_pe10_n_52,cordic_pe10_n_53,cordic_pe10_n_54}),
        .\op_mem_91_20_reg[0][3]_11 ({cordic_pe8_n_10,cordic_pe8_n_11,cordic_pe8_n_12,cordic_pe8_n_13}),
        .\op_mem_91_20_reg[0][3]_2 (cordic_pe9_n_60),
        .\op_mem_91_20_reg[0][3]_3 (cordic_pe9_n_61),
        .\op_mem_91_20_reg[0][3]_4 (cordic_pe9_n_62),
        .\op_mem_91_20_reg[0][3]_5 (cordic_pe9_n_63),
        .\op_mem_91_20_reg[0][3]_6 ({cordic_pe9_n_64,cordic_pe9_n_65,cordic_pe9_n_66,cordic_pe9_n_67}),
        .\op_mem_91_20_reg[0][3]_7 (cordic_pe5_n_3),
        .\op_mem_91_20_reg[0][3]_8 ({cordic_pe8_n_37,cordic_pe8_n_38,cordic_pe8_n_39,cordic_pe8_n_40}),
        .\op_mem_91_20_reg[0][3]_9 ({cordic_pe8_n_33,cordic_pe8_n_34,cordic_pe8_n_35,cordic_pe8_n_36}),
        .\op_mem_91_20_reg[0][4] (cordic_pe9_n_0),
        .\op_mem_91_20_reg[0][4]_0 (cordic_pe5_n_2),
        .\op_mem_91_20_reg[0][5] (cordic_pe8_n_0),
        .\op_mem_91_20_reg[0][7] ({cordic_pe9_n_18,cordic_pe9_n_19,cordic_pe9_n_20,cordic_pe9_n_21}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_pe9_n_22,cordic_pe9_n_23,cordic_pe9_n_24,cordic_pe9_n_25}),
        .\op_mem_91_20_reg[0][7]_1 (cordic_pe9_n_56),
        .\op_mem_91_20_reg[0][7]_10 ({cordic_pe8_n_18,cordic_pe8_n_19,cordic_pe8_n_20,cordic_pe8_n_21}),
        .\op_mem_91_20_reg[0][7]_2 (cordic_pe9_n_57),
        .\op_mem_91_20_reg[0][7]_3 (cordic_pe9_n_58),
        .\op_mem_91_20_reg[0][7]_4 (cordic_pe9_n_59),
        .\op_mem_91_20_reg[0][7]_5 ({cordic_pe9_n_68,cordic_pe9_n_69,cordic_pe9_n_70,cordic_pe9_n_71}),
        .\op_mem_91_20_reg[0][7]_6 ({cordic_pe8_n_45,cordic_pe8_n_46,cordic_pe8_n_47,cordic_pe8_n_48}),
        .\op_mem_91_20_reg[0][7]_7 ({cordic_pe8_n_41,cordic_pe8_n_42,cordic_pe8_n_43,cordic_pe8_n_44}),
        .\op_mem_91_20_reg[0][7]_8 ({cordic_pe10_n_55,cordic_pe10_n_56,cordic_pe10_n_57,cordic_pe10_n_58}),
        .\op_mem_91_20_reg[0][7]_9 ({cordic_pe8_n_14,cordic_pe8_n_15,cordic_pe8_n_16,cordic_pe8_n_17}),
        .\op_mem_91_20_reg[0][8] ({cordic_pe9_n_5,cordic_pe9_n_6,cordic_pe9_n_7,cordic_pe9_n_8}),
        .\op_mem_91_20_reg[0][8]_0 (cordic_pe8_n_26),
        .\op_mem_91_20_reg[0][9] ({cordic_pe8_n_68,cordic_pe8_n_69,cordic_pe8_n_70}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe1
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][4] ,
    internal_s_69_5_addsub,
    addsub_s_net_x10,
    O,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12]_0 ,
    mux_y_net,
    S,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][20] ,
    DI,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][18] ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][16]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][20]_5 ,
    clk,
    inverter_op_net);
  output [11:0]\op_mem_91_20_reg[0][3] ;
  output [2:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20] ;
  output [1:0]\op_mem_91_20_reg[0][20]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [3:0]\op_mem_91_20_reg[0][4] ;
  output [20:0]internal_s_69_5_addsub;
  output [9:0]addsub_s_net_x10;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19] ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  output \op_mem_91_20_reg[0][0] ;
  output [0:0]\op_mem_91_20_reg[0][16]_0 ;
  output [1:0]\op_mem_91_20_reg[0][8]_0 ;
  output [0:0]\op_mem_91_20_reg[0][12]_0 ;
  input [14:0]mux_y_net;
  input [3:0]S;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][20] ;
  input [1:0]DI;
  input [3:0]\pipe_16_22_reg[0][17] ;
  input [0:0]\pipe_16_22_reg[0][18] ;
  input [1:0]\op_mem_91_20_reg[0][3]_1 ;
  input [2:0]\op_mem_91_20_reg[0][7]_0 ;
  input [1:0]\op_mem_91_20_reg[0][10] ;
  input [1:0]\op_mem_91_20_reg[0][13] ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input [2:0]\op_mem_91_20_reg[0][16]_2 ;
  input [3:0]\op_mem_91_20_reg[0][16]_3 ;
  input [3:0]\op_mem_91_20_reg[0][20]_2 ;
  input [3:0]\op_mem_91_20_reg[0][20]_3 ;
  input [3:0]\op_mem_91_20_reg[0][20]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input clk;
  input inverter_op_net;

  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub2_n_0;
  wire addsub2_n_1;
  wire addsub2_n_3;
  wire addsub2_n_39;
  wire addsub2_n_4;
  wire addsub2_n_40;
  wire addsub2_n_41;
  wire addsub2_n_42;
  wire addsub2_n_43;
  wire addsub2_n_44;
  wire addsub2_n_45;
  wire addsub2_n_47;
  wire addsub2_n_5;
  wire [9:0]addsub_s_net_x10;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [14:0]mux_y_net;
  wire \op_mem_91_20_reg[0][0] ;
  wire [1:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [0:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire [3:0]\op_mem_91_20_reg[0][20] ;
  wire [1:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [11:0]\op_mem_91_20_reg[0][3] ;
  wire [2:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [2:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [1:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][17] ;
  wire [0:0]\pipe_16_22_reg[0][18] ;
  wire [3:0]\pipe_16_22_reg[0][20] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_114 addsub
       (.S({\op_mem_91_20_reg[0][3]_1 [1],addsub2_n_0,\op_mem_91_20_reg[0][3]_1 [0],addsub2_n_1}),
        .addsub_s_net_x10(addsub_s_net_x10),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][20] (addsub2_n_47),
        .\op_mem_91_20_reg[0][20]_0 ({addsub2_n_40,\op_mem_91_20_reg[0][10] ,addsub2_n_41}),
        .\op_mem_91_20_reg[0][20]_1 ({addsub2_n_3,addsub2_n_4,\op_mem_91_20_reg[0][13] }),
        .\op_mem_91_20_reg[0][20]_2 ({addsub2_n_42,addsub2_n_43,addsub2_n_44,\op_mem_91_20_reg[0][16]_1 }),
        .\op_mem_91_20_reg[0][20]_3 (addsub2_n_5),
        .\op_mem_91_20_reg[0][7]_0 ({\op_mem_91_20_reg[0][7]_0 ,addsub2_n_39}));
  complexphasedetector_0_sysgen_addsub_0378e36815_115 addsub1
       (.DI({\op_mem_91_20_reg[0][3]_0 [1],\op_mem_91_20_reg[0][3]_0 [2]}),
        .O(O),
        .S({\op_mem_91_20_reg[0][16]_2 ,addsub2_n_45}),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .mux_y_net(mux_y_net[14]),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_3 ),
        .\op_mem_91_20_reg[0][19] (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][3] [11]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_4 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_5 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3]_0 [0]),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ));
  complexphasedetector_0_sysgen_addsub_0378e36815_116 addsub2
       (.DI(DI),
        .S(S),
        .addsub_s_net_x10(addsub_s_net_x10[0]),
        .clk(clk),
        .mux_y_net(mux_y_net),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][11]_0 ({addsub2_n_40,addsub2_n_41}),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][15]_0 ({addsub2_n_3,addsub2_n_4}),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][3] [10:0]),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_2 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_3 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][19]_0 ({addsub2_n_42,addsub2_n_43,addsub2_n_44}),
        .\op_mem_91_20_reg[0][20]_0 (addsub2_n_5),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][3]_0 ({addsub2_n_0,addsub2_n_1}),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] [11]),
        .\op_mem_91_20_reg[0][3]_2 (addsub2_n_45),
        .\op_mem_91_20_reg[0][3]_3 (addsub2_n_47),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][7]_0 (addsub2_n_39),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][8]_1 (\op_mem_91_20_reg[0][8]_0 ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][18] (\pipe_16_22_reg[0][18] ),
        .\pipe_16_22_reg[0][20] (\pipe_16_22_reg[0][20] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe10" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe10
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][5] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][9] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][6] ,
    clk,
    \op_mem_91_20_reg[0][5]_0 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub_s_net_x11,
    S,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub2_s_net_x12,
    addsub1_s_net_x11,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][18] ,
    \op_mem_91_20_reg[0][19]_5 );
  output [13:0]\op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][5] ;
  output [1:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][13] ;
  output [3:0]\op_mem_91_20_reg[0][9] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input \op_mem_91_20_reg[0][6] ;
  input clk;
  input \op_mem_91_20_reg[0][5]_0 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [19:0]addsub_s_net_x11;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [12:0]addsub2_s_net_x12;
  input [19:0]addsub1_s_net_x11;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][10] ;
  input [3:0]\op_mem_91_20_reg[0][14] ;
  input [3:0]\op_mem_91_20_reg[0][18] ;
  input [0:0]\op_mem_91_20_reg[0][19]_5 ;

  wire [3:0]S;
  wire [19:0]addsub1_s_net_x11;
  wire [20:20]addsub1_s_net_x9;
  wire [12:0]addsub2_s_net_x12;
  wire [19:0]addsub_s_net_x11;
  wire [20:20]addsub_s_net_x15;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [1:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [13:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][5] ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire \op_mem_91_20_reg[0][6] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][9] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_111 addsub
       (.S(S),
        .addsub1_s_net_x9(addsub1_s_net_x9),
        .addsub_s_net_x11(addsub_s_net_x11),
        .addsub_s_net_x15(addsub_s_net_x15),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_0 [19:10]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [13]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_112 addsub1
       (.addsub1_s_net_x11(addsub1_s_net_x11),
        .addsub1_s_net_x9(addsub1_s_net_x9),
        .addsub2_s_net_x12(addsub2_s_net_x12[12]),
        .addsub_s_net_x15(addsub_s_net_x15),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19] [19:10]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][3] [13]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_113 addsub2
       (.addsub2_s_net_x12(addsub2_s_net_x12[11:0]),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][5] (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5]_0 ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe10_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe10_x0
   (b,
    \pipe_16_22_reg[0][8] ,
    \pipe_16_22_reg[0][16] ,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][16]_0 ,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][12]_0 ,
    d,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][4] ,
    clk,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][2] ,
    \op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][0] ,
    DI,
    S,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \reg_array[0].fde_used.u2 ,
    O,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][9] ,
    addsub1_s_net,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [17:0]b;
  output [3:0]\pipe_16_22_reg[0][8] ;
  output [1:0]\pipe_16_22_reg[0][16] ;
  output [2:0]\pipe_16_22_reg[0][12] ;
  output [2:0]\pipe_16_22_reg[0][16]_0 ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  output [1:0]\pipe_16_22_reg[0][12]_0 ;
  output [17:0]d;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  input \op_mem_91_20_reg[0][4] ;
  input clk;
  input \op_mem_91_20_reg[0][3]_0 ;
  input \op_mem_91_20_reg[0][2] ;
  input \op_mem_91_20_reg[0][1] ;
  input \op_mem_91_20_reg[0][0] ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]\op_mem_91_20_reg[0][12]_0 ;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [0:0]\op_mem_91_20_reg[0][17] ;
  input [0:0]\reg_array[0].fde_used.u2 ;
  input [1:0]O;
  input [3:0]\op_mem_91_20_reg[0][15] ;
  input [3:0]\op_mem_91_20_reg[0][11] ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input \op_mem_91_20_reg[0][9] ;
  input [0:0]addsub1_s_net;
  input \op_mem_91_20_reg[0][10] ;
  input \op_mem_91_20_reg[0][11]_0 ;
  input \op_mem_91_20_reg[0][12]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input \op_mem_91_20_reg[0][13] ;
  input \op_mem_91_20_reg[0][14] ;
  input \op_mem_91_20_reg[0][15]_0 ;
  input \op_mem_91_20_reg[0][16]_1 ;

  wire [2:0]DI;
  wire [1:0]O;
  wire [3:0]S;
  wire [0:0]addsub1_s_net;
  wire [17:0]b;
  wire clk;
  wire [17:0]d;
  wire \op_mem_91_20_reg[0][0] ;
  wire \op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire \op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire \op_mem_91_20_reg[0][12]_1 ;
  wire \op_mem_91_20_reg[0][13] ;
  wire \op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire \op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire \op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire \op_mem_91_20_reg[0][2] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire \op_mem_91_20_reg[0][9] ;
  wire [2:0]\pipe_16_22_reg[0][12] ;
  wire [1:0]\pipe_16_22_reg[0][12]_0 ;
  wire [1:0]\pipe_16_22_reg[0][16] ;
  wire [2:0]\pipe_16_22_reg[0][16]_0 ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][8] ;
  wire [0:0]\reg_array[0].fde_used.u2 ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_51 addsub
       (.O(O),
        .addsub1_s_net(addsub1_s_net),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12]_1 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_52 addsub2
       (.DI(DI),
        .S(S),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1] ),
        .\op_mem_91_20_reg[0][2]_0 (\op_mem_91_20_reg[0][2] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\pipe_16_22_reg[0][12] (\pipe_16_22_reg[0][12] ),
        .\pipe_16_22_reg[0][12]_0 (\pipe_16_22_reg[0][12]_0 ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][16]_0 (\pipe_16_22_reg[0][16]_0 ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][8] (\pipe_16_22_reg[0][8] ),
        .\reg_array[0].fde_used.u2 (\reg_array[0].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe11" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe11
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][4] ,
    S,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][5] ,
    clk,
    \op_mem_91_20_reg[0][4]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][9] ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][19]_7 );
  output [14:0]\op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][4] ;
  output [2:0]S;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  input \op_mem_91_20_reg[0][5] ;
  input clk;
  input \op_mem_91_20_reg[0][4]_0 ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [13:0]\op_mem_91_20_reg[0][20]_2 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [3:0]\op_mem_91_20_reg[0][9] ;
  input [3:0]\op_mem_91_20_reg[0][13] ;
  input [3:0]\op_mem_91_20_reg[0][17] ;
  input [1:0]\op_mem_91_20_reg[0][19]_7 ;

  wire [2:0]S;
  wire [20:20]addsub1_s_net_x8;
  wire [20:20]addsub_s_net_x9;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][17] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [1:0]\op_mem_91_20_reg[0][19]_7 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [13:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [14:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][5] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [3:0]\op_mem_91_20_reg[0][9] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_108 addsub
       (.addsub1_s_net_x8(addsub1_s_net_x8),
        .addsub_s_net_x9(addsub_s_net_x9),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:11]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][3] [14]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_109 addsub1
       (.addsub1_s_net_x8(addsub1_s_net_x8),
        .addsub_s_net_x9(addsub_s_net_x9),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:11]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_2 [13]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [14]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_110 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][20]_2 [12:0]),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_7 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][4] (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4]_0 ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe12" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe12
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][4] ,
    clk,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][19]_7 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    S);
  output [15:0]\op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][19]_3 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input \op_mem_91_20_reg[0][4] ;
  input clk;
  input \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_5 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [14:0]\op_mem_91_20_reg[0][20]_3 ;
  input [19:0]\op_mem_91_20_reg[0][19]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][19]_7 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][8] ;
  input [3:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [2:0]S;

  wire [2:0]S;
  wire [20:20]addsub1_s_net_x7;
  wire [20:20]addsub_s_net_x8;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_7 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [14:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [15:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_105 addsub
       (.addsub1_s_net_x7(addsub1_s_net_x7),
        .addsub_s_net_x8(addsub_s_net_x8),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_1 [19:12]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [15]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_106 addsub1
       (.addsub1_s_net_x7(addsub1_s_net_x7),
        .addsub_s_net_x8(addsub_s_net_x8),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_7 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:12]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 [14]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [15]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_107 addsub2
       (.S(S),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][20]_3 [13:0]),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe13" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe13
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][2] ,
    S,
    \op_mem_91_20_reg[0][18] ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    clk,
    \op_mem_91_20_reg[0][2]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][19]_7 );
  output [16:0]\op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][2] ;
  output [0:0]S;
  output [3:0]\op_mem_91_20_reg[0][18] ;
  output [3:0]\op_mem_91_20_reg[0][14] ;
  output [3:0]\op_mem_91_20_reg[0][10] ;
  output [3:0]\op_mem_91_20_reg[0][6] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  input \op_mem_91_20_reg[0][3]_3 ;
  input clk;
  input \op_mem_91_20_reg[0][2]_0 ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [15:0]\op_mem_91_20_reg[0][20]_2 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][19]_7 ;

  wire [0:0]S;
  wire [20:20]addsub1_s_net_x6;
  wire [20:20]addsub_s_net_x7;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_7 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [15:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire \op_mem_91_20_reg[0][2] ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire [16:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][6] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_102 addsub
       (.addsub1_s_net_x6(addsub1_s_net_x6),
        .addsub_s_net_x7(addsub_s_net_x7),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:13]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][3] [16]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_103 addsub1
       (.addsub1_s_net_x6(addsub1_s_net_x6),
        .addsub_s_net_x7(addsub_s_net_x7),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:13]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_2 [15]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [16]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_104 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][20]_2 [14:0]),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_7 ),
        .\op_mem_91_20_reg[0][2] (\op_mem_91_20_reg[0][2] ),
        .\op_mem_91_20_reg[0][2]_0 (\op_mem_91_20_reg[0][2]_0 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_3 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe14" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe14
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][9] ,
    \op_mem_91_20_reg[0][5] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][2] ,
    clk,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][18] ,
    S);
  output [17:0]\op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][1] ;
  output [1:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][13] ;
  output [3:0]\op_mem_91_20_reg[0][9] ;
  output [3:0]\op_mem_91_20_reg[0][5] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input \op_mem_91_20_reg[0][2] ;
  input clk;
  input \op_mem_91_20_reg[0][1]_0 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [16:0]\op_mem_91_20_reg[0][20]_4 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input [3:0]\op_mem_91_20_reg[0][6] ;
  input [3:0]\op_mem_91_20_reg[0][10] ;
  input [3:0]\op_mem_91_20_reg[0][14] ;
  input [3:0]\op_mem_91_20_reg[0][18] ;
  input [0:0]S;

  wire [0:0]S;
  wire [20:20]addsub1_s_net_x5;
  wire [20:20]addsub_s_net_x6;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [16:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire \op_mem_91_20_reg[0][2] ;
  wire [17:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][5] ;
  wire [3:0]\op_mem_91_20_reg[0][6] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][9] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_99 addsub
       (.addsub1_s_net_x5(addsub1_s_net_x5),
        .addsub_s_net_x6(addsub_s_net_x6),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:14]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [17]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_100 addsub1
       (.addsub1_s_net_x5(addsub1_s_net_x5),
        .addsub_s_net_x6(addsub_s_net_x6),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:14]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_4 [16]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [17]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_101 addsub2
       (.S(S),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][20]_4 [15:0]),
        .\op_mem_91_20_reg[0][1] (\op_mem_91_20_reg[0][1] ),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1]_0 ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][2]_0 (\op_mem_91_20_reg[0][2] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe15" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe15
   (\op_mem_91_20_reg[0][3] ,
    S,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][1] ,
    clk,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][20]_6 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_7 ,
    \op_mem_91_20_reg[0][5] ,
    \op_mem_91_20_reg[0][9] ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][19]_7 );
  output [18:0]\op_mem_91_20_reg[0][3] ;
  output [2:0]S;
  output [3:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_91_20_reg[0][20]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20]_1 ;
  output [3:0]\op_mem_91_20_reg[0][20]_2 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [0:0]\op_mem_91_20_reg[0][20]_3 ;
  output [0:0]\op_mem_91_20_reg[0][20]_4 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  input \op_mem_91_20_reg[0][1] ;
  input clk;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input [17:0]\op_mem_91_20_reg[0][20]_6 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_7 ;
  input [3:0]\op_mem_91_20_reg[0][5] ;
  input [3:0]\op_mem_91_20_reg[0][9] ;
  input [3:0]\op_mem_91_20_reg[0][13] ;
  input [3:0]\op_mem_91_20_reg[0][17] ;
  input [1:0]\op_mem_91_20_reg[0][19]_7 ;

  wire [2:0]S;
  wire [20:20]addsub1_s_net_x4;
  wire [20:20]addsub_s_net_x5;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][17] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [1:0]\op_mem_91_20_reg[0][19]_7 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire [3:0]\op_mem_91_20_reg[0][20] ;
  wire [3:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [17:0]\op_mem_91_20_reg[0][20]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_7 ;
  wire [18:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][5] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][9] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_96 addsub
       (.addsub1_s_net_x4(addsub1_s_net_x4),
        .addsub_s_net_x5(addsub_s_net_x5),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:15]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][3] [18]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_97 addsub1
       (.addsub1_s_net_x4(addsub1_s_net_x4),
        .addsub_s_net_x5(addsub_s_net_x5),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:15]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_6 [17]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_7 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [18]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_98 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][20]_6 [16:0]),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_7 ),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe16" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe16
   (addsub2_s_net_x4,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    S,
    clk);
  output [0:0]addsub2_s_net_x4;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [18:0]\op_mem_91_20_reg[0][20]_3 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][4] ;
  input [3:0]\op_mem_91_20_reg[0][8] ;
  input [3:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [2:0]S;
  input clk;

  wire [2:0]S;
  wire [20:20]addsub1_s_net_x12;
  wire [0:0]addsub2_s_net_x4;
  wire [20:20]addsub_s_net_x4;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [18:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_93 addsub
       (.addsub1_s_net_x12(addsub1_s_net_x12),
        .addsub_s_net_x4(addsub_s_net_x4),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:16]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_3 (addsub2_s_net_x4),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_94 addsub1
       (.addsub1_s_net_x12(addsub1_s_net_x12),
        .addsub_s_net_x4(addsub_s_net_x4),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:16]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 [18]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (addsub2_s_net_x4),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_95 addsub2
       (.S(S),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][12] (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][16] (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][19] (\op_mem_91_20_reg[0][20]_3 [17:0]),
        .\op_mem_91_20_reg[0][3] (addsub2_s_net_x4),
        .\op_mem_91_20_reg[0][4] (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][8] (\op_mem_91_20_reg[0][8] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe17" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe17
   (\pipe_16_22_reg[0][3] ,
    addsub1_s_net,
    \pipe_16_22_reg[0][3]_0 ,
    addsub_s_net,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][20] ,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15]_0 ,
    \pipe_16_22_reg[0][19]_0 ,
    \pipe_16_22_reg[0][20]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][20] ,
    addsub2_s_net_x4,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_0 ,
    clk);
  output [3:0]\pipe_16_22_reg[0][3] ;
  output [20:0]addsub1_s_net;
  output [3:0]\pipe_16_22_reg[0][3]_0 ;
  output [20:0]addsub_s_net;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [3:0]\pipe_16_22_reg[0][19] ;
  output [0:0]\pipe_16_22_reg[0][20] ;
  output [3:0]\pipe_16_22_reg[0][7]_0 ;
  output [3:0]\pipe_16_22_reg[0][11]_0 ;
  output [3:0]\pipe_16_22_reg[0][15]_0 ;
  output [3:0]\pipe_16_22_reg[0][19]_0 ;
  output [0:0]\pipe_16_22_reg[0][20]_0 ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19] ;
  input [3:0]\op_mem_91_20_reg[0][3] ;
  input [3:0]\op_mem_91_20_reg[0][7] ;
  input [3:0]\op_mem_91_20_reg[0][11] ;
  input [3:0]\op_mem_91_20_reg[0][15] ;
  input [3:0]\op_mem_91_20_reg[0][19]_0 ;
  input [0:0]\op_mem_91_20_reg[0][20] ;
  input [0:0]addsub2_s_net_x4;
  input [19:0]\op_mem_91_20_reg[0][19]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_2 ;
  input [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input clk;

  wire [20:0]addsub1_s_net;
  wire [0:0]addsub2_s_net_x4;
  wire [20:0]addsub_s_net;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [3:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [3:0]\pipe_16_22_reg[0][19] ;
  wire [3:0]\pipe_16_22_reg[0][19]_0 ;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire [0:0]\pipe_16_22_reg[0][20]_0 ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][3]_0 ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_91 addsub
       (.addsub_s_net(addsub_s_net),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11]_0 ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15]_0 ),
        .\pipe_16_22_reg[0][19] (\pipe_16_22_reg[0][19]_0 ),
        .\pipe_16_22_reg[0][20] (\pipe_16_22_reg[0][20]_0 ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3]_0 ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7]_0 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_92 addsub1
       (.addsub1_s_net(addsub1_s_net),
        .addsub2_s_net_x4(addsub2_s_net_x4),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][19] (\pipe_16_22_reg[0][19] ),
        .\pipe_16_22_reg[0][20] (\pipe_16_22_reg[0][20] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe1_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe1_x0
   (\op_mem_91_20_reg[0][15] ,
    O,
    addsub1_s_net_x3,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3] ,
    DI,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \reg_array[17].fde_used.u2 ,
    q,
    S,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \pipe_16_22_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    clk,
    internal_s_69_5_addsub,
    \pipe_16_22_reg[0]_1 );
  output [15:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]O;
  output [0:0]addsub1_s_net_x3;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_3 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  input \reg_array[17].fde_used.u2 ;
  input [17:0]q;
  input [3:0]S;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [1:0]\pipe_16_22_reg[0][17] ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input clk;
  input [17:0]internal_s_69_5_addsub;
  input [16:0]\pipe_16_22_reg[0]_1 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [17:16]a;
  wire addsub1_n_13;
  wire [0:0]addsub1_s_net_x3;
  wire clk;
  wire [17:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [15:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [16:0]\pipe_16_22_reg[0]_1 ;
  wire [17:0]q;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire \reg_array[17].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c_23 addsub
       (.CO(addsub1_n_13),
        .a(a),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_2 ),
        .\pipe_16_22_reg[0]_1 (\pipe_16_22_reg[0]_1 ),
        .q(q));
  complexphasedetector_0_sysgen_addsub_9fd9abb21c_24 addsub1
       (.CO(addsub1_n_13),
        .DI(DI),
        .O(O),
        .S(S),
        .a(a),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_4 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x3),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_3 ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .q(q[16:0]),
        .\reg_array[11].fde_used.u2 (\reg_array[11].fde_used.u2 ),
        .\reg_array[15].fde_used.u2 (\reg_array[15].fde_used.u2 ),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ),
        .\reg_array[7].fde_used.u2 (\reg_array[7].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe1_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe1_x1
   (\op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][9] ,
    addsub1_s_net_x6,
    \op_mem_91_20_reg[0][17] ,
    DI,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][5] ,
    O,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    CO,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][17]_4 ,
    inverter_op_net,
    q,
    S,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \pipe_16_22_reg[0][17] ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_7 ,
    \op_mem_91_20_reg[0][17]_5 ,
    clk,
    internal_s_69_5_addsub,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] );
  output [2:0]\op_mem_91_20_reg[0][13] ;
  output \op_mem_91_20_reg[0][15] ;
  output \op_mem_91_20_reg[0][15]_0 ;
  output [2:0]\op_mem_91_20_reg[0][9] ;
  output [0:0]addsub1_s_net_x6;
  output \op_mem_91_20_reg[0][17] ;
  output [0:0]DI;
  output \op_mem_91_20_reg[0][3] ;
  output [15:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][5] ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_3 ;
  output [3:0]\op_mem_91_20_reg[0][15]_4 ;
  output [1:0]\op_mem_91_20_reg[0][17]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output \op_mem_91_20_reg[0][15]_5 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  output [0:0]\op_mem_91_20_reg[0][13]_0 ;
  output [1:0]\op_mem_91_20_reg[0][9]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_6 ;
  output [0:0]\op_mem_91_20_reg[0][17]_4 ;
  input inverter_op_net;
  input [17:0]q;
  input [3:0]S;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [1:0]\pipe_16_22_reg[0][17] ;
  input \op_mem_91_20_reg[0][0] ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_7 ;
  input [0:0]\op_mem_91_20_reg[0][17]_5 ;
  input clk;
  input [17:0]internal_s_69_5_addsub;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [0:0]\pipe_16_22_reg[0][16] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [17:16]a;
  wire addsub1_n_19;
  wire [0:0]addsub1_s_net_x6;
  wire clk;
  wire [17:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [2:0]\op_mem_91_20_reg[0][13] ;
  wire [0:0]\op_mem_91_20_reg[0][13]_0 ;
  wire \op_mem_91_20_reg[0][15] ;
  wire \op_mem_91_20_reg[0][15]_0 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire \op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_7 ;
  wire \op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_5 ;
  wire \op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][5] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [2:0]\op_mem_91_20_reg[0][9] ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [17:0]q;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_53 addsub
       (.CO(addsub1_n_19),
        .a(a),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 [1]),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_2 ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_54 addsub1
       (.CO(addsub1_n_19),
        .O(O),
        .S(S),
        .a(a),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] [1]),
        .\op_mem_91_20_reg[0][13]_1 (\op_mem_91_20_reg[0][13]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_4 (\op_mem_91_20_reg[0][15]_7 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_1 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][2]_0 (addsub1_s_net_x6),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][9]_0 ({\op_mem_91_20_reg[0][9] [2],\op_mem_91_20_reg[0][9] [0]}),
        .\op_mem_91_20_reg[0][9]_1 (\op_mem_91_20_reg[0][9]_0 ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .q(q[16:0]),
        .\reg_array[11].fde_used.u2 (\reg_array[11].fde_used.u2 ),
        .\reg_array[15].fde_used.u2 (\reg_array[15].fde_used.u2 ),
        .\reg_array[7].fde_used.u2 (\reg_array[7].fde_used.u2 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_55 addsub2
       (.CO(CO),
        .DI(DI),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][13]_0 ({\op_mem_91_20_reg[0][13] [2],\op_mem_91_20_reg[0][13] [0]}),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_2 (addsub1_s_net_x6),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][9] (\op_mem_91_20_reg[0][9] [1]),
        .q(q[17]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe2" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe2
   (S,
    \op_mem_91_20_reg[0][3] ,
    DI,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][20]_6 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][20]_7 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][18] ,
    internal_s_69_5_addsub,
    clk,
    \op_mem_91_20_reg[0][20]_8 ,
    \op_mem_91_20_reg[0][20]_9 ,
    \op_mem_91_20_reg[0][20]_10 ,
    \op_mem_91_20_reg[0][20]_11 ,
    \op_mem_91_20_reg[0][16] ,
    O,
    \op_mem_91_20_reg[0][0] ,
    addsub_s_net_x10,
    \op_mem_91_20_reg[0][16]_0 );
  output [3:0]S;
  output [9:0]\op_mem_91_20_reg[0][3] ;
  output [2:0]DI;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  output [1:0]\op_mem_91_20_reg[0][11]_2 ;
  output [0:0]\op_mem_91_20_reg[0][3]_3 ;
  output [0:0]\op_mem_91_20_reg[0][7]_2 ;
  output [1:0]\op_mem_91_20_reg[0][3]_4 ;
  output [2:0]\op_mem_91_20_reg[0][7]_3 ;
  output [1:0]\op_mem_91_20_reg[0][11]_3 ;
  output [1:0]\op_mem_91_20_reg[0][15]_2 ;
  output [0:0]\op_mem_91_20_reg[0][19]_3 ;
  output [2:0]\op_mem_91_20_reg[0][3]_5 ;
  output [3:0]\op_mem_91_20_reg[0][7]_4 ;
  output [3:0]\op_mem_91_20_reg[0][11]_4 ;
  output [3:0]\op_mem_91_20_reg[0][15]_3 ;
  output [3:0]\op_mem_91_20_reg[0][19]_4 ;
  output [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [11:0]\op_mem_91_20_reg[0][20]_3 ;
  input [3:0]\op_mem_91_20_reg[0][4] ;
  input [1:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][20]_5 ;
  input [0:0]\op_mem_91_20_reg[0][20]_6 ;
  input [3:0]\op_mem_91_20_reg[0][12] ;
  input [0:0]\op_mem_91_20_reg[0][20]_7 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [1:0]\op_mem_91_20_reg[0][17] ;
  input [3:0]\op_mem_91_20_reg[0][18] ;
  input [20:0]internal_s_69_5_addsub;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][20]_8 ;
  input [3:0]\op_mem_91_20_reg[0][20]_9 ;
  input [3:0]\op_mem_91_20_reg[0][20]_10 ;
  input [3:0]\op_mem_91_20_reg[0][20]_11 ;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [3:0]O;
  input \op_mem_91_20_reg[0][0] ;
  input [9:0]addsub_s_net_x10;
  input [2:0]\op_mem_91_20_reg[0][16]_0 ;

  wire [2:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [20:20]addsub1_s_net_x2;
  wire [9:0]addsub_s_net_x10;
  wire [20:20]addsub_s_net_x2;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [2:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_10 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_11 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [11:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [1:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_7 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_9 ;
  wire [9:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [2:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_88 addsub
       (.addsub1_s_net_x2(addsub1_s_net_x2),
        .addsub_s_net_x10(addsub_s_net_x10),
        .addsub_s_net_x2(addsub_s_net_x2),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 [2:1]),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_0 [19:2]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][3] [9]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_3 [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_89 addsub1
       (.O(O),
        .addsub1_s_net_x2(addsub1_s_net_x2),
        .addsub_s_net_x10(addsub_s_net_x10[9:1]),
        .addsub_s_net_x2(addsub_s_net_x2),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19] [19:2]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][3] [9]),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][20]_8 ),
        .\op_mem_91_20_reg[0][20]_4 (\op_mem_91_20_reg[0][20]_9 ),
        .\op_mem_91_20_reg[0][20]_5 (\op_mem_91_20_reg[0][20]_10 ),
        .\op_mem_91_20_reg[0][20]_6 (\op_mem_91_20_reg[0][20]_11 ),
        .\op_mem_91_20_reg[0][20]_7 (\op_mem_91_20_reg[0][20]_3 [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_4 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_90 addsub2
       (.DI(DI),
        .S(S),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][3] [8:0]),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][20]_4 (\op_mem_91_20_reg[0][20]_6 ),
        .\op_mem_91_20_reg[0][20]_5 (\op_mem_91_20_reg[0][20]_7 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] [9]),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe2_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe2_x0
   (O,
    addsub1_s_net_x2,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    DI,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_3 ,
    S,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][14] ,
    clk,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][15]_7 ,
    addsub1_s_net_x3);
  output [3:0]O;
  output [0:0]addsub1_s_net_x2;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [2:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][3]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [2:0]\op_mem_91_20_reg[0][14] ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [15:0]\op_mem_91_20_reg[0][15]_7 ;
  input [0:0]addsub1_s_net_x3;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_9;
  wire [0:0]addsub1_s_net_x2;
  wire [0:0]addsub1_s_net_x3;
  wire addsub_n_0;
  wire addsub_n_4;
  wire b0;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [2:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [2:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_7 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c_21 addsub
       (.CO(addsub1_n_9),
        .DI({addsub_n_0,\op_mem_91_20_reg[0][15]_0 }),
        .addsub1_s_net_x3(addsub1_s_net_x3),
        .b0(b0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_7 ),
        .\op_mem_91_20_reg[0][15]_4 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_2 (DI[3:1]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ));
  complexphasedetector_0_sysgen_addsub_9fd9abb21c_22 addsub1
       (.CO(addsub1_n_9),
        .DI(DI),
        .O(O),
        .S(S),
        .b0(b0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_0,\op_mem_91_20_reg[0][15]_0 }),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x2),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_6 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe2_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe2_x1
   (\op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][14] ,
    S,
    addsub1_s_net_x3,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][8] ,
    O,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    clk,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    addsub1_s_net_x6,
    \op_mem_91_20_reg[0][17]_5 ,
    DI,
    \op_mem_91_20_reg[0][17]_6 ,
    \op_mem_91_20_reg[0][17]_7 ,
    \op_mem_91_20_reg[0][17]_8 ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][13]_1 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][17]_9 ,
    \op_mem_91_20_reg[0][17]_10 ,
    CO,
    \op_mem_91_20_reg[0][17]_11 ,
    \op_mem_91_20_reg[0][15]_7 );
  output \op_mem_91_20_reg[0][0] ;
  output [0:0]\op_mem_91_20_reg[0][14] ;
  output [3:0]S;
  output [0:0]addsub1_s_net_x3;
  output [1:0]\op_mem_91_20_reg[0][4] ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [1:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [2:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  output \op_mem_91_20_reg[0][0]_0 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][3]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input clk;
  input \op_mem_91_20_reg[0][17]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input [1:0]\op_mem_91_20_reg[0][17]_4 ;
  input [0:0]addsub1_s_net_x6;
  input [1:0]\op_mem_91_20_reg[0][17]_5 ;
  input [2:0]DI;
  input [1:0]\op_mem_91_20_reg[0][17]_6 ;
  input [2:0]\op_mem_91_20_reg[0][17]_7 ;
  input [2:0]\op_mem_91_20_reg[0][17]_8 ;
  input \op_mem_91_20_reg[0][13] ;
  input [0:0]\op_mem_91_20_reg[0][13]_0 ;
  input [0:0]\op_mem_91_20_reg[0][13]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [2:0]\op_mem_91_20_reg[0][14]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][17]_9 ;
  input \op_mem_91_20_reg[0][17]_10 ;
  input [0:0]CO;
  input \op_mem_91_20_reg[0][17]_11 ;
  input [15:0]\op_mem_91_20_reg[0][15]_7 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_14;
  wire [0:0]addsub1_s_net_x3;
  wire [0:0]addsub1_s_net_x6;
  wire addsub2_n_23;
  wire addsub2_n_24;
  wire addsub_n_0;
  wire addsub_n_4;
  wire b0;
  wire clk;
  wire \op_mem_91_20_reg[0][0] ;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire \op_mem_91_20_reg[0][13] ;
  wire [0:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][13]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][14] ;
  wire [2:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [2:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_10 ;
  wire \op_mem_91_20_reg[0][17]_11 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_5 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_6 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_7 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_9 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [1:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_48 addsub
       (.CO(addsub1_n_14),
        .DI({addsub_n_0,\op_mem_91_20_reg[0][15]_0 }),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .b0(b0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_7 ),
        .\op_mem_91_20_reg[0][15]_4 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_2 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_9 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_4 [3:1]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_49 addsub1
       (.CO(addsub1_n_14),
        .DI({addsub_n_0,\op_mem_91_20_reg[0][15]_0 }),
        .O(O),
        .S({S[3:2],S[0]}),
        .b0(b0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x3),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][3]_6 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][3]_7 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_8 (\op_mem_91_20_reg[0][3]_6 ),
        .\op_mem_91_20_reg[0][4]_0 (addsub2_n_23),
        .\op_mem_91_20_reg[0][6]_0 (addsub2_n_24),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][8]_0 ({\op_mem_91_20_reg[0][8] [3],\op_mem_91_20_reg[0][8] [1]}),
        .\op_mem_91_20_reg[0][8]_1 ({\op_mem_91_20_reg[0][8]_0 [3],\op_mem_91_20_reg[0][8]_0 [1]}),
        .\op_mem_91_20_reg[0][8]_2 (\op_mem_91_20_reg[0][12]_0 [0]));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_50 addsub2
       (.CO(CO),
        .DI(DI),
        .S(S[1]),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .clk(clk),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][0]_1 (\op_mem_91_20_reg[0][0]_0 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][13]_1 (\op_mem_91_20_reg[0][13]_0 ),
        .\op_mem_91_20_reg[0][13]_2 (\op_mem_91_20_reg[0][13]_1 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_6 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_7 ),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_8 ),
        .\op_mem_91_20_reg[0][17]_5 (addsub1_s_net_x3),
        .\op_mem_91_20_reg[0][17]_6 (\op_mem_91_20_reg[0][17]_10 ),
        .\op_mem_91_20_reg[0][17]_7 (\op_mem_91_20_reg[0][17]_11 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][8]_0 ({\op_mem_91_20_reg[0][8] [2],\op_mem_91_20_reg[0][8] [0]}),
        .\op_mem_91_20_reg[0][8]_1 ({\op_mem_91_20_reg[0][8]_0 [2],\op_mem_91_20_reg[0][8]_0 [0]}),
        .\op_mem_91_20_reg[0][8]_2 (addsub2_n_23),
        .\op_mem_91_20_reg[0][8]_3 (addsub2_n_24));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe3" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe3
   (\op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][8]_1 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][20]_6 ,
    \op_mem_91_20_reg[0][20]_7 ,
    \op_mem_91_20_reg[0][20]_8 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][20]_9 ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][14] ,
    DI,
    S,
    \op_mem_91_20_reg[0][18] ,
    clk);
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [12:0]\op_mem_91_20_reg[0][8] ;
  output [0:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [2:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][4] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [3:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_2 ;
  output \op_mem_91_20_reg[0][0] ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output [0:0]\op_mem_91_20_reg[0][8]_1 ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [9:0]\op_mem_91_20_reg[0][20]_4 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input [0:0]\op_mem_91_20_reg[0][20]_6 ;
  input [3:0]\op_mem_91_20_reg[0][20]_7 ;
  input [0:0]\op_mem_91_20_reg[0][20]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [1:0]\op_mem_91_20_reg[0][20]_9 ;
  input [3:0]\op_mem_91_20_reg[0][10] ;
  input [3:0]\op_mem_91_20_reg[0][14] ;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]\op_mem_91_20_reg[0][18] ;
  input clk;

  wire [2:0]DI;
  wire [3:0]S;
  wire [20:20]addsub1_s_net_x1;
  wire [20:20]addsub_s_net_x1;
  wire clk;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [2:0]\op_mem_91_20_reg[0][20] ;
  wire [3:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [9:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_7 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_8 ;
  wire [1:0]\op_mem_91_20_reg[0][20]_9 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [12:0]\op_mem_91_20_reg[0][8] ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][8]_1 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_85 addsub
       (.addsub1_s_net_x1(addsub1_s_net_x1),
        .addsub_s_net_x1(addsub_s_net_x1),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:3]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][8] [12]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_86 addsub1
       (.addsub1_s_net_x1(addsub1_s_net_x1),
        .addsub_s_net_x1(addsub_s_net_x1),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:3]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_4 [9]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][8] [12]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_87 addsub2
       (.DI({\op_mem_91_20_reg[0][20]_6 ,\op_mem_91_20_reg[0][20]_4 [9],\op_mem_91_20_reg[0][20]_4 [0]}),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][20]_4 [8:1]),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_2 (\op_mem_91_20_reg[0][8] [11:0]),
        .\op_mem_91_20_reg[0][17]_0 (DI),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_7 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][20]_8 ),
        .\op_mem_91_20_reg[0][20]_4 (\op_mem_91_20_reg[0][20]_9 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] [12]),
        .\op_mem_91_20_reg[0][8]_1 (\op_mem_91_20_reg[0][8]_0 ),
        .\op_mem_91_20_reg[0][8]_2 (\op_mem_91_20_reg[0][8]_1 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe3_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe3_x0
   (O,
    addsub1_s_net_x1,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_3 ,
    S,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][13] ,
    clk,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    addsub1_s_net_x2,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][14] );
  output [3:0]O;
  output [0:0]addsub1_s_net_x1;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [2:0]\op_mem_91_20_reg[0][15]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [1:0]\op_mem_91_20_reg[0][13] ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [0:0]addsub1_s_net_x2;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;
  input [2:0]\op_mem_91_20_reg[0][14] ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_9;
  wire [0:0]addsub1_s_net_x1;
  wire [0:0]addsub1_s_net_x2;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_4;
  wire addsub_n_5;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [1:0]\op_mem_91_20_reg[0][13] ;
  wire [2:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [1:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c_19 addsub
       (.CO(addsub1_n_9),
        .DI({addsub_n_0,addsub_n_1,\op_mem_91_20_reg[0][15]_0 }),
        .addsub1_s_net_x2(addsub1_s_net_x2),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_5),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][3]_0 (DI),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_3 [3:2]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_8 ));
  complexphasedetector_0_sysgen_addsub_9fd9abb21c_20 addsub1
       (.CO(addsub1_n_9),
        .DI(DI),
        .O(O),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_0,addsub_n_1,\op_mem_91_20_reg[0][15]_0 }),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_5),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x1),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_6 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe3_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe3_x1
   (\op_mem_91_20_reg[0][16] ,
    addsub1_s_net_x2,
    DI,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][4]_0 ,
    O,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][0]_1 ,
    addsub1_s_net_x3,
    \op_mem_91_20_reg[0][3]_6 ,
    S,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][17]_6 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][13] ,
    clk,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][15]_7 ,
    \op_mem_91_20_reg[0][11]_9 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][17]_7 ,
    \op_mem_91_20_reg[0][0]_2 ,
    \op_mem_91_20_reg[0][3]_8 ,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][11]_10 ,
    \op_mem_91_20_reg[0][14]_1 );
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [0:0]addsub1_s_net_x2;
  output [2:0]DI;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [2:0]\op_mem_91_20_reg[0][8]_0 ;
  output [2:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][4] ;
  output [3:0]\op_mem_91_20_reg[0][4]_0 ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  output \op_mem_91_20_reg[0][0] ;
  output \op_mem_91_20_reg[0][0]_0 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][3]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [2:0]\op_mem_91_20_reg[0][15]_3 ;
  input \op_mem_91_20_reg[0][17]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_4 ;
  input \op_mem_91_20_reg[0][0]_1 ;
  input [0:0]addsub1_s_net_x3;
  input [1:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][17]_5 ;
  input [3:0]\op_mem_91_20_reg[0][17]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [1:0]\op_mem_91_20_reg[0][14] ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [0:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;
  input [1:0]\op_mem_91_20_reg[0][13] ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_7 ;
  input [3:0]\op_mem_91_20_reg[0][11]_9 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][17]_7 ;
  input \op_mem_91_20_reg[0][0]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][11]_10 ;
  input [2:0]\op_mem_91_20_reg[0][14]_1 ;

  wire [2:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_11;
  wire [0:0]addsub1_s_net_x2;
  wire [0:0]addsub1_s_net_x3;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_4;
  wire addsub_n_5;
  wire clk;
  wire \op_mem_91_20_reg[0][0] ;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire \op_mem_91_20_reg[0][0]_1 ;
  wire \op_mem_91_20_reg[0][0]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_10 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_9 ;
  wire [2:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][13] ;
  wire [1:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][14]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [1:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [2:0]\op_mem_91_20_reg[0][8]_0 ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_45 addsub
       (.CO(addsub1_n_11),
        .DI({addsub_n_0,addsub_n_1,\op_mem_91_20_reg[0][15]_0 }),
        .addsub1_s_net_x3(addsub1_s_net_x3),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_9 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_10 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_7 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_5),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_7 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_8 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_4 [3:2]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_8 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_46 addsub1
       (.CO(addsub1_n_11),
        .DI({addsub_n_0,addsub_n_1,\op_mem_91_20_reg[0][15]_0 }),
        .O(O),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_5),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x2),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][3]_6 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_7 (\op_mem_91_20_reg[0][3]_7 ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][8]_0 [1:0]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] [1:0]));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_47 addsub2
       (.DI({addsub1_s_net_x3,\op_mem_91_20_reg[0][3]_6 }),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][0]_1 (\op_mem_91_20_reg[0][0]_0 ),
        .\op_mem_91_20_reg[0][0]_2 (\op_mem_91_20_reg[0][0]_1 ),
        .\op_mem_91_20_reg[0][0]_3 (\op_mem_91_20_reg[0][0]_2 ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][14]_1 (\op_mem_91_20_reg[0][14]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (DI),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_6 ),
        .\op_mem_91_20_reg[0][17]_3 (addsub1_s_net_x2),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][4]_1 (\op_mem_91_20_reg[0][4]_0 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] [3:2]),
        .\op_mem_91_20_reg[0][8]_1 (\op_mem_91_20_reg[0][8]_0 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe4" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe4
   (S,
    \op_mem_91_20_reg[0][4] ,
    DI,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_6 ,
    \op_mem_91_20_reg[0][4]_1 ,
    \op_mem_91_20_reg[0][20]_7 ,
    \op_mem_91_20_reg[0][20]_8 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][18] ,
    clk,
    \op_mem_91_20_reg[0][0]_0 );
  output [3:0]S;
  output [11:0]\op_mem_91_20_reg[0][4] ;
  output [1:0]DI;
  output [2:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_91_20_reg[0][4]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [3:0]\op_mem_91_20_reg[0][20]_0 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_2 ;
  output \op_mem_91_20_reg[0][0] ;
  output [0:0]\op_mem_91_20_reg[0][8]_0 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [12:0]\op_mem_91_20_reg[0][20]_5 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_6 ;
  input [3:0]\op_mem_91_20_reg[0][4]_1 ;
  input [0:0]\op_mem_91_20_reg[0][20]_7 ;
  input [3:0]\op_mem_91_20_reg[0][20]_8 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [0:0]\op_mem_91_20_reg[0][13] ;
  input [3:0]\op_mem_91_20_reg[0][14] ;
  input [2:0]\op_mem_91_20_reg[0][17] ;
  input [3:0]\op_mem_91_20_reg[0][18] ;
  input clk;
  input \op_mem_91_20_reg[0][0]_0 ;

  wire [1:0]DI;
  wire [3:0]S;
  wire [20:20]addsub1_s_net_x0;
  wire [20:20]addsub_s_net_x0;
  wire clk;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0] ;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [0:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [2:0]\op_mem_91_20_reg[0][20] ;
  wire [3:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [12:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [11:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [0:0]\op_mem_91_20_reg[0][8]_0 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_82 addsub
       (.addsub1_s_net_x0(addsub1_s_net_x0),
        .addsub_s_net_x0(addsub_s_net_x0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:4]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][4] [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_83 addsub1
       (.addsub1_s_net_x0(addsub1_s_net_x0),
        .addsub_s_net_x0(addsub_s_net_x0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:4]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_5 [12]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_6 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][4] [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_84 addsub2
       (.DI(DI),
        .S(S),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][0]_1 (\op_mem_91_20_reg[0][0]_0 ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][4] [10:0]),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][20]_7 ),
        .\op_mem_91_20_reg[0][20]_4 (\op_mem_91_20_reg[0][20]_8 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] [11]),
        .\op_mem_91_20_reg[0][4]_1 (\op_mem_91_20_reg[0][4]_0 ),
        .\op_mem_91_20_reg[0][4]_2 (\op_mem_91_20_reg[0][4]_1 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][8]_1 (\op_mem_91_20_reg[0][8]_0 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe4_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe4_x0
   (O,
    addsub1_s_net_x0,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_3 ,
    S,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][12] ,
    clk,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    addsub1_s_net_x1,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][13] );
  output [3:0]O;
  output [0:0]addsub1_s_net_x0;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [1:0]\op_mem_91_20_reg[0][15]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [0:0]\op_mem_91_20_reg[0][12] ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [0:0]addsub1_s_net_x1;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;
  input [1:0]\op_mem_91_20_reg[0][13] ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_9;
  wire [0:0]addsub1_s_net_x0;
  wire [0:0]addsub1_s_net_x1;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_2;
  wire addsub_n_4;
  wire addsub_n_5;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [0:0]\op_mem_91_20_reg[0][12] ;
  wire [1:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c_17 addsub
       (.CO(addsub1_n_9),
        .DI({addsub_n_0,addsub_n_1,addsub_n_2,\op_mem_91_20_reg[0][15]_0 }),
        .addsub1_s_net_x1(addsub1_s_net_x1),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_5),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][3]_0 (DI),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_3 [3]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_8 ));
  complexphasedetector_0_sysgen_addsub_9fd9abb21c_18 addsub1
       (.CO(addsub1_n_9),
        .DI(DI),
        .O(O),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_0,addsub_n_1,addsub_n_2,\op_mem_91_20_reg[0][15]_0 }),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_5),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x0),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_6 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe4_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe4_x1
   (S,
    addsub1_s_net_x1,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12] ,
    O,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][4]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][4]_2 ,
    \op_mem_91_20_reg[0][4]_3 ,
    DI,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][12]_0 ,
    clk,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][15]_7 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][0]_1 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][7]_9 ,
    \op_mem_91_20_reg[0][11]_9 ,
    \op_mem_91_20_reg[0][13] );
  output [3:0]S;
  output [0:0]addsub1_s_net_x1;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][4] ;
  output [2:0]\op_mem_91_20_reg[0][4]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [1:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  output \op_mem_91_20_reg[0][0] ;
  output \op_mem_91_20_reg[0][4]_1 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][3]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [1:0]\op_mem_91_20_reg[0][15]_3 ;
  input \op_mem_91_20_reg[0][17]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input [1:0]\op_mem_91_20_reg[0][17]_4 ;
  input \op_mem_91_20_reg[0][0]_0 ;
  input [3:0]\op_mem_91_20_reg[0][4]_2 ;
  input [3:0]\op_mem_91_20_reg[0][4]_3 ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [2:0]\op_mem_91_20_reg[0][10] ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [2:0]\op_mem_91_20_reg[0][14] ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [0:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [0:0]\op_mem_91_20_reg[0][12]_0 ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_7 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][17]_5 ;
  input \op_mem_91_20_reg[0][0]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_9 ;
  input [3:0]\op_mem_91_20_reg[0][11]_9 ;
  input [1:0]\op_mem_91_20_reg[0][13] ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_11;
  wire [0:0]addsub1_s_net_x1;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_2;
  wire addsub_n_4;
  wire addsub_n_5;
  wire clk;
  wire \op_mem_91_20_reg[0][0] ;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire \op_mem_91_20_reg[0][0]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_9 ;
  wire [1:0]\op_mem_91_20_reg[0][12] ;
  wire [0:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][13] ;
  wire [2:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][4] ;
  wire [2:0]\op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][4]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_9 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_42 addsub
       (.CO(addsub1_n_11),
        .DI({addsub_n_0,addsub_n_1,addsub_n_2,\op_mem_91_20_reg[0][15]_0 }),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_9 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_7 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_2 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_5),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][17]_5 (DI[1]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_7 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_4 [3]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_8 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_9 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_43 addsub1
       (.CO(addsub1_n_11),
        .DI({addsub_n_0,addsub_n_1,addsub_n_2,\op_mem_91_20_reg[0][15]_0 }),
        .O(O),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_5),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x1),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][3]_6 (\op_mem_91_20_reg[0][4]_0 [2:1]),
        .\op_mem_91_20_reg[0][3]_7 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_8 (\op_mem_91_20_reg[0][3]_6 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] [2:1]),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_7 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_44 addsub2
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][0]_1 (\op_mem_91_20_reg[0][0]_0 ),
        .\op_mem_91_20_reg[0][0]_2 (\op_mem_91_20_reg[0][0]_1 ),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][14]_1 (\op_mem_91_20_reg[0][14]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_1 (addsub1_s_net_x1),
        .\op_mem_91_20_reg[0][4]_0 ({\op_mem_91_20_reg[0][4] [3],\op_mem_91_20_reg[0][4] [0]}),
        .\op_mem_91_20_reg[0][4]_1 (\op_mem_91_20_reg[0][4]_0 ),
        .\op_mem_91_20_reg[0][4]_2 (\op_mem_91_20_reg[0][4]_1 ),
        .\op_mem_91_20_reg[0][4]_3 (\op_mem_91_20_reg[0][4]_2 ),
        .\op_mem_91_20_reg[0][4]_4 (\op_mem_91_20_reg[0][4]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][8]_1 (\op_mem_91_20_reg[0][8]_0 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe5" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe5
   (\op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][4]_1 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][20]_6 ,
    \op_mem_91_20_reg[0][20]_7 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    DI,
    S,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][18] ,
    clk,
    \op_mem_91_20_reg[0][0] );
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [10:0]\op_mem_91_20_reg[0][4] ;
  output [2:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][4]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [2:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [3:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_2 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output [0:0]\op_mem_91_20_reg[0][4]_1 ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [11:0]\op_mem_91_20_reg[0][20]_4 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input [3:0]\op_mem_91_20_reg[0][20]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [1:0]DI;
  input [3:0]S;
  input [2:0]\op_mem_91_20_reg[0][17] ;
  input [3:0]\op_mem_91_20_reg[0][18] ;
  input clk;
  input \op_mem_91_20_reg[0][0] ;

  wire [1:0]DI;
  wire [3:0]S;
  wire [20:20]addsub1_s_net_1;
  wire [20:20]addsub_s_net_0;
  wire clk;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [2:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [2:0]\op_mem_91_20_reg[0][20] ;
  wire [3:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [11:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [10:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][4]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;

  complexphasedetector_0_sysgen_addsub_0378e36815_79 addsub
       (.addsub1_s_net_1(addsub1_s_net_1),
        .addsub_s_net_0(addsub_s_net_0),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:5]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][4] [10]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_80 addsub1
       (.addsub1_s_net_1(addsub1_s_net_1),
        .addsub_s_net_0(addsub_s_net_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:5]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_4 [11]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][4] [10]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_81 addsub2
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][4] [9:0]),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][20]_6 ),
        .\op_mem_91_20_reg[0][20]_4 (\op_mem_91_20_reg[0][20]_7 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] [10]),
        .\op_mem_91_20_reg[0][4]_1 (\op_mem_91_20_reg[0][4]_0 ),
        .\op_mem_91_20_reg[0][4]_2 (\op_mem_91_20_reg[0][4]_1 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe5_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe5_x0
   (O,
    addsub1_s_net_x5,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_3 ,
    S,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_6 ,
    clk,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    addsub1_s_net_x0,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][12] );
  output [3:0]O;
  output [0:0]addsub1_s_net_x5;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [0:0]\op_mem_91_20_reg[0][15]_2 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [0:0]addsub1_s_net_x0;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;
  input [0:0]\op_mem_91_20_reg[0][12] ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_9;
  wire [0:0]addsub1_s_net_x0;
  wire [0:0]addsub1_s_net_x5;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_2;
  wire addsub_n_3;
  wire addsub_n_4;
  wire addsub_n_5;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [0:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c_15 addsub
       (.CO(addsub1_n_9),
        .DI({addsub_n_0,addsub_n_1,addsub_n_2,addsub_n_3}),
        .addsub1_s_net_x0(addsub1_s_net_x0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_5),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][3]_0 (DI),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_8 ));
  complexphasedetector_0_sysgen_addsub_9fd9abb21c_16 addsub1
       (.CO(addsub1_n_9),
        .DI(DI),
        .O(O),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_0,addsub_n_1,addsub_n_2,addsub_n_3}),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_5),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x5),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_6 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe5_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe5_x1
   (\op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][5] ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][2] ,
    \op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][12] ,
    O,
    addsub1_s_net_x5,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    clk,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][0] ,
    DI,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][9] ,
    S,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][3]_8 ,
    \op_mem_91_20_reg[0][7]_9 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_10 ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][3]_9 ,
    \op_mem_91_20_reg[0][7]_11 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][12]_1 );
  output \op_mem_91_20_reg[0][6] ;
  output \op_mem_91_20_reg[0][5] ;
  output \op_mem_91_20_reg[0][4] ;
  output \op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][2] ;
  output \op_mem_91_20_reg[0][1] ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]O;
  output [0:0]addsub1_s_net_x5;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [2:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  output \op_mem_91_20_reg[0][8] ;
  output \op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][3]_4 ;
  output [3:0]\op_mem_91_20_reg[0][7]_4 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [0:0]\op_mem_91_20_reg[0][15]_2 ;
  input clk;
  input \op_mem_91_20_reg[0][17]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input [1:0]\op_mem_91_20_reg[0][17]_4 ;
  input \op_mem_91_20_reg[0][0] ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [1:0]\op_mem_91_20_reg[0][9] ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][14] ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [0:0]\op_mem_91_20_reg[0][15]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_9 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [1:0]\op_mem_91_20_reg[0][16]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_10 ;
  input [3:0]\op_mem_91_20_reg[0][17]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_9 ;
  input [3:0]\op_mem_91_20_reg[0][7]_11 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;
  input [0:0]\op_mem_91_20_reg[0][12]_1 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_9;
  wire [0:0]addsub1_s_net_x5;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_2;
  wire addsub_n_3;
  wire addsub_n_4;
  wire addsub_n_5;
  wire clk;
  wire \op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [2:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_5 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire \op_mem_91_20_reg[0][2] ;
  wire \op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_9 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire \op_mem_91_20_reg[0][5] ;
  wire \op_mem_91_20_reg[0][6] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_10 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_11 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire \op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_9 ;
  wire \op_mem_91_20_reg[0][8] ;
  wire [1:0]\op_mem_91_20_reg[0][9] ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_39 addsub
       (.CO(addsub1_n_9),
        .DI({addsub_n_0,addsub_n_1,addsub_n_2,addsub_n_3}),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_2 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_5),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][17]_5 (DI[2]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_9 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_10 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_11 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_40 addsub1
       (.CO(addsub1_n_9),
        .DI({addsub_n_0,addsub_n_1,addsub_n_2,addsub_n_3}),
        .O(O),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_4),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_5),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x5),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_6 ),
        .\op_mem_91_20_reg[0][3]_6 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_7 (\op_mem_91_20_reg[0][3]_8 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_9 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_41 addsub2
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][0] (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][14]_1 (\op_mem_91_20_reg[0][14]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_1 (addsub1_s_net_x5),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1] ),
        .\op_mem_91_20_reg[0][2]_0 (\op_mem_91_20_reg[0][2] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_7 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_8 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe6" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe6
   (\op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][5] ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][2] ,
    \op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][7] ,
    S,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    clk,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][18] );
  output \op_mem_91_20_reg[0][6] ;
  output \op_mem_91_20_reg[0][5] ;
  output \op_mem_91_20_reg[0][4] ;
  output \op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][2] ;
  output \op_mem_91_20_reg[0][1] ;
  output \op_mem_91_20_reg[0][7] ;
  output [1:0]S;
  output [11:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][13] ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [10:0]\op_mem_91_20_reg[0][20]_3 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [2:0]\op_mem_91_20_reg[0][14] ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [2:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][18] ;

  wire [1:0]S;
  wire [20:20]addsub1_s_net_x15;
  wire [20:20]addsub_s_net_x14;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [2:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][17] ;
  wire [2:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [10:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire \op_mem_91_20_reg[0][2] ;
  wire \op_mem_91_20_reg[0][3] ;
  wire [11:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire \op_mem_91_20_reg[0][5] ;
  wire \op_mem_91_20_reg[0][6] ;
  wire \op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_76 addsub
       (.addsub1_s_net_x15(addsub1_s_net_x15),
        .addsub_s_net_x14(addsub_s_net_x14),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:6]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3]_0 [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_77 addsub1
       (.addsub1_s_net_x15(addsub1_s_net_x15),
        .addsub_s_net_x14(addsub_s_net_x14),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:6]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 [10]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3]_0 [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_78 addsub2
       (.S(S),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][14]_1 (\op_mem_91_20_reg[0][14]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_0 ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_3 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_5 ),
        .\op_mem_91_20_reg[0][2]_0 (\op_mem_91_20_reg[0][2] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_4 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe6_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe6_x0
   (O,
    addsub1_s_net_x4,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_3 ,
    S,
    \op_mem_91_20_reg[0][7]_9 ,
    \op_mem_91_20_reg[0][10] ,
    clk,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][7]_10 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    addsub1_s_net_x5,
    \op_mem_91_20_reg[0][7]_11 ,
    \op_mem_91_20_reg[0][11]_7 );
  output [3:0]O;
  output [0:0]addsub1_s_net_x4;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [2:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_4 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][7]_5 ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7]_6 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_9 ;
  input [2:0]\op_mem_91_20_reg[0][10] ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_10 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [0:0]addsub1_s_net_x5;
  input [3:0]\op_mem_91_20_reg[0][7]_11 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_5;
  wire [0:0]addsub1_s_net_x4;
  wire [0:0]addsub1_s_net_x5;
  wire addsub_n_0;
  wire addsub_n_4;
  wire addsub_n_5;
  wire addsub_n_6;
  wire addsub_n_7;
  wire addsub_n_8;
  wire addsub_n_9;
  wire clk;
  wire [2:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [2:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_10 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_11 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire \op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_9 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c_13 addsub
       (.CO(addsub1_n_5),
        .DI({addsub_n_0,\op_mem_91_20_reg[0][11]_0 }),
        .addsub1_s_net_x5(addsub1_s_net_x5),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][15]_0 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_9),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][3]_0 (DI),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_10 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_7 [3:1]),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_11 ));
  complexphasedetector_0_sysgen_addsub_9fd9abb21c_14 addsub1
       (.CO(addsub1_n_5),
        .DI(DI),
        .O(O),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_4 ({addsub_n_0,\op_mem_91_20_reg[0][11]_0 }),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_9),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x4),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_7 (\op_mem_91_20_reg[0][7]_8 ),
        .\op_mem_91_20_reg[0][7]_8 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_9 (\op_mem_91_20_reg[0][7]_9 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe6_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe6_x1
   (S,
    O,
    addsub1_s_net_x7,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_6 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][10] ,
    clk,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][17]_7 ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][7]_9 ,
    \op_mem_91_20_reg[0][3]_6 ,
    addsub1_s_net_x5,
    \op_mem_91_20_reg[0][7]_10 ,
    \op_mem_91_20_reg[0][11]_8 );
  output [3:0]S;
  output [3:0]O;
  output [0:0]addsub1_s_net_x7;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [2:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [2:0]\op_mem_91_20_reg[0][11]_3 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_3 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output \op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_4 ;
  output [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_5 ;
  input [2:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]\op_mem_91_20_reg[0][12]_0 ;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][16]_1 ;
  input [0:0]\op_mem_91_20_reg[0][17]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [2:0]\op_mem_91_20_reg[0][10] ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][17]_7 ;
  input \op_mem_91_20_reg[0][8] ;
  input \op_mem_91_20_reg[0][7]_9 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [0:0]addsub1_s_net_x5;
  input [3:0]\op_mem_91_20_reg[0][7]_10 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_5;
  wire [0:0]addsub1_s_net_x5;
  wire [0:0]addsub1_s_net_x7;
  wire addsub_n_0;
  wire addsub_n_4;
  wire addsub_n_5;
  wire addsub_n_6;
  wire addsub_n_7;
  wire addsub_n_8;
  wire addsub_n_9;
  wire clk;
  wire [2:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [2:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [2:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_10 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire \op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;
  wire \op_mem_91_20_reg[0][7]_9 ;
  wire \op_mem_91_20_reg[0][8] ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_36 addsub
       (.CO(addsub1_n_5),
        .DI({addsub_n_0,\op_mem_91_20_reg[0][11]_0 }),
        .addsub1_s_net_x5(addsub1_s_net_x5),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][15]_0 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_2 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_9),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_7 ),
        .\op_mem_91_20_reg[0][3]_0 (DI),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_6 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_8 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_5 [3:1]),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_10 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_37 addsub1
       (.CO(addsub1_n_5),
        .DI(DI),
        .O(O),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][11]_4 ({addsub_n_0,\op_mem_91_20_reg[0][11]_0 }),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_9),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x7),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_6 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_7 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_38 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_6 ),
        .\op_mem_91_20_reg[0][17]_3 (addsub1_s_net_x7),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_9 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe7" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe7
   (\op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][17] ,
    S,
    clk);
  output [2:0]\op_mem_91_20_reg[0][20] ;
  output [11:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [11:0]\op_mem_91_20_reg[0][20]_3 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][13] ;
  input [3:0]\op_mem_91_20_reg[0][17] ;
  input [1:0]S;
  input clk;

  wire [1:0]S;
  wire [20:20]addsub1_s_net_x14;
  wire [20:20]addsub_s_net_x13;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][17] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [2:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [11:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [11:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_73 addsub
       (.addsub1_s_net_x14(addsub1_s_net_x14),
        .addsub_s_net_x13(addsub_s_net_x13),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:7]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][3] [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_74 addsub1
       (.addsub1_s_net_x14(addsub1_s_net_x14),
        .addsub_s_net_x13(addsub_s_net_x13),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:7]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 [11]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_75 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][20]_3 [10:0]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe7_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe7_x0
   (O,
    addsub1_s_net_x6,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0]_2 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_1 ,
    S,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][9] ,
    clk,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_2 ,
    addsub1_s_net_x4,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][10] );
  output [3:0]O;
  output [0:0]addsub1_s_net_x6;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [1:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [9:0]\op_mem_91_20_reg[0]_2 ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [2:0]\op_mem_91_20_reg[0][11]_1 ;
  input \op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_1 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [1:0]\op_mem_91_20_reg[0][9] ;
  input clk;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [0:0]addsub1_s_net_x4;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [2:0]\op_mem_91_20_reg[0][10] ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_5;
  wire [0:0]addsub1_s_net_x4;
  wire [0:0]addsub1_s_net_x6;
  wire clk;
  wire [2:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [1:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire \op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [1:0]\op_mem_91_20_reg[0][9] ;
  wire [9:0]\op_mem_91_20_reg[0]_2 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c_11 addsub
       (.CO(addsub1_n_5),
        .DI(DI),
        .addsub1_s_net_x4(addsub1_s_net_x4),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_2 [3:2]),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
  complexphasedetector_0_sysgen_addsub_9fd9abb21c_12 addsub1
       (.CO(addsub1_n_5),
        .DI(DI),
        .O(O),
        .S(S),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0]_2 (\op_mem_91_20_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe7_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe7_x1
   (\op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][10] ,
    O,
    addsub1_s_net_x8,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][6]_0 ,
    clk,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    S,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][15]_5 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_6 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][9] ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][15]_6 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][17]_7 ,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][3]_6 ,
    addsub1_s_net_x7,
    \op_mem_91_20_reg[0][7]_9 ,
    \op_mem_91_20_reg[0][10]_1 );
  output \op_mem_91_20_reg[0][6] ;
  output [3:0]\op_mem_91_20_reg[0][10] ;
  output [3:0]O;
  output [0:0]addsub1_s_net_x8;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [1:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [2:0]\op_mem_91_20_reg[0][10]_0 ;
  output [3:0]\op_mem_91_20_reg[0][14] ;
  output [3:0]\op_mem_91_20_reg[0][14]_0 ;
  output [2:0]\op_mem_91_20_reg[0][17]_2 ;
  output [1:0]\op_mem_91_20_reg[0][17]_3 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [2:0]\op_mem_91_20_reg[0][11]_3 ;
  input \op_mem_91_20_reg[0][6]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_5 ;
  input [2:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_5 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [1:0]\op_mem_91_20_reg[0][9] ;
  input [1:0]\op_mem_91_20_reg[0][16]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][17]_7 ;
  input \op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [0:0]addsub1_s_net_x7;
  input [3:0]\op_mem_91_20_reg[0][7]_9 ;
  input [2:0]\op_mem_91_20_reg[0][10]_1 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_5;
  wire [0:0]addsub1_s_net_x7;
  wire [0:0]addsub1_s_net_x8;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_4;
  wire addsub_n_5;
  wire addsub_n_6;
  wire addsub_n_7;
  wire addsub_n_8;
  wire addsub_n_9;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][10] ;
  wire [2:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][10]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [1:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [2:0]\op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_5 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire \op_mem_91_20_reg[0][6] ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire \op_mem_91_20_reg[0][7]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_9 ;
  wire [1:0]\op_mem_91_20_reg[0][9] ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_33 addsub
       (.CO(addsub1_n_5),
        .DI({addsub_n_0,addsub_n_1,\op_mem_91_20_reg[0][11]_0 }),
        .addsub1_s_net_x7(addsub1_s_net_x7),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10]_1 ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][15]_0 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_6 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_9),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_7 ),
        .\op_mem_91_20_reg[0][3]_0 (DI),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_6 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 [3:2]),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_9 ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_34 addsub1
       (.CO(addsub1_n_5),
        .DI(DI),
        .O(O),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_4 ({addsub_n_0,addsub_n_1,\op_mem_91_20_reg[0][11]_0 }),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_9),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x8),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_6 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_6 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_35 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][10]_1 (\op_mem_91_20_reg[0][10]_0 ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][14]_1 (\op_mem_91_20_reg[0][14]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_5 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_6 ),
        .\op_mem_91_20_reg[0][17]_3 (addsub1_s_net_x8),
        .\op_mem_91_20_reg[0][6] (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6]_0 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_8 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe8" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe8
   (\op_mem_91_20_reg[0][7] ,
    S,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][7]_2 ,
    clk,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][19]_7 );
  output \op_mem_91_20_reg[0][7] ;
  output [3:0]S;
  output [11:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input \op_mem_91_20_reg[0][7]_2 ;
  input clk;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [11:0]\op_mem_91_20_reg[0][20]_3 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [2:0]\op_mem_91_20_reg[0][19]_7 ;

  wire [3:0]S;
  wire [20:20]addsub1_s_net_x13;
  wire [20:20]addsub_s_net_x12;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [2:0]\op_mem_91_20_reg[0][19]_7 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [11:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [11:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire \op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire \op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_70 addsub
       (.addsub1_s_net_x13(addsub1_s_net_x13),
        .addsub_s_net_x12(addsub_s_net_x12),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:8]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_71 addsub1
       (.addsub1_s_net_x13(addsub1_s_net_x13),
        .addsub_s_net_x12(addsub_s_net_x12),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:8]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 [11]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [11]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_4 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_72 addsub2
       (.S(S),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][20]_3 [10:0]),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_7 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe8_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe8_x0
   (d,
    S,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][16] ,
    clk,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    O,
    DI,
    \op_mem_91_20_reg[0]_2 ,
    addsub1_s_net_x6,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][9] );
  output [17:0]d;
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [1:0]\op_mem_91_20_reg[0][11] ;
  input [1:0]\op_mem_91_20_reg[0][16] ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15] ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]O;
  input [3:0]DI;
  input [9:0]\op_mem_91_20_reg[0]_2 ;
  input [0:0]addsub1_s_net_x6;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [1:0]\op_mem_91_20_reg[0][9] ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [0:0]addsub1_s_net_x6;
  wire clk;
  wire [17:0]d;
  wire [1:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [1:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][9] ;
  wire [9:0]\op_mem_91_20_reg[0]_2 ;

  complexphasedetector_0_sysgen_addsub_9fd9abb21c addsub
       (.DI(DI),
        .O(O),
        .S(S),
        .addsub1_s_net_x6(addsub1_s_net_x6),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ),
        .\op_mem_91_20_reg[0]_2 (\op_mem_91_20_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe8_x1" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe8_x1
   (\op_mem_91_20_reg[0][5] ,
    S,
    O,
    addsub1_s_net_x0,
    DI,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][9] ,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][6] ,
    clk,
    \op_mem_91_20_reg[0][5]_0 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_9 ,
    \op_mem_91_20_reg[0][11]_10 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_6 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][11]_11 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][17]_7 ,
    \op_mem_91_20_reg[0][3]_3 ,
    addsub1_s_net_x8,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][9]_0 );
  output \op_mem_91_20_reg[0][5] ;
  output [3:0]S;
  output [3:0]O;
  output [0:0]addsub1_s_net_x0;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [0:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_4 ;
  output [3:0]\op_mem_91_20_reg[0][11]_5 ;
  output [3:0]\op_mem_91_20_reg[0][11]_6 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [2:0]\op_mem_91_20_reg[0][9] ;
  output [3:0]\op_mem_91_20_reg[0][13] ;
  output [3:0]\op_mem_91_20_reg[0][13]_0 ;
  output [3:0]\op_mem_91_20_reg[0][17]_2 ;
  output [2:0]\op_mem_91_20_reg[0][17]_3 ;
  output \op_mem_91_20_reg[0][11]_7 ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [1:0]\op_mem_91_20_reg[0][11]_8 ;
  input \op_mem_91_20_reg[0][6] ;
  input clk;
  input \op_mem_91_20_reg[0][5]_0 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_9 ;
  input [3:0]\op_mem_91_20_reg[0][11]_10 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16] ;
  input [1:0]\op_mem_91_20_reg[0][17]_5 ;
  input [2:0]\op_mem_91_20_reg[0][10] ;
  input [3:0]\op_mem_91_20_reg[0][10]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14] ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [2:0]\op_mem_91_20_reg[0][17]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [0:0]\op_mem_91_20_reg[0][8] ;
  input [1:0]\op_mem_91_20_reg[0][16]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_11 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][17]_7 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [0:0]addsub1_s_net_x8;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [1:0]\op_mem_91_20_reg[0][9]_0 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire addsub1_n_5;
  wire [0:0]addsub1_s_net_x0;
  wire [0:0]addsub1_s_net_x8;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_2;
  wire addsub_n_4;
  wire addsub_n_5;
  wire addsub_n_6;
  wire addsub_n_7;
  wire addsub_n_8;
  wire addsub_n_9;
  wire clk;
  wire [2:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [0:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_10 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_11 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_7 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_9 ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16] ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_5 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire \op_mem_91_20_reg[0][5] ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire \op_mem_91_20_reg[0][6] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][8] ;
  wire [2:0]\op_mem_91_20_reg[0][9] ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f_30 addsub
       (.CO(addsub1_n_5),
        .DI({addsub_n_0,addsub_n_1,addsub_n_2,\op_mem_91_20_reg[0][11]_0 }),
        .addsub1_s_net_x8(addsub1_s_net_x8),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_8 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_11 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_9 ),
        .\op_mem_91_20_reg[0][15]_0 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_4 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][17]_0 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_1 (addsub_n_9),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_4 (\op_mem_91_20_reg[0][17]_7 ),
        .\op_mem_91_20_reg[0][3]_0 (DI),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_2 [3]),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9]_0 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_31 addsub1
       (.CO(addsub1_n_5),
        .DI(DI),
        .O(O),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_4 ),
        .\op_mem_91_20_reg[0][11]_4 (\op_mem_91_20_reg[0][11]_5 ),
        .\op_mem_91_20_reg[0][11]_5 (\op_mem_91_20_reg[0][11]_6 ),
        .\op_mem_91_20_reg[0][11]_6 (\op_mem_91_20_reg[0][11]_7 ),
        .\op_mem_91_20_reg[0][11]_7 (\op_mem_91_20_reg[0][11]_9 ),
        .\op_mem_91_20_reg[0][11]_8 (\op_mem_91_20_reg[0][11]_10 ),
        .\op_mem_91_20_reg[0][11]_9 ({addsub_n_0,addsub_n_1,addsub_n_2,\op_mem_91_20_reg[0][11]_0 }),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_3 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][15]_4 ({addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7}),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (addsub_n_8),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_4 ),
        .\op_mem_91_20_reg[0][17]_3 (\op_mem_91_20_reg[0][17]_5 ),
        .\op_mem_91_20_reg[0][17]_4 (addsub_n_9),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net_x0),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_4 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_32 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][10]_1 (\op_mem_91_20_reg[0][10]_0 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][13]_1 (\op_mem_91_20_reg[0][13]_0 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][14]_1 (\op_mem_91_20_reg[0][14]_0 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][17]_2 (\op_mem_91_20_reg[0][17]_6 ),
        .\op_mem_91_20_reg[0][17]_3 (addsub1_s_net_x0),
        .\op_mem_91_20_reg[0][5] (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5]_0 ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe9" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe9
   (\op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][18] ,
    \op_mem_91_20_reg[0][14] ,
    \op_mem_91_20_reg[0][10] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][6]_0 ,
    clk,
    \op_mem_91_20_reg[0][7]_1 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][19]_5 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][19]_6 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    S);
  output \op_mem_91_20_reg[0][6] ;
  output [12:0]\op_mem_91_20_reg[0][3] ;
  output [0:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_91_20_reg[0][18] ;
  output [3:0]\op_mem_91_20_reg[0][14] ;
  output [3:0]\op_mem_91_20_reg[0][10] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19] ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  input \op_mem_91_20_reg[0][6]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][7]_1 ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [11:0]\op_mem_91_20_reg[0][20]_3 ;
  input [19:0]\op_mem_91_20_reg[0][19]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_6 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]S;

  wire [3:0]S;
  wire [20:20]addsub1_s_net_x11;
  wire [20:20]addsub_s_net_x11;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][10] ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][18] ;
  wire [19:0]\op_mem_91_20_reg[0][19] ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [11:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [12:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire \op_mem_91_20_reg[0][6] ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire \op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;

  complexphasedetector_0_sysgen_addsub_0378e36815_67 addsub
       (.addsub1_s_net_x11(addsub1_s_net_x11),
        .addsub_s_net_x11(addsub_s_net_x11),
        .clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_1 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_3 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_4 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19]_0 [19:9]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_2 ),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][3] [12]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_68 addsub1
       (.addsub1_s_net_x11(addsub1_s_net_x11),
        .addsub_s_net_x11(addsub_s_net_x11),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][19]_1 (\op_mem_91_20_reg[0][19]_2 ),
        .\op_mem_91_20_reg[0][19]_2 (\op_mem_91_20_reg[0][19]_5 ),
        .\op_mem_91_20_reg[0][19]_3 (\op_mem_91_20_reg[0][19]_6 ),
        .\op_mem_91_20_reg[0][19]_4 (\op_mem_91_20_reg[0][19] [19:9]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_1 ),
        .\op_mem_91_20_reg[0][20]_1 (\op_mem_91_20_reg[0][20]_3 [11]),
        .\op_mem_91_20_reg[0][20]_2 (\op_mem_91_20_reg[0][20]_4 ),
        .\op_mem_91_20_reg[0][20]_3 (\op_mem_91_20_reg[0][3] [12]),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_3 ));
  complexphasedetector_0_sysgen_addsub_0378e36815_69 addsub2
       (.S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (\op_mem_91_20_reg[0][10] ),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][14]_0 (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_3 ),
        .\op_mem_91_20_reg[0][18]_0 (\op_mem_91_20_reg[0][18] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][20]_3 [10:0]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][6] (\op_mem_91_20_reg[0][6] ),
        .\op_mem_91_20_reg[0][6]_0 (\op_mem_91_20_reg[0][6]_0 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_1 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_pe9_x0" *) 
module complexphasedetector_0_complexphasedetector_cordic_pe9_x0
   (\op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][2] ,
    \op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][3]_0 ,
    addsub1_s_net,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    O,
    DI,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][5] ,
    clk,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][2]_0 ,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3]_8 ,
    \op_mem_91_20_reg[0][3]_9 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][9] ,
    S,
    \op_mem_91_20_reg[0][13] ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_10 ,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][16]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][7]_9 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_11 ,
    addsub1_s_net_x0,
    \op_mem_91_20_reg[0][7]_10 ,
    \op_mem_91_20_reg[0][8]_0 );
  output \op_mem_91_20_reg[0][4] ;
  output \op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][2] ;
  output \op_mem_91_20_reg[0][1] ;
  output \op_mem_91_20_reg[0][0] ;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [0:0]addsub1_s_net;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]O;
  output [2:0]DI;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output \op_mem_91_20_reg[0][7]_1 ;
  output \op_mem_91_20_reg[0][7]_2 ;
  output \op_mem_91_20_reg[0][7]_3 ;
  output \op_mem_91_20_reg[0][7]_4 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  output \op_mem_91_20_reg[0][3]_4 ;
  output \op_mem_91_20_reg[0][3]_5 ;
  output [3:0]\op_mem_91_20_reg[0][3]_6 ;
  output [3:0]\op_mem_91_20_reg[0][7]_5 ;
  output [0:0]\op_mem_91_20_reg[0][11]_0 ;
  input \op_mem_91_20_reg[0][5] ;
  input clk;
  input \op_mem_91_20_reg[0][4]_0 ;
  input \op_mem_91_20_reg[0][3]_7 ;
  input \op_mem_91_20_reg[0][2]_0 ;
  input \op_mem_91_20_reg[0][1]_0 ;
  input \op_mem_91_20_reg[0][0]_0 ;
  input \op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_8 ;
  input [3:0]\op_mem_91_20_reg[0][3]_9 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input [1:0]\op_mem_91_20_reg[0][17]_1 ;
  input [2:0]\op_mem_91_20_reg[0][9] ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][13] ;
  input [3:0]\op_mem_91_20_reg[0][13]_0 ;
  input [2:0]\op_mem_91_20_reg[0][16]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_10 ;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [1:0]\op_mem_91_20_reg[0][16]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_9 ;
  input [3:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_11 ;
  input [0:0]addsub1_s_net_x0;
  input [3:0]\op_mem_91_20_reg[0][7]_10 ;
  input [0:0]\op_mem_91_20_reg[0][8]_0 ;

  wire [2:0]DI;
  wire [1:0]O;
  wire [3:0]S;
  wire addsub1_n_5;
  wire [0:0]addsub1_s_net;
  wire [0:0]addsub1_s_net_x0;
  wire clk;
  wire \op_mem_91_20_reg[0][0] ;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [0:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13] ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire \op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire \op_mem_91_20_reg[0][2] ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire \op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_10 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_11 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire \op_mem_91_20_reg[0][3]_4 ;
  wire \op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire \op_mem_91_20_reg[0][3]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_9 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][5] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire \op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_10 ;
  wire \op_mem_91_20_reg[0][7]_2 ;
  wire \op_mem_91_20_reg[0][7]_3 ;
  wire \op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_9 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [0:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][9] ;

  complexphasedetector_0_sysgen_addsub_e0e49a700f addsub
       (.CO(addsub1_n_5),
        .O(O),
        .addsub1_s_net_x0(addsub1_s_net_x0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][11]_2 (\op_mem_91_20_reg[0][11]_3 ),
        .\op_mem_91_20_reg[0][11]_3 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_2 ),
        .\op_mem_91_20_reg[0][15]_2 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_3 ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_3 ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_6 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_11 ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_5 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_9 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_10 ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8]_0 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_28 addsub1
       (.CO(addsub1_n_5),
        .clk(clk),
        .\op_mem_91_20_reg[0][11]_0 (\op_mem_91_20_reg[0][11]_1 ),
        .\op_mem_91_20_reg[0][11]_1 (\op_mem_91_20_reg[0][11]_2 ),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][15]_1 (\op_mem_91_20_reg[0][15]_1 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_1 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_1 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][3]_0 (addsub1_s_net),
        .\op_mem_91_20_reg[0][3]_1 (\op_mem_91_20_reg[0][3]_2 ),
        .\op_mem_91_20_reg[0][3]_2 (\op_mem_91_20_reg[0][3]_3 ),
        .\op_mem_91_20_reg[0][3]_3 (\op_mem_91_20_reg[0][3]_4 ),
        .\op_mem_91_20_reg[0][3]_4 (\op_mem_91_20_reg[0][3]_5 ),
        .\op_mem_91_20_reg[0][3]_5 (\op_mem_91_20_reg[0][3]_8 ),
        .\op_mem_91_20_reg[0][3]_6 (\op_mem_91_20_reg[0][3]_9 ),
        .\op_mem_91_20_reg[0][3]_7 (\op_mem_91_20_reg[0][3]_1 ),
        .\op_mem_91_20_reg[0][3]_8 (\op_mem_91_20_reg[0][3]_10 ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0][7]_0 (\op_mem_91_20_reg[0][7]_1 ),
        .\op_mem_91_20_reg[0][7]_1 (\op_mem_91_20_reg[0][7]_2 ),
        .\op_mem_91_20_reg[0][7]_2 (\op_mem_91_20_reg[0][7]_3 ),
        .\op_mem_91_20_reg[0][7]_3 (\op_mem_91_20_reg[0][7]_4 ),
        .\op_mem_91_20_reg[0][7]_4 (\op_mem_91_20_reg[0][7]_6 ),
        .\op_mem_91_20_reg[0][7]_5 (\op_mem_91_20_reg[0][7]_7 ),
        .\op_mem_91_20_reg[0][7]_6 (\op_mem_91_20_reg[0][7]_0 ),
        .\op_mem_91_20_reg[0][7]_7 (\op_mem_91_20_reg[0][7]_8 ));
  complexphasedetector_0_sysgen_addsub_e0e49a700f_29 addsub2
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0][0] (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][0]_0 (\op_mem_91_20_reg[0][0]_0 ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_1 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][13]_0 (\op_mem_91_20_reg[0][13] ),
        .\op_mem_91_20_reg[0][13]_1 (\op_mem_91_20_reg[0][13]_0 ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_1 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][16]_2 (\op_mem_91_20_reg[0][16]_2 ),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][17]_1 (\op_mem_91_20_reg[0][17]_2 ),
        .\op_mem_91_20_reg[0][17]_2 (addsub1_s_net),
        .\op_mem_91_20_reg[0][1] (\op_mem_91_20_reg[0][1] ),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1]_0 ),
        .\op_mem_91_20_reg[0][2] (\op_mem_91_20_reg[0][2] ),
        .\op_mem_91_20_reg[0][2]_0 (\op_mem_91_20_reg[0][2]_0 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_7 ),
        .\op_mem_91_20_reg[0][4] (\op_mem_91_20_reg[0][4] ),
        .\op_mem_91_20_reg[0][4]_0 (\op_mem_91_20_reg[0][4]_0 ),
        .\op_mem_91_20_reg[0][5]_0 (\op_mem_91_20_reg[0][5] ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][9]_0 (\op_mem_91_20_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_cordic_sincos" *) 
module complexphasedetector_0_complexphasedetector_cordic_sincos
   (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ,
    s_axis_b_tdata,
    clk,
    \reg_array[0].fde_used.u2 ,
    q,
    DI,
    S,
    \reg_array[5].fde_used.u2 ,
    \reg_array[6].fde_used.u2 ,
    \reg_array[10].fde_used.u2 ,
    \reg_array[10].fde_used.u2_0 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[14].fde_used.u2_0 ,
    \reg_array[20].fde_used.u2 ,
    \reg_array[18].fde_used.u2 ,
    \reg_array[12].fde_used.u2 ,
    \reg_array[13].fde_used.u2 ,
    \reg_array[18].fde_used.u2_0 ,
    \reg_array[20].fde_used.u2_0 ,
    \reg_array[6].fde_used.u2_0 ,
    \reg_array[6].fde_used.u2_1 ,
    \reg_array[14].fde_used.u2_1 ,
    \reg_array[14].fde_used.u2_2 ,
    \reg_array[18].fde_used.u2_1 ,
    \reg_array[20].fde_used.u2_1 );
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  output [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  output [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;
  output [17:0]s_axis_b_tdata;
  input clk;
  input [0:0]\reg_array[0].fde_used.u2 ;
  input [20:0]q;
  input [0:0]DI;
  input [3:0]S;
  input [0:0]\reg_array[5].fde_used.u2 ;
  input [3:0]\reg_array[6].fde_used.u2 ;
  input [3:0]\reg_array[10].fde_used.u2 ;
  input [3:0]\reg_array[10].fde_used.u2_0 ;
  input [3:0]\reg_array[14].fde_used.u2 ;
  input [3:0]\reg_array[14].fde_used.u2_0 ;
  input [0:0]\reg_array[20].fde_used.u2 ;
  input [3:0]\reg_array[18].fde_used.u2 ;
  input [2:0]\reg_array[12].fde_used.u2 ;
  input [3:0]\reg_array[13].fde_used.u2 ;
  input [1:0]\reg_array[18].fde_used.u2_0 ;
  input [3:0]\reg_array[20].fde_used.u2_0 ;
  input [1:0]\reg_array[6].fde_used.u2_0 ;
  input [3:0]\reg_array[6].fde_used.u2_1 ;
  input [3:0]\reg_array[14].fde_used.u2_1 ;
  input [3:0]\reg_array[14].fde_used.u2_2 ;
  input [0:0]\reg_array[18].fde_used.u2_1 ;
  input [2:0]\reg_array[20].fde_used.u2_1 ;

  wire [0:0]DI;
  wire [3:0]S;
  wire [20:0]addsub1_s_net;
  wire [20:0]addsub_s_net;
  wire clk;
  wire cordic_fine_angle_pe_n_0;
  wire cordic_fine_angle_pe_n_1;
  wire cordic_fine_angle_pe_n_2;
  wire cordic_fine_angle_pe_n_25;
  wire cordic_fine_angle_pe_n_26;
  wire cordic_fine_angle_pe_n_27;
  wire cordic_fine_angle_pe_n_28;
  wire cordic_fine_angle_pe_n_3;
  wire cordic_fine_angle_pe_n_50;
  wire cordic_fine_angle_pe_n_51;
  wire cordic_fine_angle_pe_n_52;
  wire cordic_fine_angle_pe_n_53;
  wire cordic_fine_angle_pe_n_54;
  wire cordic_fine_angle_pe_n_55;
  wire cordic_fine_angle_pe_n_56;
  wire cordic_fine_angle_pe_n_57;
  wire cordic_fine_angle_pe_n_58;
  wire cordic_fine_angle_pe_n_59;
  wire cordic_fine_angle_pe_n_60;
  wire cordic_fine_angle_pe_n_61;
  wire cordic_fine_angle_pe_n_62;
  wire cordic_fine_angle_pe_n_63;
  wire cordic_fine_angle_pe_n_64;
  wire cordic_fine_angle_pe_n_65;
  wire cordic_fine_angle_pe_n_66;
  wire cordic_fine_angle_pe_n_67;
  wire cordic_fine_angle_pe_n_68;
  wire cordic_fine_angle_pe_n_69;
  wire cordic_fine_angle_pe_n_70;
  wire cordic_fine_angle_pe_n_71;
  wire cordic_fine_angle_pe_n_72;
  wire cordic_fine_angle_pe_n_73;
  wire cordic_fine_angle_pe_n_74;
  wire cordic_fine_angle_pe_n_75;
  wire cordic_fine_angle_pe_n_76;
  wire cordic_fine_angle_pe_n_77;
  wire cordic_fine_angle_pe_n_78;
  wire cordic_fine_angle_pe_n_79;
  wire cordic_fine_angle_pe_n_80;
  wire cordic_fine_angle_pe_n_81;
  wire cordic_fine_angle_pe_n_82;
  wire cordic_fine_angle_pe_n_83;
  wire \cordic_pe1/inverter_op_net ;
  wire delay1_q_net;
  wire delay4_q_net;
  wire logical_y_net;
  wire [20:20]mux1_y_net;
  wire [20:0]mux_y_net;
  wire [20:20]mux_y_net_x0;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire [20:0]q;
  wire quadrant_correct_x0_n_10;
  wire quadrant_correct_x0_n_11;
  wire quadrant_correct_x0_n_12;
  wire quadrant_correct_x0_n_13;
  wire quadrant_correct_x0_n_14;
  wire quadrant_correct_x0_n_15;
  wire quadrant_correct_x0_n_16;
  wire quadrant_correct_x0_n_17;
  wire quadrant_correct_x0_n_18;
  wire quadrant_correct_x0_n_19;
  wire quadrant_correct_x0_n_20;
  wire quadrant_correct_x0_n_22;
  wire quadrant_correct_x0_n_23;
  wire quadrant_correct_x0_n_24;
  wire quadrant_correct_x0_n_25;
  wire quadrant_correct_x0_n_26;
  wire quadrant_correct_x0_n_27;
  wire quadrant_correct_x0_n_28;
  wire quadrant_correct_x0_n_29;
  wire quadrant_correct_x0_n_30;
  wire quadrant_correct_x0_n_31;
  wire quadrant_correct_x0_n_32;
  wire quadrant_correct_x0_n_33;
  wire quadrant_correct_x0_n_34;
  wire quadrant_correct_x0_n_35;
  wire quadrant_correct_x0_n_36;
  wire quadrant_correct_x0_n_37;
  wire quadrant_correct_x0_n_38;
  wire quadrant_correct_x0_n_39;
  wire quadrant_correct_x0_n_4;
  wire quadrant_correct_x0_n_40;
  wire quadrant_correct_x0_n_41;
  wire quadrant_correct_x0_n_5;
  wire quadrant_correct_x0_n_6;
  wire quadrant_correct_x0_n_7;
  wire quadrant_correct_x0_n_8;
  wire quadrant_correct_x0_n_9;
  wire quadrant_map_n_0;
  wire quadrant_map_n_1;
  wire quadrant_map_n_19;
  wire quadrant_map_n_2;
  wire quadrant_map_n_20;
  wire quadrant_map_n_21;
  wire quadrant_map_n_22;
  wire quadrant_map_n_23;
  wire quadrant_map_n_24;
  wire quadrant_map_n_25;
  wire quadrant_map_n_26;
  wire quadrant_map_n_27;
  wire quadrant_map_n_28;
  wire quadrant_map_n_29;
  wire quadrant_map_n_3;
  wire quadrant_map_n_30;
  wire quadrant_map_n_31;
  wire quadrant_map_n_32;
  wire quadrant_map_n_34;
  wire [0:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\reg_array[10].fde_used.u2 ;
  wire [3:0]\reg_array[10].fde_used.u2_0 ;
  wire [2:0]\reg_array[12].fde_used.u2 ;
  wire [3:0]\reg_array[13].fde_used.u2 ;
  wire [3:0]\reg_array[14].fde_used.u2 ;
  wire [3:0]\reg_array[14].fde_used.u2_0 ;
  wire [3:0]\reg_array[14].fde_used.u2_1 ;
  wire [3:0]\reg_array[14].fde_used.u2_2 ;
  wire [3:0]\reg_array[18].fde_used.u2 ;
  wire [1:0]\reg_array[18].fde_used.u2_0 ;
  wire [0:0]\reg_array[18].fde_used.u2_1 ;
  wire [0:0]\reg_array[20].fde_used.u2 ;
  wire [3:0]\reg_array[20].fde_used.u2_0 ;
  wire [2:0]\reg_array[20].fde_used.u2_1 ;
  wire [0:0]\reg_array[5].fde_used.u2 ;
  wire [3:0]\reg_array[6].fde_used.u2 ;
  wire [1:0]\reg_array[6].fde_used.u2_0 ;
  wire [3:0]\reg_array[6].fde_used.u2_1 ;
  wire [17:0]s_axis_b_tdata;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  wire [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  wire [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;

  complexphasedetector_0_complexphasedetector_xlconvert convert
       (.clk(clk),
        .d(mux_y_net_x0),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_1_in0_in(p_1_in0_in),
        .\pipe_16_22_reg[0][0] (quadrant_correct_x0_n_20),
        .\pipe_16_22_reg[0][10] (quadrant_correct_x0_n_10),
        .\pipe_16_22_reg[0][11] (quadrant_correct_x0_n_9),
        .\pipe_16_22_reg[0][12] (quadrant_correct_x0_n_8),
        .\pipe_16_22_reg[0][13] (quadrant_correct_x0_n_7),
        .\pipe_16_22_reg[0][14] (quadrant_correct_x0_n_6),
        .\pipe_16_22_reg[0][15] (quadrant_correct_x0_n_5),
        .\pipe_16_22_reg[0][16] (quadrant_correct_x0_n_4),
        .\pipe_16_22_reg[0][1] (quadrant_correct_x0_n_19),
        .\pipe_16_22_reg[0][2] (quadrant_correct_x0_n_18),
        .\pipe_16_22_reg[0][3] (quadrant_correct_x0_n_17),
        .\pipe_16_22_reg[0][4] (quadrant_correct_x0_n_16),
        .\pipe_16_22_reg[0][5] (quadrant_correct_x0_n_15),
        .\pipe_16_22_reg[0][6] (quadrant_correct_x0_n_14),
        .\pipe_16_22_reg[0][7] (quadrant_correct_x0_n_13),
        .\pipe_16_22_reg[0][8] (quadrant_correct_x0_n_12),
        .\pipe_16_22_reg[0][9] (quadrant_correct_x0_n_11),
        .s_axis_b_tdata(s_axis_b_tdata));
  complexphasedetector_0_complexphasedetector_xlconvert_61 convert1
       (.clk(clk),
        .d(mux1_y_net),
        .\pipe_16_22_reg[0][0] (quadrant_correct_x0_n_41),
        .\pipe_16_22_reg[0][10] (quadrant_correct_x0_n_31),
        .\pipe_16_22_reg[0][11] (quadrant_correct_x0_n_30),
        .\pipe_16_22_reg[0][12] (quadrant_correct_x0_n_29),
        .\pipe_16_22_reg[0][13] (quadrant_correct_x0_n_28),
        .\pipe_16_22_reg[0][14] (quadrant_correct_x0_n_27),
        .\pipe_16_22_reg[0][15] (quadrant_correct_x0_n_26),
        .\pipe_16_22_reg[0][16] (quadrant_correct_x0_n_25),
        .\pipe_16_22_reg[0][17] (quadrant_correct_x0_n_24),
        .\pipe_16_22_reg[0][18] (quadrant_correct_x0_n_23),
        .\pipe_16_22_reg[0][19] (quadrant_correct_x0_n_22),
        .\pipe_16_22_reg[0][1] (quadrant_correct_x0_n_40),
        .\pipe_16_22_reg[0][2] (quadrant_correct_x0_n_39),
        .\pipe_16_22_reg[0][3] (quadrant_correct_x0_n_38),
        .\pipe_16_22_reg[0][4] (quadrant_correct_x0_n_37),
        .\pipe_16_22_reg[0][5] (quadrant_correct_x0_n_36),
        .\pipe_16_22_reg[0][6] (quadrant_correct_x0_n_35),
        .\pipe_16_22_reg[0][7] (quadrant_correct_x0_n_34),
        .\pipe_16_22_reg[0][8] (quadrant_correct_x0_n_33),
        .\pipe_16_22_reg[0][9] (quadrant_correct_x0_n_32),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ));
  complexphasedetector_0_complexphasedetector_cordic_fine_angle_pe cordic_fine_angle_pe
       (.DI({quadrant_map_n_19,quadrant_map_n_20}),
        .S({quadrant_map_n_21,quadrant_map_n_22,quadrant_map_n_23,quadrant_map_n_24}),
        .addsub1_s_net(addsub1_s_net),
        .addsub_s_net(addsub_s_net),
        .clk(clk),
        .inverter_op_net(\cordic_pe1/inverter_op_net ),
        .mux_y_net({mux_y_net[20],mux_y_net[14:5],mux_y_net[3:0]}),
        .\pipe_16_22_reg[0][11] ({cordic_fine_angle_pe_n_54,cordic_fine_angle_pe_n_55,cordic_fine_angle_pe_n_56,cordic_fine_angle_pe_n_57}),
        .\pipe_16_22_reg[0][11]_0 ({cordic_fine_angle_pe_n_71,cordic_fine_angle_pe_n_72,cordic_fine_angle_pe_n_73,cordic_fine_angle_pe_n_74}),
        .\pipe_16_22_reg[0][11]_1 ({quadrant_map_n_25,quadrant_map_n_26,quadrant_map_n_27,quadrant_map_n_28}),
        .\pipe_16_22_reg[0][15] ({cordic_fine_angle_pe_n_58,cordic_fine_angle_pe_n_59,cordic_fine_angle_pe_n_60,cordic_fine_angle_pe_n_61}),
        .\pipe_16_22_reg[0][15]_0 ({cordic_fine_angle_pe_n_75,cordic_fine_angle_pe_n_76,cordic_fine_angle_pe_n_77,cordic_fine_angle_pe_n_78}),
        .\pipe_16_22_reg[0][17] ({quadrant_map_n_0,quadrant_map_n_1,quadrant_map_n_2,quadrant_map_n_3}),
        .\pipe_16_22_reg[0][18] (quadrant_map_n_34),
        .\pipe_16_22_reg[0][19] ({cordic_fine_angle_pe_n_62,cordic_fine_angle_pe_n_63,cordic_fine_angle_pe_n_64,cordic_fine_angle_pe_n_65}),
        .\pipe_16_22_reg[0][19]_0 ({cordic_fine_angle_pe_n_79,cordic_fine_angle_pe_n_80,cordic_fine_angle_pe_n_81,cordic_fine_angle_pe_n_82}),
        .\pipe_16_22_reg[0][20] (cordic_fine_angle_pe_n_66),
        .\pipe_16_22_reg[0][20]_0 (cordic_fine_angle_pe_n_83),
        .\pipe_16_22_reg[0][20]_1 ({quadrant_map_n_29,quadrant_map_n_30,quadrant_map_n_31,quadrant_map_n_32}),
        .\pipe_16_22_reg[0][3] ({cordic_fine_angle_pe_n_0,cordic_fine_angle_pe_n_1,cordic_fine_angle_pe_n_2,cordic_fine_angle_pe_n_3}),
        .\pipe_16_22_reg[0][3]_0 ({cordic_fine_angle_pe_n_25,cordic_fine_angle_pe_n_26,cordic_fine_angle_pe_n_27,cordic_fine_angle_pe_n_28}),
        .\pipe_16_22_reg[0][7] ({cordic_fine_angle_pe_n_50,cordic_fine_angle_pe_n_51,cordic_fine_angle_pe_n_52,cordic_fine_angle_pe_n_53}),
        .\pipe_16_22_reg[0][7]_0 ({cordic_fine_angle_pe_n_67,cordic_fine_angle_pe_n_68,cordic_fine_angle_pe_n_69,cordic_fine_angle_pe_n_70}));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized0 delay1
       (.clk(clk),
        .\pipe_16_22_reg[0][20] (delay1_q_net),
        .q(q[20]));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized1 delay4
       (.clk(clk),
        .d(logical_y_net),
        .q(delay4_q_net));
  complexphasedetector_0_complexphasedetector_quadrant_correct quadrant_correct_x0
       (.addsub1_s_net(addsub1_s_net),
        .addsub_s_net(addsub_s_net),
        .clk(clk),
        .d(mux_y_net_x0),
        .\op_mem_91_20_reg[0][11] ({cordic_fine_angle_pe_n_54,cordic_fine_angle_pe_n_55,cordic_fine_angle_pe_n_56,cordic_fine_angle_pe_n_57}),
        .\op_mem_91_20_reg[0][11]_0 ({cordic_fine_angle_pe_n_71,cordic_fine_angle_pe_n_72,cordic_fine_angle_pe_n_73,cordic_fine_angle_pe_n_74}),
        .\op_mem_91_20_reg[0][15] ({cordic_fine_angle_pe_n_58,cordic_fine_angle_pe_n_59,cordic_fine_angle_pe_n_60,cordic_fine_angle_pe_n_61}),
        .\op_mem_91_20_reg[0][15]_0 ({cordic_fine_angle_pe_n_75,cordic_fine_angle_pe_n_76,cordic_fine_angle_pe_n_77,cordic_fine_angle_pe_n_78}),
        .\op_mem_91_20_reg[0][19] ({cordic_fine_angle_pe_n_62,cordic_fine_angle_pe_n_63,cordic_fine_angle_pe_n_64,cordic_fine_angle_pe_n_65}),
        .\op_mem_91_20_reg[0][19]_0 ({cordic_fine_angle_pe_n_79,cordic_fine_angle_pe_n_80,cordic_fine_angle_pe_n_81,cordic_fine_angle_pe_n_82}),
        .\op_mem_91_20_reg[0][20] (cordic_fine_angle_pe_n_66),
        .\op_mem_91_20_reg[0][20]_0 (cordic_fine_angle_pe_n_83),
        .\op_mem_91_20_reg[0][3] ({cordic_fine_angle_pe_n_0,cordic_fine_angle_pe_n_1,cordic_fine_angle_pe_n_2,cordic_fine_angle_pe_n_3}),
        .\op_mem_91_20_reg[0][3]_0 ({cordic_fine_angle_pe_n_25,cordic_fine_angle_pe_n_26,cordic_fine_angle_pe_n_27,cordic_fine_angle_pe_n_28}),
        .\op_mem_91_20_reg[0][7] ({cordic_fine_angle_pe_n_50,cordic_fine_angle_pe_n_51,cordic_fine_angle_pe_n_52,cordic_fine_angle_pe_n_53}),
        .\op_mem_91_20_reg[0][7]_0 ({cordic_fine_angle_pe_n_67,cordic_fine_angle_pe_n_68,cordic_fine_angle_pe_n_69,cordic_fine_angle_pe_n_70}),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_1_in0_in(p_1_in0_in),
        .q(delay4_q_net),
        .\reg_array[0].fde_used.u2 (quadrant_correct_x0_n_20),
        .\reg_array[0].fde_used.u2_0 (quadrant_correct_x0_n_41),
        .\reg_array[0].fde_used.u2_1 (delay1_q_net),
        .\reg_array[10].fde_used.u2 (quadrant_correct_x0_n_10),
        .\reg_array[10].fde_used.u2_0 (quadrant_correct_x0_n_31),
        .\reg_array[11].fde_used.u2 (quadrant_correct_x0_n_9),
        .\reg_array[11].fde_used.u2_0 (quadrant_correct_x0_n_30),
        .\reg_array[12].fde_used.u2 (quadrant_correct_x0_n_8),
        .\reg_array[12].fde_used.u2_0 (quadrant_correct_x0_n_29),
        .\reg_array[13].fde_used.u2 (quadrant_correct_x0_n_7),
        .\reg_array[13].fde_used.u2_0 (quadrant_correct_x0_n_28),
        .\reg_array[14].fde_used.u2 (quadrant_correct_x0_n_6),
        .\reg_array[14].fde_used.u2_0 (quadrant_correct_x0_n_27),
        .\reg_array[15].fde_used.u2 (quadrant_correct_x0_n_5),
        .\reg_array[15].fde_used.u2_0 (quadrant_correct_x0_n_26),
        .\reg_array[16].fde_used.u2 (quadrant_correct_x0_n_4),
        .\reg_array[16].fde_used.u2_0 (quadrant_correct_x0_n_22),
        .\reg_array[16].fde_used.u2_1 (quadrant_correct_x0_n_23),
        .\reg_array[16].fde_used.u2_2 (quadrant_correct_x0_n_24),
        .\reg_array[16].fde_used.u2_3 (quadrant_correct_x0_n_25),
        .\reg_array[17].fde_used.u2 (mux1_y_net),
        .\reg_array[1].fde_used.u2 (quadrant_correct_x0_n_19),
        .\reg_array[1].fde_used.u2_0 (quadrant_correct_x0_n_40),
        .\reg_array[2].fde_used.u2 (quadrant_correct_x0_n_18),
        .\reg_array[2].fde_used.u2_0 (quadrant_correct_x0_n_39),
        .\reg_array[3].fde_used.u2 (quadrant_correct_x0_n_17),
        .\reg_array[3].fde_used.u2_0 (quadrant_correct_x0_n_38),
        .\reg_array[4].fde_used.u2 (quadrant_correct_x0_n_16),
        .\reg_array[4].fde_used.u2_0 (quadrant_correct_x0_n_37),
        .\reg_array[5].fde_used.u2 (quadrant_correct_x0_n_15),
        .\reg_array[5].fde_used.u2_0 (quadrant_correct_x0_n_36),
        .\reg_array[6].fde_used.u2 (quadrant_correct_x0_n_14),
        .\reg_array[6].fde_used.u2_0 (quadrant_correct_x0_n_35),
        .\reg_array[7].fde_used.u2 (quadrant_correct_x0_n_13),
        .\reg_array[7].fde_used.u2_0 (quadrant_correct_x0_n_34),
        .\reg_array[8].fde_used.u2 (quadrant_correct_x0_n_12),
        .\reg_array[8].fde_used.u2_0 (quadrant_correct_x0_n_33),
        .\reg_array[9].fde_used.u2 (quadrant_correct_x0_n_11),
        .\reg_array[9].fde_used.u2_0 (quadrant_correct_x0_n_32));
  complexphasedetector_0_complexphasedetector_quadrant_map quadrant_map
       (.DI(DI),
        .S(S),
        .clk(clk),
        .d(logical_y_net),
        .inverter_op_net(\cordic_pe1/inverter_op_net ),
        .\op_mem_91_20_reg[0][11] ({quadrant_map_n_25,quadrant_map_n_26,quadrant_map_n_27,quadrant_map_n_28}),
        .\op_mem_91_20_reg[0][15] ({quadrant_map_n_29,quadrant_map_n_30,quadrant_map_n_31,quadrant_map_n_32}),
        .\op_mem_91_20_reg[0][19] ({quadrant_map_n_0,quadrant_map_n_1,quadrant_map_n_2,quadrant_map_n_3}),
        .\op_mem_91_20_reg[0][19]_0 ({quadrant_map_n_19,quadrant_map_n_20}),
        .\op_mem_91_20_reg[0][20] ({mux_y_net[20],mux_y_net[14:5],mux_y_net[3:0]}),
        .\op_mem_91_20_reg[0][20]_0 (quadrant_map_n_34),
        .\op_mem_91_20_reg[0][7] ({quadrant_map_n_21,quadrant_map_n_22,quadrant_map_n_23,quadrant_map_n_24}),
        .q(q),
        .\reg_array[0].fde_used.u2 (\reg_array[0].fde_used.u2 ),
        .\reg_array[10].fde_used.u2 (\reg_array[10].fde_used.u2 ),
        .\reg_array[10].fde_used.u2_0 (\reg_array[10].fde_used.u2_0 ),
        .\reg_array[12].fde_used.u2 (\reg_array[12].fde_used.u2 ),
        .\reg_array[13].fde_used.u2 (\reg_array[13].fde_used.u2 ),
        .\reg_array[14].fde_used.u2 (\reg_array[14].fde_used.u2 ),
        .\reg_array[14].fde_used.u2_0 (\reg_array[14].fde_used.u2_0 ),
        .\reg_array[14].fde_used.u2_1 (\reg_array[14].fde_used.u2_1 ),
        .\reg_array[14].fde_used.u2_2 (\reg_array[14].fde_used.u2_2 ),
        .\reg_array[18].fde_used.u2 (\reg_array[18].fde_used.u2 ),
        .\reg_array[18].fde_used.u2_0 (\reg_array[18].fde_used.u2_0 ),
        .\reg_array[18].fde_used.u2_1 (\reg_array[18].fde_used.u2_1 ),
        .\reg_array[20].fde_used.u2 (\reg_array[20].fde_used.u2 ),
        .\reg_array[20].fde_used.u2_0 (\reg_array[20].fde_used.u2_0 ),
        .\reg_array[20].fde_used.u2_1 (\reg_array[20].fde_used.u2_1 ),
        .\reg_array[5].fde_used.u2 (\reg_array[5].fde_used.u2 ),
        .\reg_array[6].fde_used.u2 (\reg_array[6].fde_used.u2 ),
        .\reg_array[6].fde_used.u2_0 (\reg_array[6].fde_used.u2_0 ),
        .\reg_array[6].fde_used.u2_1 (\reg_array[6].fde_used.u2_1 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_limitedaccum" *) 
module complexphasedetector_0_complexphasedetector_limitedaccum
   (S,
    CO,
    A,
    clk,
    lag_coef,
    \sweeplmt[3] ,
    \sweeplmt[7] ,
    \sweeplmt[11] ,
    \sweeplmt[14] ,
    DI,
    \i_no_async_controls.output_reg[32] ,
    sweeplmt,
    reset,
    \latency_pipe_5_26_reg[0] ,
    swprate);
  output [31:0]S;
  output [0:0]CO;
  input [17:0]A;
  input clk;
  input [17:0]lag_coef;
  input [3:0]\sweeplmt[3] ;
  input [3:0]\sweeplmt[7] ;
  input [3:0]\sweeplmt[11] ;
  input [2:0]\sweeplmt[14] ;
  input [0:0]DI;
  input [0:0]\i_no_async_controls.output_reg[32] ;
  input [14:0]sweeplmt;
  input reset;
  input \latency_pipe_5_26_reg[0] ;
  input [17:0]swprate;

  wire [17:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [31:0]S;
  wire addsub2_n_32;
  wire addsub2_n_33;
  wire addsub2_n_34;
  wire addsub2_n_35;
  wire addsub2_n_36;
  wire addsub2_n_37;
  wire addsub2_n_38;
  wire addsub2_n_39;
  wire addsub2_n_40;
  wire addsub2_n_41;
  wire addsub2_n_42;
  wire addsub2_n_43;
  wire addsub2_n_44;
  wire addsub2_n_45;
  wire addsub2_n_46;
  wire addsub2_n_47;
  wire addsub2_n_48;
  wire addsub2_n_49;
  wire addsub2_n_50;
  wire addsub2_n_51;
  wire addsub2_n_52;
  wire addsub2_n_53;
  wire addsub2_n_54;
  wire addsub2_n_55;
  wire addsub2_n_56;
  wire addsub2_n_57;
  wire addsub2_n_58;
  wire addsub2_n_59;
  wire addsub2_n_60;
  wire addsub2_n_61;
  wire addsub2_n_62;
  wire addsub2_n_63;
  wire addsub2_n_64;
  wire addsub2_n_65;
  wire [25:0]addsub_s_net;
  wire clk;
  wire delay_n_1;
  wire delay_n_10;
  wire delay_n_11;
  wire delay_n_12;
  wire delay_n_13;
  wire delay_n_14;
  wire delay_n_15;
  wire delay_n_16;
  wire delay_n_17;
  wire delay_n_18;
  wire delay_n_19;
  wire delay_n_2;
  wire delay_n_3;
  wire delay_n_4;
  wire delay_n_5;
  wire delay_n_6;
  wire delay_n_7;
  wire delay_n_8;
  wire delay_n_9;
  wire delay_q_net;
  wire [0:0]\i_no_async_controls.output_reg[32] ;
  wire [17:0]lag_coef;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical_y_net;
  wire [21:0]mult3_p_net;
  wire [32:0]mux1_y_net;
  wire [18:0]mux3_y_net;
  wire negate_n_16;
  wire negate_n_17;
  wire negate_n_18;
  wire negate_n_19;
  wire negate_n_20;
  wire negate_n_21;
  wire negate_n_22;
  wire negate_n_23;
  wire negate_n_24;
  wire negate_n_25;
  wire negate_n_26;
  wire negate_n_27;
  wire negate_n_28;
  wire negate_n_29;
  wire negate_n_30;
  wire relational1_op_net;
  wire relational_op_net;
  wire reset;
  wire [14:0]signed_to_std_logic_vector;
  wire [14:0]sweeplmt;
  wire [3:0]\sweeplmt[11] ;
  wire [2:0]\sweeplmt[14] ;
  wire [3:0]\sweeplmt[3] ;
  wire [3:0]\sweeplmt[7] ;
  wire [17:0]swprate;

  complexphasedetector_0_complexphasedetector_xladdsub addsub
       (.A(A),
        .B(mux3_y_net),
        .S(addsub_s_net),
        .clk(clk));
  complexphasedetector_0_complexphasedetector_xladdsub__parameterized0 addsub2
       (.A(mux1_y_net),
        .DI({addsub2_n_32,addsub2_n_33,addsub2_n_34,addsub2_n_35}),
        .O(signed_to_std_logic_vector[0]),
        .S(S),
        .clk(clk),
        .q(mult3_p_net),
        .\reg_array[0].fde_used.u2 ({addsub2_n_36,addsub2_n_37,addsub2_n_38,addsub2_n_39}),
        .\reg_array[0].fde_used.u2_0 ({addsub2_n_40,addsub2_n_41,addsub2_n_42,addsub2_n_43}),
        .\reg_array[0].fde_used.u2_1 ({addsub2_n_44,addsub2_n_45,addsub2_n_46,addsub2_n_47}),
        .\reg_array[0].fde_used.u2_2 ({addsub2_n_48,addsub2_n_49,addsub2_n_50,addsub2_n_51}),
        .\reg_array[0].fde_used.u2_3 ({addsub2_n_52,addsub2_n_53,addsub2_n_54,addsub2_n_55}),
        .\reg_array[0].fde_used.u2_4 (addsub2_n_56),
        .\reg_array[0].fde_used.u2_5 (addsub2_n_57),
        .\reg_array[0].fde_used.u2_6 ({addsub2_n_58,addsub2_n_59,addsub2_n_60,addsub2_n_61}),
        .\reg_array[0].fde_used.u2_7 ({addsub2_n_62,addsub2_n_63,addsub2_n_64,addsub2_n_65}),
        .reset(reset),
        .sweeplmt(sweeplmt));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized11 delay
       (.S({delay_n_1,delay_n_2,delay_n_3,delay_n_4}),
        .clk(clk),
        .delay_q_net(delay_q_net),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .logical_y_net(logical_y_net),
        .\pipe_16_22_reg[0][11] ({delay_n_9,delay_n_10,delay_n_11,delay_n_12}),
        .\pipe_16_22_reg[0][15] ({delay_n_13,delay_n_14,delay_n_15,delay_n_16}),
        .\pipe_16_22_reg[0][18] ({delay_n_17,delay_n_18,delay_n_19}),
        .\pipe_16_22_reg[0][7] ({delay_n_5,delay_n_6,delay_n_7,delay_n_8}),
        .swprate(swprate));
  complexphasedetector_0_complexphasedetector_xlmult__parameterized0 mult3
       (.S(addsub_s_net),
        .clk(clk),
        .lag_coef(lag_coef),
        .q(mult3_p_net));
  complexphasedetector_0_sysgen_mux_900615f60e mux1
       (.A(mux1_y_net),
        .CO(relational_op_net),
        .S(S),
        .\i_no_async_controls.output_reg[32] (relational1_op_net),
        .reset(reset),
        .reset_0(CO),
        .signed_to_std_logic_vector(signed_to_std_logic_vector),
        .sweeplmt(sweeplmt));
  complexphasedetector_0_sysgen_mux_37643be6bd mux3
       (.B(mux3_y_net),
        .S({delay_n_1,delay_n_2,delay_n_3,delay_n_4}),
        .clk(clk),
        .delay_q_net(delay_q_net),
        .\reg_array[0].fde_used.u2 ({delay_n_5,delay_n_6,delay_n_7,delay_n_8}),
        .\reg_array[0].fde_used.u2_0 ({delay_n_9,delay_n_10,delay_n_11,delay_n_12}),
        .\reg_array[0].fde_used.u2_1 ({delay_n_13,delay_n_14,delay_n_15,delay_n_16}),
        .\reg_array[0].fde_used.u2_2 ({delay_n_17,delay_n_18,delay_n_19}));
  complexphasedetector_0_sysgen_negate_88c644c5e3 negate
       (.CO(CO),
        .DI({negate_n_19,negate_n_20,negate_n_21,negate_n_22}),
        .S({negate_n_16,negate_n_17,negate_n_18}),
        .\i_no_async_controls.output_reg[32] (S[31:17]),
        .\reg_array[0].fde_used.u2 ({negate_n_23,negate_n_24,negate_n_25,negate_n_26}),
        .\reg_array[0].fde_used.u2_0 ({negate_n_27,negate_n_28,negate_n_29,negate_n_30}),
        .signed_to_std_logic_vector(signed_to_std_logic_vector),
        .\sweeplmt[11] (\sweeplmt[11] ),
        .\sweeplmt[14] (\sweeplmt[14] ),
        .\sweeplmt[3] (\sweeplmt[3] ),
        .\sweeplmt[7] (\sweeplmt[7] ));
  complexphasedetector_0_sysgen_relational_05625b6d4c relational
       (.CO(relational_op_net),
        .DI({negate_n_19,negate_n_20,negate_n_21,negate_n_22}),
        .S({negate_n_16,negate_n_17,negate_n_18,addsub2_n_57}),
        .\i_no_async_controls.output_reg[31] ({negate_n_27,negate_n_28,negate_n_29,negate_n_30}),
        .\i_no_async_controls.output_reg[31]_0 ({negate_n_23,negate_n_24,negate_n_25,negate_n_26}),
        .\i_no_async_controls.output_reg[32] (DI),
        .\i_no_async_controls.output_reg[32]_0 (\i_no_async_controls.output_reg[32] ));
  complexphasedetector_0_sysgen_relational_509d685fea relational1
       (.CO(relational_op_net),
        .DI({addsub2_n_32,addsub2_n_33,addsub2_n_34,addsub2_n_35}),
        .delay_q_net(delay_q_net),
        .\i_no_async_controls.output_reg[15] ({addsub2_n_36,addsub2_n_37,addsub2_n_38,addsub2_n_39}),
        .\i_no_async_controls.output_reg[15]_0 ({addsub2_n_58,addsub2_n_59,addsub2_n_60,addsub2_n_61}),
        .\i_no_async_controls.output_reg[23] ({addsub2_n_40,addsub2_n_41,addsub2_n_42,addsub2_n_43}),
        .\i_no_async_controls.output_reg[23]_0 ({addsub2_n_44,addsub2_n_45,addsub2_n_46,addsub2_n_47}),
        .\i_no_async_controls.output_reg[31] ({addsub2_n_52,addsub2_n_53,addsub2_n_54,addsub2_n_55}),
        .\i_no_async_controls.output_reg[31]_0 ({addsub2_n_48,addsub2_n_49,addsub2_n_50,addsub2_n_51}),
        .\i_no_async_controls.output_reg[32] (addsub2_n_56),
        .\i_no_async_controls.output_reg[7] ({addsub2_n_62,addsub2_n_63,addsub2_n_64,addsub2_n_65}),
        .logical_y_net(logical_y_net),
        .\reg_array[0].fde_used.u2 (relational1_op_net));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_lockimag" *) 
module complexphasedetector_0_complexphasedetector_lockimag
   (S,
    DI,
    B,
    clk,
    reset,
    \latency_pipe_5_26_reg[0] );
  output [14:0]S;
  output [0:0]DI;
  input [1:0]B;
  input clk;
  input reset;
  input [0:0]\latency_pipe_5_26_reg[0] ;

  wire [1:0]B;
  wire [0:0]DI;
  wire [14:0]S;
  wire clk;
  wire [0:0]\latency_pipe_5_26_reg[0] ;
  wire reset;

  complexphasedetector_0_complexphasedetector_xladdsubmode__xdcDup__1 lockreal
       (.B(B),
        .DI(DI),
        .S(S),
        .clk(clk),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_lockreal" *) 
module complexphasedetector_0_complexphasedetector_lockreal
   (S,
    DI,
    imaglock,
    reallock,
    reset,
    \latency_pipe_5_26_reg[0] ,
    \i_no_async_controls.output_reg[15] ,
    in_x0,
    clk);
  output [14:0]S;
  output [0:0]DI;
  output [12:0]imaglock;
  output [12:0]reallock;
  input reset;
  input [0:0]\latency_pipe_5_26_reg[0] ;
  input [14:0]\i_no_async_controls.output_reg[15] ;
  input [1:0]in_x0;
  input clk;

  wire [0:0]DI;
  wire [14:0]S;
  wire clk;
  wire [14:0]\i_no_async_controls.output_reg[15] ;
  wire [12:0]imaglock;
  wire [1:0]in_x0;
  wire [0:0]\latency_pipe_5_26_reg[0] ;
  wire [12:0]reallock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[0]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [0]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[10]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [10]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[11]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [11]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[11]));
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[12]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [12]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[1]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [1]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[2]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [2]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[3]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [3]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[4]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [4]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[5]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [5]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[6]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [6]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[7]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [7]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[8]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [8]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \imaglock[9]_INST_0 
       (.I0(\i_no_async_controls.output_reg[15] [9]),
        .I1(\i_no_async_controls.output_reg[15] [13]),
        .I2(\i_no_async_controls.output_reg[15] [14]),
        .O(imaglock[9]));
  complexphasedetector_0_complexphasedetector_xladdsubmode lockreal
       (.DI(DI),
        .S(S),
        .clk(clk),
        .in_x0(in_x0),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .reallock(reallock),
        .reset(reset));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i0,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i0
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i1,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [15:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [13:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [29:0]P;

  wire [15:0]A;
  wire [13:0]B;
  wire CE;
  wire CLK;
  wire [29:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "14" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "29" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12__parameterized5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12__parameterized7 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2__xdcDup__1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12__parameterized7__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2__xdcDup__2
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12__parameterized7__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2__xdcDup__3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12__parameterized7__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i3,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i4,mult_gen_v12_0_12,{}" *) (* ORIG_REF_NAME = "complexphasedetector_mult_gen_v12_0_i4" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
module complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [25:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [43:0]P;

  wire [17:0]A;
  wire [25:0]B;
  wire CE;
  wire CLK;
  wire [43:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "26" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "43" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12__parameterized1 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_negater1" *) 
module complexphasedetector_0_complexphasedetector_negater1
   (s_axis_b_tdata,
    \reg_array[3].fde_used.u2 ,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \reg_array[17].fde_used.u2 ,
    \reg_array[17].fde_used.u2_0 ,
    ch1seldly);
  output [17:0]s_axis_b_tdata;
  input [3:0]\reg_array[3].fde_used.u2 ;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [17:0]\reg_array[17].fde_used.u2 ;
  input [1:0]\reg_array[17].fde_used.u2_0 ;
  input [0:0]ch1seldly;

  wire [0:0]ch1seldly;
  wire negate1_n_0;
  wire negate1_n_1;
  wire negate1_n_10;
  wire negate1_n_11;
  wire negate1_n_12;
  wire negate1_n_13;
  wire negate1_n_14;
  wire negate1_n_15;
  wire negate1_n_16;
  wire negate1_n_17;
  wire negate1_n_18;
  wire negate1_n_2;
  wire negate1_n_3;
  wire negate1_n_4;
  wire negate1_n_5;
  wire negate1_n_6;
  wire negate1_n_7;
  wire negate1_n_8;
  wire negate1_n_9;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire [17:0]\reg_array[17].fde_used.u2 ;
  wire [1:0]\reg_array[17].fde_used.u2_0 ;
  wire [3:0]\reg_array[3].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;
  wire [17:0]s_axis_b_tdata;

  complexphasedetector_0_sysgen_mux_5aae7736b5_60 mux11
       (.CO(negate1_n_16),
        .O({negate1_n_17,negate1_n_18}),
        .ch1seldly(ch1seldly),
        .\reg_array[11].fde_used.u2 ({negate1_n_8,negate1_n_9,negate1_n_10,negate1_n_11}),
        .\reg_array[15].fde_used.u2 ({negate1_n_12,negate1_n_13,negate1_n_14,negate1_n_15}),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ),
        .\reg_array[3].fde_used.u2 ({negate1_n_0,negate1_n_1,negate1_n_2,negate1_n_3}),
        .\reg_array[7].fde_used.u2 ({negate1_n_4,negate1_n_5,negate1_n_6,negate1_n_7}),
        .s_axis_b_tdata(s_axis_b_tdata));
  complexphasedetector_0_sysgen_negate_bbc2a275af negate1
       (.CO(negate1_n_16),
        .O({negate1_n_17,negate1_n_18}),
        .\reg_array[11].fde_used.u2 (\reg_array[11].fde_used.u2 ),
        .\reg_array[15].fde_used.u2 (\reg_array[15].fde_used.u2 ),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 [17]),
        .\reg_array[17].fde_used.u2_0 (\reg_array[17].fde_used.u2_0 ),
        .\reg_array[3].fde_used.u2 (\reg_array[3].fde_used.u2 ),
        .\reg_array[7].fde_used.u2 (\reg_array[7].fde_used.u2 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ({negate1_n_0,negate1_n_1,negate1_n_2,negate1_n_3}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ({negate1_n_4,negate1_n_5,negate1_n_6,negate1_n_7}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ({negate1_n_8,negate1_n_9,negate1_n_10,negate1_n_11}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ({negate1_n_12,negate1_n_13,negate1_n_14,negate1_n_15}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_negater2" *) 
module complexphasedetector_0_complexphasedetector_negater2
   (\pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    CO,
    O,
    phase_detect,
    S,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15]_0 ,
    DI,
    \pipe_16_22_reg[0][17] ,
    unregy_join_6_1,
    clk);
  output [3:0]\pipe_16_22_reg[0][3] ;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]CO;
  output [1:0]O;
  output [17:0]phase_detect;
  input [3:0]S;
  input [3:0]\pipe_16_22_reg[0][7]_0 ;
  input [3:0]\pipe_16_22_reg[0][11]_0 ;
  input [3:0]\pipe_16_22_reg[0][15]_0 ;
  input [0:0]DI;
  input [1:0]\pipe_16_22_reg[0][17] ;
  input [17:0]unregy_join_6_1;
  input clk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [3:0]S;
  wire clk;
  wire [17:0]phase_detect;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;
  wire [17:0]unregy_join_6_1;

  complexphasedetector_0_sysgen_mux_b291a9fbb0 mux11
       (.clk(clk),
        .phase_detect(phase_detect),
        .unregy_join_6_1(unregy_join_6_1));
  complexphasedetector_0_sysgen_negate_9fe2bd87fe negate1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][11]_0 (\pipe_16_22_reg[0][11]_0 ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][15]_0 (\pipe_16_22_reg[0][15]_0 ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\pipe_16_22_reg[0][7]_0 (\pipe_16_22_reg[0][7]_0 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_quadrant_correct" *) 
module complexphasedetector_0_complexphasedetector_quadrant_correct
   (d,
    p_1_in0_in,
    p_1_in,
    p_0_in,
    \reg_array[16].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[13].fde_used.u2 ,
    \reg_array[12].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[10].fde_used.u2 ,
    \reg_array[9].fde_used.u2 ,
    \reg_array[8].fde_used.u2 ,
    \reg_array[7].fde_used.u2 ,
    \reg_array[6].fde_used.u2 ,
    \reg_array[5].fde_used.u2 ,
    \reg_array[4].fde_used.u2 ,
    \reg_array[3].fde_used.u2 ,
    \reg_array[2].fde_used.u2 ,
    \reg_array[1].fde_used.u2 ,
    \reg_array[0].fde_used.u2 ,
    \reg_array[17].fde_used.u2 ,
    \reg_array[16].fde_used.u2_0 ,
    \reg_array[16].fde_used.u2_1 ,
    \reg_array[16].fde_used.u2_2 ,
    \reg_array[16].fde_used.u2_3 ,
    \reg_array[15].fde_used.u2_0 ,
    \reg_array[14].fde_used.u2_0 ,
    \reg_array[13].fde_used.u2_0 ,
    \reg_array[12].fde_used.u2_0 ,
    \reg_array[11].fde_used.u2_0 ,
    \reg_array[10].fde_used.u2_0 ,
    \reg_array[9].fde_used.u2_0 ,
    \reg_array[8].fde_used.u2_0 ,
    \reg_array[7].fde_used.u2_0 ,
    \reg_array[6].fde_used.u2_0 ,
    \reg_array[5].fde_used.u2_0 ,
    \reg_array[4].fde_used.u2_0 ,
    \reg_array[3].fde_used.u2_0 ,
    \reg_array[2].fde_used.u2_0 ,
    \reg_array[1].fde_used.u2_0 ,
    \reg_array[0].fde_used.u2_0 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][20]_0 ,
    clk,
    addsub1_s_net,
    \reg_array[0].fde_used.u2_1 ,
    addsub_s_net,
    q);
  output [0:0]d;
  output p_1_in0_in;
  output p_1_in;
  output p_0_in;
  output \reg_array[16].fde_used.u2 ;
  output \reg_array[15].fde_used.u2 ;
  output \reg_array[14].fde_used.u2 ;
  output \reg_array[13].fde_used.u2 ;
  output \reg_array[12].fde_used.u2 ;
  output \reg_array[11].fde_used.u2 ;
  output \reg_array[10].fde_used.u2 ;
  output \reg_array[9].fde_used.u2 ;
  output \reg_array[8].fde_used.u2 ;
  output \reg_array[7].fde_used.u2 ;
  output \reg_array[6].fde_used.u2 ;
  output \reg_array[5].fde_used.u2 ;
  output \reg_array[4].fde_used.u2 ;
  output \reg_array[3].fde_used.u2 ;
  output \reg_array[2].fde_used.u2 ;
  output \reg_array[1].fde_used.u2 ;
  output \reg_array[0].fde_used.u2 ;
  output [0:0]\reg_array[17].fde_used.u2 ;
  output \reg_array[16].fde_used.u2_0 ;
  output \reg_array[16].fde_used.u2_1 ;
  output \reg_array[16].fde_used.u2_2 ;
  output \reg_array[16].fde_used.u2_3 ;
  output \reg_array[15].fde_used.u2_0 ;
  output \reg_array[14].fde_used.u2_0 ;
  output \reg_array[13].fde_used.u2_0 ;
  output \reg_array[12].fde_used.u2_0 ;
  output \reg_array[11].fde_used.u2_0 ;
  output \reg_array[10].fde_used.u2_0 ;
  output \reg_array[9].fde_used.u2_0 ;
  output \reg_array[8].fde_used.u2_0 ;
  output \reg_array[7].fde_used.u2_0 ;
  output \reg_array[6].fde_used.u2_0 ;
  output \reg_array[5].fde_used.u2_0 ;
  output \reg_array[4].fde_used.u2_0 ;
  output \reg_array[3].fde_used.u2_0 ;
  output \reg_array[2].fde_used.u2_0 ;
  output \reg_array[1].fde_used.u2_0 ;
  output \reg_array[0].fde_used.u2_0 ;
  input [3:0]\op_mem_91_20_reg[0][3] ;
  input [3:0]\op_mem_91_20_reg[0][7] ;
  input [3:0]\op_mem_91_20_reg[0][11] ;
  input [3:0]\op_mem_91_20_reg[0][15] ;
  input [3:0]\op_mem_91_20_reg[0][19] ;
  input [0:0]\op_mem_91_20_reg[0][20] ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_0 ;
  input [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input clk;
  input [20:0]addsub1_s_net;
  input [0:0]\reg_array[0].fde_used.u2_1 ;
  input [20:0]addsub_s_net;
  input [0:0]q;

  wire [20:0]addsub1_s_net;
  wire [20:0]addsub_s_net;
  wire clk;
  wire [0:0]d;
  wire [20:0]inp;
  wire [20:0]inp__0;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire [3:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire [0:0]q;
  wire \reg_array[0].fde_used.u2 ;
  wire \reg_array[0].fde_used.u2_0 ;
  wire [0:0]\reg_array[0].fde_used.u2_1 ;
  wire \reg_array[10].fde_used.u2 ;
  wire \reg_array[10].fde_used.u2_0 ;
  wire \reg_array[11].fde_used.u2 ;
  wire \reg_array[11].fde_used.u2_0 ;
  wire \reg_array[12].fde_used.u2 ;
  wire \reg_array[12].fde_used.u2_0 ;
  wire \reg_array[13].fde_used.u2 ;
  wire \reg_array[13].fde_used.u2_0 ;
  wire \reg_array[14].fde_used.u2 ;
  wire \reg_array[14].fde_used.u2_0 ;
  wire \reg_array[15].fde_used.u2 ;
  wire \reg_array[15].fde_used.u2_0 ;
  wire \reg_array[16].fde_used.u2 ;
  wire \reg_array[16].fde_used.u2_0 ;
  wire \reg_array[16].fde_used.u2_1 ;
  wire \reg_array[16].fde_used.u2_2 ;
  wire \reg_array[16].fde_used.u2_3 ;
  wire [0:0]\reg_array[17].fde_used.u2 ;
  wire \reg_array[1].fde_used.u2 ;
  wire \reg_array[1].fde_used.u2_0 ;
  wire \reg_array[2].fde_used.u2 ;
  wire \reg_array[2].fde_used.u2_0 ;
  wire \reg_array[3].fde_used.u2 ;
  wire \reg_array[3].fde_used.u2_0 ;
  wire \reg_array[4].fde_used.u2 ;
  wire \reg_array[4].fde_used.u2_0 ;
  wire \reg_array[5].fde_used.u2 ;
  wire \reg_array[5].fde_used.u2_0 ;
  wire \reg_array[6].fde_used.u2 ;
  wire \reg_array[6].fde_used.u2_0 ;
  wire \reg_array[7].fde_used.u2 ;
  wire \reg_array[7].fde_used.u2_0 ;
  wire \reg_array[8].fde_used.u2 ;
  wire \reg_array[8].fde_used.u2_0 ;
  wire \reg_array[9].fde_used.u2 ;
  wire \reg_array[9].fde_used.u2_0 ;

  complexphasedetector_0_sysgen_mux_42cfb5c50e_64 mux
       (.addsub1_s_net(addsub1_s_net),
        .addsub_s_net(addsub_s_net),
        .clk(clk),
        .d(d),
        .inp(inp),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_1_in0_in(p_1_in0_in),
        .q(q),
        .\reg_array[0].fde_used.u2 (\reg_array[0].fde_used.u2 ),
        .\reg_array[0].fde_used.u2_0 (\reg_array[0].fde_used.u2_1 ),
        .\reg_array[10].fde_used.u2 (\reg_array[10].fde_used.u2 ),
        .\reg_array[11].fde_used.u2 (\reg_array[11].fde_used.u2 ),
        .\reg_array[12].fde_used.u2 (\reg_array[12].fde_used.u2 ),
        .\reg_array[13].fde_used.u2 (\reg_array[13].fde_used.u2 ),
        .\reg_array[14].fde_used.u2 (\reg_array[14].fde_used.u2 ),
        .\reg_array[15].fde_used.u2 (\reg_array[15].fde_used.u2 ),
        .\reg_array[16].fde_used.u2 (\reg_array[16].fde_used.u2 ),
        .\reg_array[1].fde_used.u2 (\reg_array[1].fde_used.u2 ),
        .\reg_array[2].fde_used.u2 (\reg_array[2].fde_used.u2 ),
        .\reg_array[3].fde_used.u2 (\reg_array[3].fde_used.u2 ),
        .\reg_array[4].fde_used.u2 (\reg_array[4].fde_used.u2 ),
        .\reg_array[5].fde_used.u2 (\reg_array[5].fde_used.u2 ),
        .\reg_array[6].fde_used.u2 (\reg_array[6].fde_used.u2 ),
        .\reg_array[7].fde_used.u2 (\reg_array[7].fde_used.u2 ),
        .\reg_array[8].fde_used.u2 (\reg_array[8].fde_used.u2 ),
        .\reg_array[9].fde_used.u2 (\reg_array[9].fde_used.u2 ));
  complexphasedetector_0_sysgen_mux_42cfb5c50e_65 mux1
       (.addsub1_s_net(addsub1_s_net),
        .addsub_s_net(addsub_s_net),
        .clk(clk),
        .inp__0(inp__0),
        .q(q),
        .\reg_array[0].fde_used.u2 (\reg_array[0].fde_used.u2_0 ),
        .\reg_array[0].fde_used.u2_0 (\reg_array[0].fde_used.u2_1 ),
        .\reg_array[10].fde_used.u2 (\reg_array[10].fde_used.u2_0 ),
        .\reg_array[11].fde_used.u2 (\reg_array[11].fde_used.u2_0 ),
        .\reg_array[12].fde_used.u2 (\reg_array[12].fde_used.u2_0 ),
        .\reg_array[13].fde_used.u2 (\reg_array[13].fde_used.u2_0 ),
        .\reg_array[14].fde_used.u2 (\reg_array[14].fde_used.u2_0 ),
        .\reg_array[15].fde_used.u2 (\reg_array[15].fde_used.u2_0 ),
        .\reg_array[16].fde_used.u2 (\reg_array[16].fde_used.u2_0 ),
        .\reg_array[16].fde_used.u2_0 (\reg_array[16].fde_used.u2_1 ),
        .\reg_array[16].fde_used.u2_1 (\reg_array[16].fde_used.u2_2 ),
        .\reg_array[16].fde_used.u2_2 (\reg_array[16].fde_used.u2_3 ),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ),
        .\reg_array[1].fde_used.u2 (\reg_array[1].fde_used.u2_0 ),
        .\reg_array[2].fde_used.u2 (\reg_array[2].fde_used.u2_0 ),
        .\reg_array[3].fde_used.u2 (\reg_array[3].fde_used.u2_0 ),
        .\reg_array[4].fde_used.u2 (\reg_array[4].fde_used.u2_0 ),
        .\reg_array[5].fde_used.u2 (\reg_array[5].fde_used.u2_0 ),
        .\reg_array[6].fde_used.u2 (\reg_array[6].fde_used.u2_0 ),
        .\reg_array[7].fde_used.u2 (\reg_array[7].fde_used.u2_0 ),
        .\reg_array[8].fde_used.u2 (\reg_array[8].fde_used.u2_0 ),
        .\reg_array[9].fde_used.u2 (\reg_array[9].fde_used.u2_0 ));
  complexphasedetector_0_sysgen_negate_d16663c75d negate1
       (.inp__0(inp__0),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][19] (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][20] (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7]_0 ));
  complexphasedetector_0_sysgen_negate_d16663c75d_66 negate2
       (.inp(inp),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][19] (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][20] (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_quadrant_correct_x0" *) 
module complexphasedetector_0_complexphasedetector_quadrant_correct_x0
   (\pipe_16_22_reg[0]_0 ,
    b,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][12] ,
    S,
    DI,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][14] ,
    clk,
    \reg_array[0].fde_used.u2 );
  output [17:0]\pipe_16_22_reg[0]_0 ;
  input [17:0]b;
  input [3:0]\op_mem_91_20_reg[0][7] ;
  input [1:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [0:0]\op_mem_91_20_reg[0][14] ;
  input clk;
  input [0:0]\reg_array[0].fde_used.u2 ;

  wire [1:0]DI;
  wire [3:0]S;
  wire [17:0]b;
  wire clk;
  wire [17:1]d1;
  wire [1:0]\op_mem_91_20_reg[0][12] ;
  wire [0:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [17:0]\pipe_16_22_reg[0]_0 ;
  wire [0:0]\reg_array[0].fde_used.u2 ;

  complexphasedetector_0_sysgen_addsub_5fc93c972f addsub
       (.DI(DI),
        .S(S),
        .b({b[14:13],b[11:10],b[8:0]}),
        .d1(d1),
        .\op_mem_91_20_reg[0][12] (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][14] (\op_mem_91_20_reg[0][14] ),
        .\op_mem_91_20_reg[0][16] (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ));
  complexphasedetector_0_sysgen_mux_93e16dbfde_27 mux
       (.b(b),
        .clk(clk),
        .d1(d1),
        .\pipe_16_22_reg[0]_0 (\pipe_16_22_reg[0]_0 ),
        .\reg_array[0].fde_used.u2 (\reg_array[0].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_quadrant_map" *) 
module complexphasedetector_0_complexphasedetector_quadrant_map
   (\op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20]_0 ,
    d,
    clk,
    q,
    DI,
    S,
    \reg_array[5].fde_used.u2 ,
    \reg_array[6].fde_used.u2 ,
    \reg_array[10].fde_used.u2 ,
    \reg_array[10].fde_used.u2_0 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[14].fde_used.u2_0 ,
    \reg_array[20].fde_used.u2 ,
    \reg_array[18].fde_used.u2 ,
    \reg_array[12].fde_used.u2 ,
    \reg_array[13].fde_used.u2 ,
    \reg_array[18].fde_used.u2_0 ,
    \reg_array[20].fde_used.u2_0 ,
    \reg_array[6].fde_used.u2_0 ,
    \reg_array[6].fde_used.u2_1 ,
    \reg_array[14].fde_used.u2_1 ,
    \reg_array[14].fde_used.u2_2 ,
    \reg_array[18].fde_used.u2_1 ,
    \reg_array[20].fde_used.u2_1 ,
    \reg_array[0].fde_used.u2 );
  output [3:0]\op_mem_91_20_reg[0][19] ;
  output [14:0]\op_mem_91_20_reg[0][20] ;
  output [1:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]d;
  input clk;
  input [20:0]q;
  input [0:0]DI;
  input [3:0]S;
  input [0:0]\reg_array[5].fde_used.u2 ;
  input [3:0]\reg_array[6].fde_used.u2 ;
  input [3:0]\reg_array[10].fde_used.u2 ;
  input [3:0]\reg_array[10].fde_used.u2_0 ;
  input [3:0]\reg_array[14].fde_used.u2 ;
  input [3:0]\reg_array[14].fde_used.u2_0 ;
  input [0:0]\reg_array[20].fde_used.u2 ;
  input [3:0]\reg_array[18].fde_used.u2 ;
  input [2:0]\reg_array[12].fde_used.u2 ;
  input [3:0]\reg_array[13].fde_used.u2 ;
  input [1:0]\reg_array[18].fde_used.u2_0 ;
  input [3:0]\reg_array[20].fde_used.u2_0 ;
  input [1:0]\reg_array[6].fde_used.u2_0 ;
  input [3:0]\reg_array[6].fde_used.u2_1 ;
  input [3:0]\reg_array[14].fde_used.u2_1 ;
  input [3:0]\reg_array[14].fde_used.u2_2 ;
  input [0:0]\reg_array[18].fde_used.u2_1 ;
  input [2:0]\reg_array[20].fde_used.u2_1 ;
  input [0:0]\reg_array[0].fde_used.u2 ;

  wire [0:0]DI;
  wire [3:0]S;
  wire clk;
  wire [0:0]d;
  wire [20:0]delay1_q_net;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire [1:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [14:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [20:0]\op_mem_91_20_reg[0]_3 ;
  wire [20:0]q;
  wire [0:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\reg_array[10].fde_used.u2 ;
  wire [3:0]\reg_array[10].fde_used.u2_0 ;
  wire [2:0]\reg_array[12].fde_used.u2 ;
  wire [3:0]\reg_array[13].fde_used.u2 ;
  wire [3:0]\reg_array[14].fde_used.u2 ;
  wire [3:0]\reg_array[14].fde_used.u2_0 ;
  wire [3:0]\reg_array[14].fde_used.u2_1 ;
  wire [3:0]\reg_array[14].fde_used.u2_2 ;
  wire [3:0]\reg_array[18].fde_used.u2 ;
  wire [1:0]\reg_array[18].fde_used.u2_0 ;
  wire [0:0]\reg_array[18].fde_used.u2_1 ;
  wire [0:0]\reg_array[20].fde_used.u2 ;
  wire [3:0]\reg_array[20].fde_used.u2_0 ;
  wire [2:0]\reg_array[20].fde_used.u2_1 ;
  wire [0:0]\reg_array[5].fde_used.u2 ;
  wire [3:0]\reg_array[6].fde_used.u2 ;
  wire [1:0]\reg_array[6].fde_used.u2_0 ;
  wire [3:0]\reg_array[6].fde_used.u2_1 ;
  wire relational1_op_net;
  wire relational_op_net;

  complexphasedetector_0_sysgen_addsub_0378e36815 addsub
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\op_mem_91_20_reg[0]_3 (\op_mem_91_20_reg[0]_3 ),
        .q({q[20],q[4:2],q[0]}),
        .\reg_array[0].fde_used.u2 (\reg_array[0].fde_used.u2 ),
        .\reg_array[10].fde_used.u2 (\reg_array[10].fde_used.u2 ),
        .\reg_array[10].fde_used.u2_0 (\reg_array[10].fde_used.u2_0 ),
        .\reg_array[14].fde_used.u2 (\reg_array[14].fde_used.u2 ),
        .\reg_array[14].fde_used.u2_0 (\reg_array[14].fde_used.u2_0 ),
        .\reg_array[18].fde_used.u2 (\reg_array[18].fde_used.u2 ),
        .\reg_array[20].fde_used.u2 (\reg_array[20].fde_used.u2 ),
        .\reg_array[5].fde_used.u2 (\reg_array[5].fde_used.u2 ),
        .\reg_array[6].fde_used.u2 (\reg_array[6].fde_used.u2 ));
  complexphasedetector_0_complexphasedetector_xldelay delay1
       (.clk(clk),
        .q(delay1_q_net),
        .\reg_array[20].fde_used.u2 (q));
  complexphasedetector_0_sysgen_mux_42cfb5c50e mux
       (.clk(clk),
        .inverter_op_net(inverter_op_net),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][20] [13:0]),
        .\op_mem_91_20_reg[0][15]_0 (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][19] (\op_mem_91_20_reg[0][19] ),
        .\op_mem_91_20_reg[0][19]_0 (\op_mem_91_20_reg[0][19]_0 ),
        .\op_mem_91_20_reg[0][20] (\op_mem_91_20_reg[0][20] [14]),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\op_mem_91_20_reg[0]_3 (\op_mem_91_20_reg[0]_3 ),
        .q(delay1_q_net),
        .relational1_op_net(relational1_op_net),
        .relational_op_net(relational_op_net));
  complexphasedetector_0_sysgen_relational_f5a4e16b9c relational
       (.DI({\reg_array[12].fde_used.u2 [2],q[11],\reg_array[12].fde_used.u2 [1:0]}),
        .clk(clk),
        .d(d),
        .\reg_array[13].fde_used.u2 (\reg_array[13].fde_used.u2 ),
        .\reg_array[18].fde_used.u2 (\reg_array[18].fde_used.u2_0 ),
        .\reg_array[20].fde_used.u2 (\reg_array[20].fde_used.u2_0 ),
        .relational1_op_net(relational1_op_net),
        .relational_op_net(relational_op_net));
  complexphasedetector_0_sysgen_relational_fff28d165f relational1
       (.clk(clk),
        .\reg_array[14].fde_used.u2 (\reg_array[14].fde_used.u2_1 ),
        .\reg_array[14].fde_used.u2_0 (\reg_array[14].fde_used.u2_2 ),
        .\reg_array[18].fde_used.u2 (\reg_array[18].fde_used.u2_1 ),
        .\reg_array[20].fde_used.u2 (\reg_array[20].fde_used.u2_1 ),
        .\reg_array[6].fde_used.u2 (\reg_array[6].fde_used.u2_0 ),
        .\reg_array[6].fde_used.u2_0 (\reg_array[6].fde_used.u2_1 ),
        .relational1_op_net(relational1_op_net));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_quadrant_map_x0" *) 
module complexphasedetector_0_complexphasedetector_quadrant_map_x0
   (\op_mem_91_20_reg[0][17] ,
    internal_s_69_5_addsub,
    q,
    S,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] ,
    imagout,
    clk,
    realout);
  output [16:0]\op_mem_91_20_reg[0][17] ;
  output [17:0]internal_s_69_5_addsub;
  output [17:0]q;
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [0:0]\pipe_16_22_reg[0][16] ;
  input [17:0]imagout;
  input clk;
  input [17:0]realout;

  wire [3:0]S;
  wire clk;
  wire delay4_n_0;
  wire delay4_n_1;
  wire delay4_n_10;
  wire delay4_n_11;
  wire delay4_n_12;
  wire delay4_n_13;
  wire delay4_n_14;
  wire delay4_n_15;
  wire delay4_n_16;
  wire delay4_n_17;
  wire delay4_n_2;
  wire delay4_n_3;
  wire delay4_n_4;
  wire delay4_n_5;
  wire delay4_n_6;
  wire delay4_n_7;
  wire delay4_n_8;
  wire delay4_n_9;
  wire [17:0]imagout;
  wire [17:0]internal_s_69_5_addsub;
  wire mux_n_0;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [16:0]\op_mem_91_20_reg[0][17] ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [17:0]q;
  wire [17:0]realout;

  complexphasedetector_0_complexphasedetector_xldelay__parameterized2 delay3
       (.S({mux_n_0,\pipe_16_22_reg[0][16] }),
        .clk(clk),
        .imagout(imagout),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17]_0 [0]),
        .\op_mem_91_20_reg[0][3] (S),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\op_mem_91_20_reg[0][17] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized3 delay4
       (.S({delay4_n_0,delay4_n_1,delay4_n_2,delay4_n_3}),
        .clk(clk),
        .\pipe_16_22_reg[0][11] ({delay4_n_9,delay4_n_10,delay4_n_11,delay4_n_12}),
        .\pipe_16_22_reg[0][15] ({delay4_n_13,delay4_n_14,delay4_n_15,delay4_n_16}),
        .\pipe_16_22_reg[0][17] (delay4_n_17),
        .\pipe_16_22_reg[0][7] ({delay4_n_5,delay4_n_6,delay4_n_7,delay4_n_8}),
        .q(delay4_n_4),
        .realout(realout));
  complexphasedetector_0_sysgen_mux_93e16dbfde mux
       (.S(mux_n_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17]_0 [1]),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17] ),
        .q(delay4_n_4),
        .\reg_array[17].fde_used.u2 ({delay4_n_0,delay4_n_1,delay4_n_2,delay4_n_3}),
        .\reg_array[17].fde_used.u2_0 ({delay4_n_5,delay4_n_6,delay4_n_7,delay4_n_8}),
        .\reg_array[17].fde_used.u2_1 ({delay4_n_9,delay4_n_10,delay4_n_11,delay4_n_12}),
        .\reg_array[17].fde_used.u2_2 ({delay4_n_13,delay4_n_14,delay4_n_15,delay4_n_16}),
        .\reg_array[17].fde_used.u2_3 (delay4_n_17));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_quadrant_map_x1" *) 
module complexphasedetector_0_complexphasedetector_quadrant_map_x1
   (q,
    internal_s_69_5_addsub,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17]_0 ,
    S,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    inverter_op_net,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] ,
    m_axis_dout_tdata,
    clk);
  output [0:0]q;
  output [17:0]internal_s_69_5_addsub;
  output [17:0]\op_mem_91_20_reg[0][17] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_1 ;
  output inverter_op_net;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [0:0]\pipe_16_22_reg[0][16] ;
  input [35:0]m_axis_dout_tdata;
  input clk;

  wire [3:0]S;
  wire clk;
  wire delay4_n_0;
  wire delay4_n_1;
  wire delay4_n_10;
  wire delay4_n_11;
  wire delay4_n_12;
  wire delay4_n_13;
  wire delay4_n_14;
  wire delay4_n_15;
  wire delay4_n_16;
  wire delay4_n_17;
  wire delay4_n_2;
  wire delay4_n_3;
  wire delay4_n_5;
  wire delay4_n_6;
  wire delay4_n_7;
  wire delay4_n_8;
  wire delay4_n_9;
  wire [17:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [35:0]m_axis_dout_tdata;
  wire mux_n_0;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [17:0]\op_mem_91_20_reg[0][17] ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]q;

  complexphasedetector_0_complexphasedetector_xldelay__parameterized6 delay3
       (.S({mux_n_0,\pipe_16_22_reg[0][16] }),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(inverter_op_net),
        .m_axis_dout_tdata(m_axis_dout_tdata[35:18]),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11]_0 ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15]_0 ),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17]_1 [0]),
        .\op_mem_91_20_reg[0][3] (S),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7]_0 ),
        .\pipe_16_22_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\pipe_16_22_reg[0][11]_0 (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\pipe_16_22_reg[0][15]_0 (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\op_mem_91_20_reg[0][17]_0 ),
        .\pipe_16_22_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\pipe_16_22_reg[0][3]_0 (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\pipe_16_22_reg[0][7]_0 (\pipe_16_22_reg[0][7] ),
        .q(\op_mem_91_20_reg[0][17] ));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized7 delay4
       (.S({delay4_n_0,delay4_n_1,delay4_n_2,delay4_n_3}),
        .clk(clk),
        .m_axis_dout_tdata(m_axis_dout_tdata[17:0]),
        .\pipe_16_22_reg[0][11] ({delay4_n_9,delay4_n_10,delay4_n_11,delay4_n_12}),
        .\pipe_16_22_reg[0][15] ({delay4_n_13,delay4_n_14,delay4_n_15,delay4_n_16}),
        .\pipe_16_22_reg[0][17] (delay4_n_17),
        .\pipe_16_22_reg[0][7] ({delay4_n_5,delay4_n_6,delay4_n_7,delay4_n_8}),
        .q(q));
  complexphasedetector_0_sysgen_mux_93e16dbfde_26 mux
       (.S(mux_n_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17]_1 [1]),
        .\op_mem_91_20_reg[0][17]_0 (\op_mem_91_20_reg[0][17]_0 ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .q(q),
        .\reg_array[17].fde_used.u2 ({delay4_n_0,delay4_n_1,delay4_n_2,delay4_n_3}),
        .\reg_array[17].fde_used.u2_0 ({delay4_n_5,delay4_n_6,delay4_n_7,delay4_n_8}),
        .\reg_array[17].fde_used.u2_1 ({delay4_n_9,delay4_n_10,delay4_n_11,delay4_n_12}),
        .\reg_array[17].fde_used.u2_2 ({delay4_n_13,delay4_n_14,delay4_n_15,delay4_n_16}),
        .\reg_array[17].fde_used.u2_3 (delay4_n_17));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_struct" *) 
module complexphasedetector_0_complexphasedetector_struct
   (phase_detect,
    S,
    CO,
    s_axis_a_tdata,
    gainoutmax,
    dout,
    gainoutmin,
    \minimagout[17] ,
    locked,
    realxord,
    imagxord,
    nco_control_out,
    imagout,
    realout,
    imaglock,
    reallock,
    ch1ismaster,
    power,
    clk,
    lag_coef,
    \sweeplmt[3] ,
    \sweeplmt[7] ,
    \sweeplmt[11] ,
    \sweeplmt[14] ,
    DI,
    \i_no_async_controls.output_reg[32] ,
    ch1agc,
    ch2agc,
    lockthreshold,
    lockhysterisis,
    lead_coef,
    reset,
    sweeplmt,
    enmasterswitching,
    swprate,
    overridech,
    forcech1,
    db_range,
    ch1real,
    ch2real,
    ch1imag,
    ch2imag);
  output [17:0]phase_detect;
  output [31:0]S;
  output [0:0]CO;
  output [35:0]s_axis_a_tdata;
  output [17:0]gainoutmax;
  output [17:0]dout;
  output [17:0]gainoutmin;
  output [17:0]\minimagout[17] ;
  output locked;
  output realxord;
  output imagxord;
  output [21:0]nco_control_out;
  output [17:0]imagout;
  output [17:0]realout;
  output [12:0]imaglock;
  output [12:0]reallock;
  output ch1ismaster;
  output [17:0]power;
  input clk;
  input [17:0]lag_coef;
  input [3:0]\sweeplmt[3] ;
  input [3:0]\sweeplmt[7] ;
  input [3:0]\sweeplmt[11] ;
  input [2:0]\sweeplmt[14] ;
  input [0:0]DI;
  input [0:0]\i_no_async_controls.output_reg[32] ;
  input [12:0]ch1agc;
  input [12:0]ch2agc;
  input [12:0]lockthreshold;
  input [12:0]lockhysterisis;
  input [17:0]lead_coef;
  input reset;
  input [14:0]sweeplmt;
  input enmasterswitching;
  input [17:0]swprate;
  input overridech;
  input forcech1;
  input [15:0]db_range;
  input [17:0]ch1real;
  input [17:0]ch2real;
  input [17:0]ch1imag;
  input [17:0]ch2imag;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [31:0]S;
  wire [21:4]accumulator_q_net;
  wire add;
  wire addsub1_n_0;
  wire addsub1_n_18;
  wire addsub1_n_19;
  wire addsub1_n_20;
  wire addsub1_n_21;
  wire addsub1_n_22;
  wire addsub1_n_23;
  wire addsub1_n_24;
  wire addsub1_n_25;
  wire addsub1_n_26;
  wire addsub1_n_27;
  wire addsub1_n_28;
  wire addsub1_n_29;
  wire addsub1_n_30;
  wire addsub1_n_31;
  wire addsub1_n_32;
  wire addsub1_n_33;
  wire addsub1_n_34;
  wire addsub1_n_35;
  wire addsub1_n_36;
  wire [17:1]addsub1_s_net;
  wire addsub_n_0;
  wire addsub_n_1;
  wire addsub_n_10;
  wire addsub_n_11;
  wire addsub_n_12;
  wire addsub_n_13;
  wire addsub_n_14;
  wire addsub_n_15;
  wire addsub_n_16;
  wire addsub_n_17;
  wire addsub_n_18;
  wire addsub_n_19;
  wire addsub_n_20;
  wire addsub_n_21;
  wire addsub_n_22;
  wire addsub_n_23;
  wire addsub_n_3;
  wire addsub_n_4;
  wire addsub_n_5;
  wire addsub_n_6;
  wire addsub_n_7;
  wire addsub_n_8;
  wire addsub_n_9;
  wire bipolar_nco_n_40;
  wire bipolar_nco_n_41;
  wire bipolar_nco_n_42;
  wire bipolar_nco_n_43;
  wire [12:0]ch1agc;
  wire [17:0]ch1imag;
  wire ch1ismaster;
  wire [17:0]ch1real;
  wire [12:0]ch2agc;
  wire [17:0]ch2imag;
  wire [17:0]ch2real;
  wire clk;
  wire [17:0]conju_gate_op_net;
  wire [17:0]convert_dout_net_x0;
  wire cordic_atan_n_0;
  wire cordic_atan_n_1;
  wire cordic_atan_n_10;
  wire cordic_atan_n_11;
  wire cordic_atan_n_12;
  wire cordic_atan_n_13;
  wire cordic_atan_n_14;
  wire cordic_atan_n_15;
  wire cordic_atan_n_16;
  wire cordic_atan_n_17;
  wire cordic_atan_n_18;
  wire cordic_atan_n_2;
  wire cordic_atan_n_3;
  wire cordic_atan_n_5;
  wire cordic_atan_n_6;
  wire cordic_atan_n_7;
  wire cordic_atan_n_8;
  wire cordic_atan_n_9;
  wire [13:0]core_s;
  wire [14:0]core_s_3;
  wire [14:0]core_s_4;
  wire [15:0]db_range;
  wire delay11_q_net;
  wire [17:0]delay13_q_net;
  wire delay8_n_20;
  wire delay8_n_21;
  wire delay8_n_22;
  wire delay8_n_23;
  wire delay8_n_24;
  wire delay8_n_25;
  wire delay8_n_26;
  wire delay8_n_27;
  wire delay8_n_28;
  wire delay8_n_29;
  wire delay8_n_30;
  wire delay8_n_31;
  wire delay8_n_32;
  wire delay8_n_33;
  wire delay8_n_34;
  wire delay8_n_35;
  wire delay8_n_36;
  wire delay8_n_37;
  wire delay8_n_38;
  wire delay8_n_39;
  wire delay8_n_40;
  wire delay8_n_41;
  wire delay8_n_42;
  wire delay8_n_43;
  wire delay8_n_44;
  wire delay8_n_45;
  wire delay8_n_46;
  wire delay8_n_47;
  wire delay8_n_48;
  wire delay8_n_49;
  wire delay8_n_50;
  wire delay8_n_51;
  wire delay8_n_52;
  wire delay8_n_53;
  wire delay8_n_54;
  wire delay8_n_55;
  wire delay8_n_56;
  wire delay8_n_57;
  wire delay8_n_58;
  wire delay8_n_59;
  wire delay8_n_60;
  wire delay8_n_61;
  wire delay8_n_62;
  wire delay8_n_63;
  wire delay8_n_64;
  wire delay8_n_65;
  wire delay8_n_66;
  wire delay8_n_67;
  wire delay8_n_68;
  wire delay8_n_69;
  wire delay8_n_70;
  wire delay8_n_71;
  wire delay8_n_72;
  wire delay8_n_73;
  wire delay_q_net;
  wire diffdb_n_13;
  wire [17:0]dout;
  wire enmasterswitching;
  wire forcech1;
  wire fully_2_1_bit;
  wire fully_2_1_bit_0;
  wire fully_2_1_bit_7;
  wire [17:0]gainoutmax;
  wire [17:0]gainoutmin;
  wire [12:0]hysteresis_s_net;
  wire [0:0]\i_no_async_controls.output_reg[32] ;
  wire [12:0]imaglock;
  wire [17:0]imagout;
  wire imagxord;
  wire [19:19]int_offset_mixer_m_axis_dout_tdata_imag_net;
  wire [19:19]int_offset_mixer_m_axis_dout_tdata_real_net;
  wire int_offset_mixer_m_axis_dout_tvalid_net;
  wire inverter1_op_net;
  wire [17:0]lag_coef;
  wire [17:0]lead_coef;
  wire locked;
  wire [12:0]lockhysterisis;
  wire lockimag_n_15;
  wire [12:0]lockreal1_s_net;
  wire lockreal_n_15;
  wire [12:0]lockthreshold;
  wire [17:0]\minimagout[17] ;
  wire [17:0]mult1_p_net;
  wire [17:0]mult2_p_net;
  wire [17:0]mult3_p_net;
  wire [17:0]mult4_p_net;
  wire [17:0]mult5_p_net;
  wire [21:0]mult_p_net;
  wire [17:0]mux11_y_net_x0;
  wire [13:0]mux18_y_net;
  wire [17:0]mux1_y_net;
  wire [17:0]mux2_y_net;
  wire [17:0]mux3_y_net;
  wire [0:0]mux7_y_net;
  wire [0:0]mux8_y_net;
  wire [17:0]mux_y_net;
  wire [17:17]mux_y_net_x1;
  wire [21:0]nco_control_out;
  wire negate1_n_22;
  wire negate1_n_23;
  wire negate1_n_24;
  wire negate1_n_25;
  wire negate1_n_26;
  wire negate1_n_27;
  wire negate1_n_28;
  wire negate1_n_29;
  wire negate1_n_30;
  wire negate1_n_31;
  wire negate1_n_32;
  wire negate1_n_33;
  wire negate1_n_34;
  wire negate1_n_35;
  wire negate1_n_36;
  wire negate1_n_37;
  wire negate1_n_38;
  wire negate1_n_39;
  wire negate1_n_40;
  wire negate1_n_41;
  wire negate1_n_42;
  wire negate1_n_43;
  wire negater2_n_0;
  wire negater2_n_1;
  wire negater2_n_10;
  wire negater2_n_11;
  wire negater2_n_12;
  wire negater2_n_13;
  wire negater2_n_14;
  wire negater2_n_15;
  wire negater2_n_16;
  wire negater2_n_18;
  wire negater2_n_2;
  wire negater2_n_3;
  wire negater2_n_4;
  wire negater2_n_5;
  wire negater2_n_6;
  wire negater2_n_7;
  wire negater2_n_8;
  wire negater2_n_9;
  wire [17:0]neverzero_y_net;
  wire [17:0]oneminusslave_s_net;
  wire op_mem_0_8_24;
  wire overridech;
  wire p_0_in;
  wire p_0_in_6;
  wire [17:0]phase_detect;
  wire [17:0]phase_detect_m_axis_dout_tdata_imag_net;
  wire [17:0]phase_detect_m_axis_dout_tdata_real_net;
  wire [17:0]power;
  wire [12:0]reallock;
  wire [17:0]realout;
  wire realxord;
  wire relational1_op_net;
  wire reset;
  wire [16:0]result;
  wire [16:0]result_2;
  wire [19:0]result_5;
  wire [35:0]s_axis_a_tdata;
  wire [14:0]sweeplmt;
  wire [3:0]\sweeplmt[11] ;
  wire [2:0]\sweeplmt[14] ;
  wire [3:0]\sweeplmt[3] ;
  wire [3:0]\sweeplmt[7] ;
  wire [17:0]swprate;
  wire [35:14]tmp_p;
  wire [17:0]unregy_join_6_1;
  wire [17:0]unregy_join_6_1_1;

  complexphasedetector_0_complexphasedetector_xladdsub__parameterized1 addimags
       (.S(imagout[17]),
        .clk(clk),
        .imagout(imagout[16:0]),
        .q(mult3_p_net),
        .\reg_array[17].fde_used.u2 (mult5_p_net));
  complexphasedetector_0_complexphasedetector_xladdsub__parameterized2 addreals
       (.S(realout[17]),
        .clk(clk),
        .q(mult2_p_net),
        .realout(realout[16:0]),
        .\reg_array[17].fde_used.u2 (mult4_p_net));
  complexphasedetector_0_complexphasedetector_xladdsub__parameterized3 addsub
       (.CO(addsub_n_1),
        .D({p_0_in,addsub_n_3,addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7,addsub_n_8,addsub_n_9,addsub_n_10,addsub_n_11,addsub_n_12,addsub_n_13,addsub_n_14,addsub_n_15,addsub_n_16,addsub_n_17,addsub_n_18,addsub_n_19,addsub_n_20,addsub_n_21,addsub_n_22,addsub_n_23}),
        .S(S),
        .clk(clk),
        .\op_mem_48_20_reg[0][21] (addsub_n_0),
        .q(mult_p_net));
  complexphasedetector_0_complexphasedetector_xladdsub__parameterized4 addsub1
       (.clk(clk),
        .d({addsub1_s_net,addsub1_n_18}),
        .enmasterswitching(enmasterswitching),
        .\latency_pipe_5_26_reg[0] (locked),
        .op_mem_0_8_24(op_mem_0_8_24),
        .op_mem_0_8_24_reg(addsub1_n_0),
        .p(mult1_p_net),
        .\pipe_16_22_reg[4][0] (addsub1_n_19),
        .\pipe_16_22_reg[4][10] (addsub1_n_29),
        .\pipe_16_22_reg[4][11] (addsub1_n_30),
        .\pipe_16_22_reg[4][12] (addsub1_n_31),
        .\pipe_16_22_reg[4][13] (addsub1_n_32),
        .\pipe_16_22_reg[4][14] (addsub1_n_33),
        .\pipe_16_22_reg[4][15] (addsub1_n_34),
        .\pipe_16_22_reg[4][16] (addsub1_n_35),
        .\pipe_16_22_reg[4][17] (addsub1_n_36),
        .\pipe_16_22_reg[4][1] (addsub1_n_20),
        .\pipe_16_22_reg[4][2] (addsub1_n_21),
        .\pipe_16_22_reg[4][3] (addsub1_n_22),
        .\pipe_16_22_reg[4][4] (addsub1_n_23),
        .\pipe_16_22_reg[4][5] (addsub1_n_24),
        .\pipe_16_22_reg[4][6] (addsub1_n_25),
        .\pipe_16_22_reg[4][7] (addsub1_n_26),
        .\pipe_16_22_reg[4][8] (addsub1_n_27),
        .\pipe_16_22_reg[4][9] (addsub1_n_28),
        .q(delay13_q_net));
  complexphasedetector_0_complexphasedetector_bipolar_nco bipolar_nco
       (.A(accumulator_q_net),
        .O({negate1_n_22,negate1_n_23,negate1_n_24,negate1_n_25}),
        .P(tmp_p),
        .\accum_reg_39_23_reg[3] (bipolar_nco_n_40),
        .\accum_reg_39_23_reg[3]_0 (bipolar_nco_n_41),
        .\accum_reg_39_23_reg[3]_1 (bipolar_nco_n_42),
        .\accum_reg_39_23_reg[3]_2 (bipolar_nco_n_43),
        .ch1seldly(delay_q_net),
        .clk(clk),
        .d(result_5),
        .\op_mem_48_20_reg[0][11] ({negate1_n_30,negate1_n_31,negate1_n_32,negate1_n_33}),
        .\op_mem_48_20_reg[0][15] ({negate1_n_34,negate1_n_35,negate1_n_36,negate1_n_37}),
        .\op_mem_48_20_reg[0][19] ({negate1_n_38,negate1_n_39,negate1_n_40,negate1_n_41}),
        .\op_mem_48_20_reg[0][20] ({negate1_n_42,negate1_n_43}),
        .\op_mem_48_20_reg[0][7] ({negate1_n_26,negate1_n_27,negate1_n_28,negate1_n_29}),
        .reset(reset),
        .s_axis_b_tdata({mux11_y_net_x0,convert_dout_net_x0}));
  complexphasedetector_0_complexphasedetector_chanswapper chanswapper
       (.ch1ismaster(ch1ismaster),
        .ch1seldly(delay_q_net),
        .clk(clk),
        .d(mux_y_net),
        .op_mem_0_8_24_reg(delay8_n_37),
        .op_mem_0_8_24_reg_0(delay8_n_36),
        .op_mem_0_8_24_reg_1(delay8_n_35),
        .op_mem_0_8_24_reg_10(delay8_n_26),
        .op_mem_0_8_24_reg_11(delay8_n_25),
        .op_mem_0_8_24_reg_12(delay8_n_24),
        .op_mem_0_8_24_reg_13(delay8_n_23),
        .op_mem_0_8_24_reg_14(delay8_n_22),
        .op_mem_0_8_24_reg_15(delay8_n_21),
        .op_mem_0_8_24_reg_16(delay8_n_20),
        .op_mem_0_8_24_reg_17(delay8_n_55),
        .op_mem_0_8_24_reg_18(delay8_n_54),
        .op_mem_0_8_24_reg_19(delay8_n_53),
        .op_mem_0_8_24_reg_2(delay8_n_34),
        .op_mem_0_8_24_reg_20(delay8_n_52),
        .op_mem_0_8_24_reg_21(delay8_n_51),
        .op_mem_0_8_24_reg_22(delay8_n_50),
        .op_mem_0_8_24_reg_23(delay8_n_49),
        .op_mem_0_8_24_reg_24(delay8_n_48),
        .op_mem_0_8_24_reg_25(delay8_n_47),
        .op_mem_0_8_24_reg_26(delay8_n_46),
        .op_mem_0_8_24_reg_27(delay8_n_45),
        .op_mem_0_8_24_reg_28(delay8_n_44),
        .op_mem_0_8_24_reg_29(delay8_n_43),
        .op_mem_0_8_24_reg_3(delay8_n_33),
        .op_mem_0_8_24_reg_30(delay8_n_42),
        .op_mem_0_8_24_reg_31(delay8_n_41),
        .op_mem_0_8_24_reg_32(delay8_n_40),
        .op_mem_0_8_24_reg_33(delay8_n_39),
        .op_mem_0_8_24_reg_34(delay8_n_38),
        .op_mem_0_8_24_reg_35(delay8_n_73),
        .op_mem_0_8_24_reg_36(delay8_n_72),
        .op_mem_0_8_24_reg_37(delay8_n_71),
        .op_mem_0_8_24_reg_38(delay8_n_70),
        .op_mem_0_8_24_reg_39(delay8_n_69),
        .op_mem_0_8_24_reg_4(delay8_n_32),
        .op_mem_0_8_24_reg_40(delay8_n_68),
        .op_mem_0_8_24_reg_41(delay8_n_67),
        .op_mem_0_8_24_reg_42(delay8_n_66),
        .op_mem_0_8_24_reg_43(delay8_n_65),
        .op_mem_0_8_24_reg_44(delay8_n_64),
        .op_mem_0_8_24_reg_45(delay8_n_63),
        .op_mem_0_8_24_reg_46(delay8_n_62),
        .op_mem_0_8_24_reg_47(delay8_n_61),
        .op_mem_0_8_24_reg_48(delay8_n_60),
        .op_mem_0_8_24_reg_49(delay8_n_59),
        .op_mem_0_8_24_reg_5(delay8_n_31),
        .op_mem_0_8_24_reg_50(delay8_n_58),
        .op_mem_0_8_24_reg_51(delay8_n_57),
        .op_mem_0_8_24_reg_52(delay8_n_56),
        .op_mem_0_8_24_reg_6(delay8_n_30),
        .op_mem_0_8_24_reg_7(delay8_n_29),
        .op_mem_0_8_24_reg_8(delay8_n_28),
        .op_mem_0_8_24_reg_9(delay8_n_27),
        .\reg_array[17].fde_used.u2 (mux2_y_net),
        .s_axis_a_tdata({mux3_y_net,mux1_y_net}),
        .unregy_join_6_1(unregy_join_6_1_1));
  complexphasedetector_0_complexphasedetector_xlconvert__parameterized1 convert
       (.clk(clk),
        .d({int_offset_mixer_m_axis_dout_tdata_imag_net,result_2}),
        .\minimagout[17] (\minimagout[17] ),
        .s_axis_b_tdata(conju_gate_op_net));
  complexphasedetector_0_complexphasedetector_xlconvert__parameterized2 convert1
       (.clk(clk),
        .d({int_offset_mixer_m_axis_dout_tdata_real_net,result}),
        .dout(dout));
  complexphasedetector_0_complexphasedetector_cordic_atan_x0 cordic_atan
       (.CO(negater2_n_16),
        .DI(mux_y_net_x1),
        .O({p_0_in_6,negater2_n_18}),
        .S({cordic_atan_n_0,cordic_atan_n_1,cordic_atan_n_2,cordic_atan_n_3}),
        .clk(clk),
        .m_axis_dout_tdata({phase_detect_m_axis_dout_tdata_imag_net,phase_detect_m_axis_dout_tdata_real_net}),
        .\pipe_16_22_reg[0][11] ({cordic_atan_n_9,cordic_atan_n_10,cordic_atan_n_11,cordic_atan_n_12}),
        .\pipe_16_22_reg[0][11]_0 ({negater2_n_8,negater2_n_9,negater2_n_10,negater2_n_11}),
        .\pipe_16_22_reg[0][15] ({cordic_atan_n_13,cordic_atan_n_14,cordic_atan_n_15,cordic_atan_n_16}),
        .\pipe_16_22_reg[0][15]_0 ({negater2_n_12,negater2_n_13,negater2_n_14,negater2_n_15}),
        .\pipe_16_22_reg[0][17] ({cordic_atan_n_17,cordic_atan_n_18}),
        .\pipe_16_22_reg[0][3] ({negater2_n_0,negater2_n_1,negater2_n_2,negater2_n_3}),
        .\pipe_16_22_reg[0][7] ({cordic_atan_n_5,cordic_atan_n_6,cordic_atan_n_7,cordic_atan_n_8}),
        .\pipe_16_22_reg[0][7]_0 ({negater2_n_4,negater2_n_5,negater2_n_6,negater2_n_7}),
        .q(delay11_q_net),
        .unregy_join_6_1(unregy_join_6_1));
  complexphasedetector_0_complexphasedetector_cordic_atan cordic_atan_x0
       (.clk(clk),
        .imagout(imagout),
        .power(power),
        .realout(realout));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized12 delay1
       (.clk(clk),
        .d(mux_y_net),
        .dout(dout[17]),
        .fully_2_1_bit(fully_2_1_bit),
        .q(s_axis_a_tdata[17:0]));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized13 delay11
       (.ch1seldly(delay_q_net),
        .clk(clk),
        .q(delay11_q_net));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized14 delay13
       (.clk(clk),
        .d({addsub1_s_net,addsub1_n_18}),
        .q(delay13_q_net));
  complexphasedetector_0_complexphasedetector_xldelay__parameterized15 delay2
       (.clk(clk),
        .d(mux2_y_net),
        .fully_2_1_bit(fully_2_1_bit_0),
        .q(s_axis_a_tdata[35:18]),
        .\reg_array[17].fde_used.u2 (\minimagout[17] [17]));
  complexphasedetector_0_sysgen_delay_e67f6f5a6d delay8
       (.ch1imag(ch1imag),
        .ch1ismaster(ch1ismaster),
        .ch1real(ch1real),
        .ch2imag(ch2imag),
        .ch2real(ch2real),
        .clk(clk),
        .op_mem_0_8_24(op_mem_0_8_24),
        .\pipe_16_22_reg[0][0] (delay8_n_20),
        .\pipe_16_22_reg[0][0]_0 (delay8_n_38),
        .\pipe_16_22_reg[0][0]_1 (delay8_n_56),
        .\pipe_16_22_reg[0][10] (delay8_n_30),
        .\pipe_16_22_reg[0][10]_0 (delay8_n_48),
        .\pipe_16_22_reg[0][10]_1 (delay8_n_66),
        .\pipe_16_22_reg[0][11] (delay8_n_31),
        .\pipe_16_22_reg[0][11]_0 (delay8_n_49),
        .\pipe_16_22_reg[0][11]_1 (delay8_n_67),
        .\pipe_16_22_reg[0][12] (delay8_n_32),
        .\pipe_16_22_reg[0][12]_0 (delay8_n_50),
        .\pipe_16_22_reg[0][12]_1 (delay8_n_68),
        .\pipe_16_22_reg[0][13] (delay8_n_33),
        .\pipe_16_22_reg[0][13]_0 (delay8_n_51),
        .\pipe_16_22_reg[0][13]_1 (delay8_n_69),
        .\pipe_16_22_reg[0][14] (delay8_n_34),
        .\pipe_16_22_reg[0][14]_0 (delay8_n_52),
        .\pipe_16_22_reg[0][14]_1 (delay8_n_70),
        .\pipe_16_22_reg[0][15] (delay8_n_35),
        .\pipe_16_22_reg[0][15]_0 (delay8_n_53),
        .\pipe_16_22_reg[0][15]_1 (delay8_n_71),
        .\pipe_16_22_reg[0][16] (delay8_n_36),
        .\pipe_16_22_reg[0][16]_0 (delay8_n_54),
        .\pipe_16_22_reg[0][16]_1 (delay8_n_72),
        .\pipe_16_22_reg[0][17] (delay8_n_37),
        .\pipe_16_22_reg[0][17]_0 (delay8_n_55),
        .\pipe_16_22_reg[0][17]_1 (delay8_n_73),
        .\pipe_16_22_reg[0][1] (delay8_n_21),
        .\pipe_16_22_reg[0][1]_0 (delay8_n_39),
        .\pipe_16_22_reg[0][1]_1 (delay8_n_57),
        .\pipe_16_22_reg[0][2] (delay8_n_22),
        .\pipe_16_22_reg[0][2]_0 (delay8_n_40),
        .\pipe_16_22_reg[0][2]_1 (delay8_n_58),
        .\pipe_16_22_reg[0][3] (delay8_n_23),
        .\pipe_16_22_reg[0][3]_0 (delay8_n_41),
        .\pipe_16_22_reg[0][3]_1 (delay8_n_59),
        .\pipe_16_22_reg[0][4] (delay8_n_24),
        .\pipe_16_22_reg[0][4]_0 (delay8_n_42),
        .\pipe_16_22_reg[0][4]_1 (delay8_n_60),
        .\pipe_16_22_reg[0][5] (delay8_n_25),
        .\pipe_16_22_reg[0][5]_0 (delay8_n_43),
        .\pipe_16_22_reg[0][5]_1 (delay8_n_61),
        .\pipe_16_22_reg[0][6] (delay8_n_26),
        .\pipe_16_22_reg[0][6]_0 (delay8_n_44),
        .\pipe_16_22_reg[0][6]_1 (delay8_n_62),
        .\pipe_16_22_reg[0][7] (delay8_n_27),
        .\pipe_16_22_reg[0][7]_0 (delay8_n_45),
        .\pipe_16_22_reg[0][7]_1 (delay8_n_63),
        .\pipe_16_22_reg[0][8] (delay8_n_28),
        .\pipe_16_22_reg[0][8]_0 (delay8_n_46),
        .\pipe_16_22_reg[0][8]_1 (delay8_n_64),
        .\pipe_16_22_reg[0][9] (delay8_n_29),
        .\pipe_16_22_reg[0][9]_0 (delay8_n_47),
        .\pipe_16_22_reg[0][9]_1 (delay8_n_65),
        .\reg_array[17].fde_used.u2 (addsub1_n_0),
        .reset(reset),
        .unregy_join_6_1(unregy_join_6_1_1));
  complexphasedetector_0_complexphasedetector_xladdsub__parameterized5 diffdb
       (.S({core_s[13:11],core_s[9:0]}),
        .b(diffdb_n_13),
        .ch1agc(ch1agc),
        .clk(clk),
        .op_mem_0_8_24_reg(hysteresis_s_net),
        .overridech(overridech));
  complexphasedetector_0_complexphasedetector_xladdsub__parameterized6 hysteresis
       (.S(hysteresis_s_net),
        .ch2agc(ch2agc),
        .op_mem_0_8_24(op_mem_0_8_24));
  complexphasedetector_0_xlcomplex_multiplier_458514280d5fa9985b41331a92c63bc0 int_offset_mixer
       (.aresetn(inverter1_op_net),
        .clk(clk),
        .d({int_offset_mixer_m_axis_dout_tdata_imag_net,result_2}),
        .m_axis_dout_tvalid(int_offset_mixer_m_axis_dout_tvalid_net),
        .\reg_array[17].fde_used.u2 ({int_offset_mixer_m_axis_dout_tdata_real_net,result}),
        .s_axis_a_tdata({mux3_y_net,mux1_y_net}),
        .s_axis_b_tdata({mux11_y_net_x0,convert_dout_net_x0}));
  complexphasedetector_0_complexphasedetector_limitedaccum limitedaccum
       (.A(phase_detect),
        .CO(CO),
        .DI(DI),
        .S(S),
        .clk(clk),
        .\i_no_async_controls.output_reg[32] (\i_no_async_controls.output_reg[32] ),
        .lag_coef(lag_coef),
        .\latency_pipe_5_26_reg[0] (locked),
        .reset(reset),
        .sweeplmt(sweeplmt),
        .\sweeplmt[11] (\sweeplmt[11] ),
        .\sweeplmt[14] (\sweeplmt[14] ),
        .\sweeplmt[3] (\sweeplmt[3] ),
        .\sweeplmt[7] (\sweeplmt[7] ),
        .swprate(swprate));
  complexphasedetector_0_complexphasedetector_lockimag lockimag
       (.B({imagxord,mux7_y_net}),
        .DI(lockimag_n_15),
        .S(core_s_3),
        .clk(clk),
        .\latency_pipe_5_26_reg[0] (lockreal1_s_net[12]),
        .reset(reset));
  complexphasedetector_0_complexphasedetector_lockreal lockreal
       (.DI(lockreal_n_15),
        .S(core_s_4),
        .clk(clk),
        .\i_no_async_controls.output_reg[15] (core_s_3),
        .imaglock(imaglock),
        .in_x0({realxord,mux8_y_net}),
        .\latency_pipe_5_26_reg[0] (lockreal1_s_net[12]),
        .reallock(reallock),
        .reset(reset));
  complexphasedetector_0_complexphasedetector_xladdsubmode__parameterized0 lockreal1
       (.ADD(add),
        .S(lockreal1_s_net),
        .lockhysterisis(lockhysterisis),
        .lockthreshold(lockthreshold));
  complexphasedetector_0_sysgen_logical_bf479f8f2a logical
       (.clk(clk),
        .fully_2_1_bit(fully_2_1_bit),
        .in_x0({realxord,mux8_y_net}));
  complexphasedetector_0_sysgen_logical_bf479f8f2a_0 logical1
       (.B({imagxord,mux7_y_net}),
        .clk(clk),
        .fully_2_1_bit(fully_2_1_bit_0));
  complexphasedetector_0_sysgen_logical_7f1bdec730 logical2
       (.ADD(add),
        .clk(clk),
        .fully_2_1_bit(fully_2_1_bit_7),
        .locked(locked));
  complexphasedetector_0_complexphasedetector_xlmult__parameterized1 mult
       (.P(tmp_p),
        .clk(clk),
        .d(result_5),
        .lead_coef(lead_coef),
        .phase_detect(phase_detect),
        .q(mult_p_net));
  complexphasedetector_0_complexphasedetector_xlmult__parameterized2 mult1
       (.b({mux18_y_net[13:11],diffdb_n_13,mux18_y_net[9:0]}),
        .clk(clk),
        .db_range(db_range),
        .q(mult1_p_net));
  complexphasedetector_0_complexphasedetector_xlmult__parameterized3 mult2
       (.clk(clk),
        .gainoutmax(gainoutmax),
        .q(mult2_p_net),
        .s_axis_a_tdata(s_axis_a_tdata[17:0]));
  complexphasedetector_0_complexphasedetector_xlmult__parameterized4 mult3
       (.clk(clk),
        .gainoutmax(gainoutmax),
        .q(mult3_p_net),
        .s_axis_a_tdata(s_axis_a_tdata[35:18]));
  complexphasedetector_0_complexphasedetector_xlmult__parameterized5 mult4
       (.clk(clk),
        .dout(dout),
        .gainoutmin(gainoutmin),
        .q(mult4_p_net));
  complexphasedetector_0_complexphasedetector_xlmult__parameterized6 mult5
       (.clk(clk),
        .gainoutmin(gainoutmin),
        .q(mult5_p_net),
        .\reg_array[17].fde_used.u2 (\minimagout[17] ));
  complexphasedetector_0_sysgen_mux_5aae7736b5 mux12
       (.B(neverzero_y_net),
        .S(oneminusslave_s_net),
        .gainoutmin(gainoutmin),
        .op_mem_0_8_24(op_mem_0_8_24));
  complexphasedetector_0_sysgen_mux_27d1a31150 mux18
       (.S({core_s[13:11],core_s[9:0]}),
        .b({mux18_y_net[13:11],mux18_y_net[9:0]}),
        .forcech1(forcech1),
        .overridech(overridech));
  complexphasedetector_0_sysgen_mux_5aae7736b5_1 mux19
       (.B(neverzero_y_net),
        .S(oneminusslave_s_net),
        .gainoutmax(gainoutmax),
        .op_mem_0_8_24(op_mem_0_8_24));
  complexphasedetector_0_sysgen_negate_d4654b91e6 negate1
       (.A(accumulator_q_net),
        .CO(addsub_n_1),
        .D({p_0_in,addsub_n_3,addsub_n_4,addsub_n_5,addsub_n_6,addsub_n_7,addsub_n_8,addsub_n_9,addsub_n_10,addsub_n_11,addsub_n_12,addsub_n_13,addsub_n_14,addsub_n_15,addsub_n_16,addsub_n_17,addsub_n_18,addsub_n_19,addsub_n_20,addsub_n_21,addsub_n_22,addsub_n_23}),
        .O({negate1_n_22,negate1_n_23,negate1_n_24,negate1_n_25}),
        .\accum_reg_39_23_reg[0] (bipolar_nco_n_40),
        .\accum_reg_39_23_reg[11] ({negate1_n_30,negate1_n_31,negate1_n_32,negate1_n_33}),
        .\accum_reg_39_23_reg[15] ({negate1_n_34,negate1_n_35,negate1_n_36,negate1_n_37}),
        .\accum_reg_39_23_reg[19] ({negate1_n_38,negate1_n_39,negate1_n_40,negate1_n_41}),
        .\accum_reg_39_23_reg[1] (bipolar_nco_n_41),
        .\accum_reg_39_23_reg[21] ({negate1_n_42,negate1_n_43}),
        .\accum_reg_39_23_reg[2] (bipolar_nco_n_42),
        .\accum_reg_39_23_reg[3] (bipolar_nco_n_43),
        .\accum_reg_39_23_reg[7] ({negate1_n_26,negate1_n_27,negate1_n_28,negate1_n_29}),
        .clk(clk),
        .\i_no_async_controls.output_reg[33] (addsub_n_0),
        .nco_control_out(nco_control_out));
  complexphasedetector_0_complexphasedetector_negater2 negater2
       (.CO(negater2_n_16),
        .DI(mux_y_net_x1),
        .O({p_0_in_6,negater2_n_18}),
        .S({cordic_atan_n_0,cordic_atan_n_1,cordic_atan_n_2,cordic_atan_n_3}),
        .clk(clk),
        .phase_detect(phase_detect),
        .\pipe_16_22_reg[0][11] ({negater2_n_8,negater2_n_9,negater2_n_10,negater2_n_11}),
        .\pipe_16_22_reg[0][11]_0 ({cordic_atan_n_9,cordic_atan_n_10,cordic_atan_n_11,cordic_atan_n_12}),
        .\pipe_16_22_reg[0][15] ({negater2_n_12,negater2_n_13,negater2_n_14,negater2_n_15}),
        .\pipe_16_22_reg[0][15]_0 ({cordic_atan_n_13,cordic_atan_n_14,cordic_atan_n_15,cordic_atan_n_16}),
        .\pipe_16_22_reg[0][17] ({cordic_atan_n_17,cordic_atan_n_18}),
        .\pipe_16_22_reg[0][3] ({negater2_n_0,negater2_n_1,negater2_n_2,negater2_n_3}),
        .\pipe_16_22_reg[0][7] ({negater2_n_4,negater2_n_5,negater2_n_6,negater2_n_7}),
        .\pipe_16_22_reg[0][7]_0 ({cordic_atan_n_5,cordic_atan_n_6,cordic_atan_n_7,cordic_atan_n_8}),
        .unregy_join_6_1(unregy_join_6_1));
  complexphasedetector_0_sysgen_mux_2b331cc834 neverzero
       (.B(neverzero_y_net),
        .clk(clk),
        .\reg_array[0].fde_used.u2 (addsub1_n_19),
        .\reg_array[10].fde_used.u2 (addsub1_n_29),
        .\reg_array[11].fde_used.u2 (addsub1_n_30),
        .\reg_array[12].fde_used.u2 (addsub1_n_31),
        .\reg_array[13].fde_used.u2 (addsub1_n_32),
        .\reg_array[14].fde_used.u2 (addsub1_n_33),
        .\reg_array[15].fde_used.u2 (addsub1_n_34),
        .\reg_array[16].fde_used.u2 (addsub1_n_35),
        .\reg_array[17].fde_used.u2 (addsub1_n_36),
        .\reg_array[1].fde_used.u2 (addsub1_n_20),
        .\reg_array[2].fde_used.u2 (addsub1_n_21),
        .\reg_array[3].fde_used.u2 (addsub1_n_22),
        .\reg_array[4].fde_used.u2 (addsub1_n_23),
        .\reg_array[5].fde_used.u2 (addsub1_n_24),
        .\reg_array[6].fde_used.u2 (addsub1_n_25),
        .\reg_array[7].fde_used.u2 (addsub1_n_26),
        .\reg_array[8].fde_used.u2 (addsub1_n_27),
        .\reg_array[9].fde_used.u2 (addsub1_n_28));
  complexphasedetector_0_complexphasedetector_xladdsub__parameterized7 oneminusslave
       (.B(neverzero_y_net),
        .S(oneminusslave_s_net));
  complexphasedetector_0_xlcomplex_multiplier_d1a037fb642eca126850bf3024a4629f phase_detect_x0
       (.aresetn(inverter1_op_net),
        .clk(clk),
        .m_axis_dout_tdata({phase_detect_m_axis_dout_tdata_imag_net,phase_detect_m_axis_dout_tdata_real_net}),
        .m_axis_dout_tvalid(int_offset_mixer_m_axis_dout_tvalid_net),
        .reset(reset),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_b_tdata({conju_gate_op_net,dout}));
  complexphasedetector_0_sysgen_relational_8716b57448 relational
       (.DI(lockreal_n_15),
        .S(core_s_4),
        .boolean_to_vector(relational1_op_net),
        .fully_2_1_bit(fully_2_1_bit_7),
        .\latency_pipe_5_26_reg[0] (lockreal1_s_net));
  complexphasedetector_0_sysgen_relational_8716b57448_2 relational1
       (.DI(lockimag_n_15),
        .S(core_s_3),
        .boolean_to_vector(relational1_op_net),
        .\latency_pipe_5_26_reg[0] (lockreal1_s_net));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub
   (S,
    A,
    B,
    clk);
  output [25:0]S;
  input [17:0]A;
  input [18:0]B;
  input clk;

  wire [17:0]A;
  wire [18:0]B;
  wire [25:0]S;
  wire clk;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i6,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i6 \comp5.core_instance5 
       (.A({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .B({B[18],B,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S(S));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized0
   (S,
    DI,
    \reg_array[0].fde_used.u2 ,
    \reg_array[0].fde_used.u2_0 ,
    \reg_array[0].fde_used.u2_1 ,
    \reg_array[0].fde_used.u2_2 ,
    \reg_array[0].fde_used.u2_3 ,
    \reg_array[0].fde_used.u2_4 ,
    \reg_array[0].fde_used.u2_5 ,
    \reg_array[0].fde_used.u2_6 ,
    \reg_array[0].fde_used.u2_7 ,
    A,
    q,
    clk,
    sweeplmt,
    reset,
    O);
  output [31:0]S;
  output [3:0]DI;
  output [3:0]\reg_array[0].fde_used.u2 ;
  output [3:0]\reg_array[0].fde_used.u2_0 ;
  output [3:0]\reg_array[0].fde_used.u2_1 ;
  output [3:0]\reg_array[0].fde_used.u2_2 ;
  output [3:0]\reg_array[0].fde_used.u2_3 ;
  output [0:0]\reg_array[0].fde_used.u2_4 ;
  output [0:0]\reg_array[0].fde_used.u2_5 ;
  output [3:0]\reg_array[0].fde_used.u2_6 ;
  output [3:0]\reg_array[0].fde_used.u2_7 ;
  input [32:0]A;
  input [21:0]q;
  input clk;
  input [14:0]sweeplmt;
  input reset;
  input [0:0]O;

  wire [32:0]A;
  wire [3:0]DI;
  wire [0:0]O;
  wire [31:0]S;
  wire clk;
  wire [33:33]core_s;
  wire [21:0]q;
  wire [3:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\reg_array[0].fde_used.u2_0 ;
  wire [3:0]\reg_array[0].fde_used.u2_1 ;
  wire [3:0]\reg_array[0].fde_used.u2_2 ;
  wire [3:0]\reg_array[0].fde_used.u2_3 ;
  wire [0:0]\reg_array[0].fde_used.u2_4 ;
  wire [0:0]\reg_array[0].fde_used.u2_5 ;
  wire [3:0]\reg_array[0].fde_used.u2_6 ;
  wire [3:0]\reg_array[0].fde_used.u2_7 ;
  wire reset;
  wire [14:0]sweeplmt;
  wire [32:32]\NLW_comp6.core_instance6_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i7,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i7 \comp6.core_instance6 
       (.A({A[32],A}),
        .B({q[21],q[21],q[21],q[21],q[21],q[21],q[21],q[21],q[21],q[21],q[21],q[21],q}),
        .CE(1'b1),
        .CLK(clk),
        .S({core_s,\NLW_comp6.core_instance6_S_UNCONNECTED [32],S}));
  LUT3 #(
    .INIT(8'h09)) 
    result_16_3_rel_carry_i_8
       (.I0(O),
        .I1(S[17]),
        .I2(S[16]),
        .O(\reg_array[0].fde_used.u2_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_1__1
       (.I0(S[14]),
        .I1(S[15]),
        .O(\reg_array[0].fde_used.u2 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_2__1
       (.I0(S[12]),
        .I1(S[13]),
        .O(\reg_array[0].fde_used.u2 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_3__1
       (.I0(S[10]),
        .I1(S[11]),
        .O(\reg_array[0].fde_used.u2 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_4__0
       (.I0(S[8]),
        .I1(S[9]),
        .O(\reg_array[0].fde_used.u2 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_5__1
       (.I0(S[14]),
        .I1(S[15]),
        .O(\reg_array[0].fde_used.u2_6 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_6__1
       (.I0(S[12]),
        .I1(S[13]),
        .O(\reg_array[0].fde_used.u2_6 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_7__0
       (.I0(S[10]),
        .I1(S[11]),
        .O(\reg_array[0].fde_used.u2_6 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_8__0
       (.I0(S[8]),
        .I1(S[9]),
        .O(\reg_array[0].fde_used.u2_6 [0]));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    result_18_3_rel_carry__1_i_1
       (.I0(S[22]),
        .I1(sweeplmt[5]),
        .I2(sweeplmt[6]),
        .I3(reset),
        .I4(S[23]),
        .O(\reg_array[0].fde_used.u2_0 [3]));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    result_18_3_rel_carry__1_i_2
       (.I0(S[20]),
        .I1(sweeplmt[3]),
        .I2(sweeplmt[4]),
        .I3(reset),
        .I4(S[21]),
        .O(\reg_array[0].fde_used.u2_0 [2]));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    result_18_3_rel_carry__1_i_3
       (.I0(S[18]),
        .I1(sweeplmt[1]),
        .I2(sweeplmt[2]),
        .I3(reset),
        .I4(S[19]),
        .O(\reg_array[0].fde_used.u2_0 [1]));
  LUT4 #(
    .INIT(16'hFBA2)) 
    result_18_3_rel_carry__1_i_4
       (.I0(S[16]),
        .I1(sweeplmt[0]),
        .I2(reset),
        .I3(S[17]),
        .O(\reg_array[0].fde_used.u2_0 [0]));
  LUT5 #(
    .INIT(32'h05059009)) 
    result_18_3_rel_carry__1_i_5
       (.I0(S[22]),
        .I1(sweeplmt[5]),
        .I2(S[23]),
        .I3(sweeplmt[6]),
        .I4(reset),
        .O(\reg_array[0].fde_used.u2_1 [3]));
  LUT5 #(
    .INIT(32'h05059009)) 
    result_18_3_rel_carry__1_i_6
       (.I0(S[20]),
        .I1(sweeplmt[3]),
        .I2(S[21]),
        .I3(sweeplmt[4]),
        .I4(reset),
        .O(\reg_array[0].fde_used.u2_1 [2]));
  LUT5 #(
    .INIT(32'h05059009)) 
    result_18_3_rel_carry__1_i_7
       (.I0(S[18]),
        .I1(sweeplmt[1]),
        .I2(S[19]),
        .I3(sweeplmt[2]),
        .I4(reset),
        .O(\reg_array[0].fde_used.u2_1 [1]));
  LUT4 #(
    .INIT(16'h0059)) 
    result_18_3_rel_carry__1_i_8
       (.I0(S[17]),
        .I1(sweeplmt[0]),
        .I2(reset),
        .I3(S[16]),
        .O(\reg_array[0].fde_used.u2_1 [0]));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    result_18_3_rel_carry__2_i_1
       (.I0(S[30]),
        .I1(sweeplmt[13]),
        .I2(sweeplmt[14]),
        .I3(reset),
        .I4(S[31]),
        .O(\reg_array[0].fde_used.u2_3 [3]));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    result_18_3_rel_carry__2_i_2
       (.I0(S[28]),
        .I1(sweeplmt[11]),
        .I2(sweeplmt[12]),
        .I3(reset),
        .I4(S[29]),
        .O(\reg_array[0].fde_used.u2_3 [2]));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    result_18_3_rel_carry__2_i_3
       (.I0(S[26]),
        .I1(sweeplmt[9]),
        .I2(sweeplmt[10]),
        .I3(reset),
        .I4(S[27]),
        .O(\reg_array[0].fde_used.u2_3 [1]));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    result_18_3_rel_carry__2_i_4
       (.I0(S[24]),
        .I1(sweeplmt[7]),
        .I2(sweeplmt[8]),
        .I3(reset),
        .I4(S[25]),
        .O(\reg_array[0].fde_used.u2_3 [0]));
  LUT5 #(
    .INIT(32'h05059009)) 
    result_18_3_rel_carry__2_i_5
       (.I0(S[30]),
        .I1(sweeplmt[13]),
        .I2(S[31]),
        .I3(sweeplmt[14]),
        .I4(reset),
        .O(\reg_array[0].fde_used.u2_2 [3]));
  LUT5 #(
    .INIT(32'h05059009)) 
    result_18_3_rel_carry__2_i_6
       (.I0(S[28]),
        .I1(sweeplmt[11]),
        .I2(S[29]),
        .I3(sweeplmt[12]),
        .I4(reset),
        .O(\reg_array[0].fde_used.u2_2 [2]));
  LUT5 #(
    .INIT(32'h05059009)) 
    result_18_3_rel_carry__2_i_7
       (.I0(S[26]),
        .I1(sweeplmt[9]),
        .I2(S[27]),
        .I3(sweeplmt[10]),
        .I4(reset),
        .O(\reg_array[0].fde_used.u2_2 [1]));
  LUT5 #(
    .INIT(32'h05059009)) 
    result_18_3_rel_carry__2_i_8
       (.I0(S[24]),
        .I1(sweeplmt[7]),
        .I2(S[25]),
        .I3(sweeplmt[8]),
        .I4(reset),
        .O(\reg_array[0].fde_used.u2_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    result_18_3_rel_carry__3_i_1
       (.I0(S[31]),
        .O(\reg_array[0].fde_used.u2_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_1__1
       (.I0(S[6]),
        .I1(S[7]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_2__1
       (.I0(S[4]),
        .I1(S[5]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_3__1
       (.I0(S[2]),
        .I1(S[3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_4__0
       (.I0(S[0]),
        .I1(S[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_5__1
       (.I0(S[6]),
        .I1(S[7]),
        .O(\reg_array[0].fde_used.u2_7 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_6__1
       (.I0(S[4]),
        .I1(S[5]),
        .O(\reg_array[0].fde_used.u2_7 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_7__1
       (.I0(S[2]),
        .I1(S[3]),
        .O(\reg_array[0].fde_used.u2_7 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_8__0
       (.I0(S[0]),
        .I1(S[1]),
        .O(\reg_array[0].fde_used.u2_7 [0]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized1
   (S,
    imagout,
    q,
    \reg_array[17].fde_used.u2 ,
    clk);
  output [0:0]S;
  output [16:0]imagout;
  input [17:0]q;
  input [17:0]\reg_array[17].fde_used.u2 ;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [17:0]core_s;
  wire [16:0]imagout;
  wire [17:0]q;
  wire [17:0]\reg_array[17].fde_used.u2 ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i0,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i0__xdcDup__1 \comp0.core_instance0 
       (.A({q[17],q}),
        .B({\reg_array[17].fde_used.u2 [17],\reg_array[17].fde_used.u2 }),
        .CE(1'b1),
        .CLK(clk),
        .S({S,core_s}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[0]_INST_0 
       (.I0(core_s[0]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[10]_INST_0 
       (.I0(core_s[10]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[11]_INST_0 
       (.I0(core_s[11]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[12]_INST_0 
       (.I0(core_s[12]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[13]_INST_0 
       (.I0(core_s[13]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[14]_INST_0 
       (.I0(core_s[14]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[15]_INST_0 
       (.I0(core_s[15]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[15]));
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[16]_INST_0 
       (.I0(core_s[16]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[16]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[1]_INST_0 
       (.I0(core_s[1]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[2]_INST_0 
       (.I0(core_s[2]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[3]_INST_0 
       (.I0(core_s[3]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[4]_INST_0 
       (.I0(core_s[4]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[5]_INST_0 
       (.I0(core_s[5]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[6]_INST_0 
       (.I0(core_s[6]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[7]_INST_0 
       (.I0(core_s[7]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[8]_INST_0 
       (.I0(core_s[8]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \imagout[9]_INST_0 
       (.I0(core_s[9]),
        .I1(core_s[17]),
        .I2(S),
        .O(imagout[9]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized2
   (S,
    realout,
    q,
    \reg_array[17].fde_used.u2 ,
    clk);
  output [0:0]S;
  output [16:0]realout;
  input [17:0]q;
  input [17:0]\reg_array[17].fde_used.u2 ;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [17:0]core_s;
  wire [17:0]q;
  wire [16:0]realout;
  wire [17:0]\reg_array[17].fde_used.u2 ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i0,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i0__xdcDup__2 \comp0.core_instance0 
       (.A({q[17],q}),
        .B({\reg_array[17].fde_used.u2 [17],\reg_array[17].fde_used.u2 }),
        .CE(1'b1),
        .CLK(clk),
        .S({S,core_s}));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[0]_INST_0 
       (.I0(core_s[0]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[10]_INST_0 
       (.I0(core_s[10]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[11]_INST_0 
       (.I0(core_s[11]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[12]_INST_0 
       (.I0(core_s[12]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[13]_INST_0 
       (.I0(core_s[13]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[14]_INST_0 
       (.I0(core_s[14]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[15]_INST_0 
       (.I0(core_s[15]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[15]));
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[16]_INST_0 
       (.I0(core_s[16]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[1]_INST_0 
       (.I0(core_s[1]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[2]_INST_0 
       (.I0(core_s[2]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[3]_INST_0 
       (.I0(core_s[3]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[4]_INST_0 
       (.I0(core_s[4]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[5]_INST_0 
       (.I0(core_s[5]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[6]_INST_0 
       (.I0(core_s[6]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[7]_INST_0 
       (.I0(core_s[7]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[8]_INST_0 
       (.I0(core_s[8]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \realout[9]_INST_0 
       (.I0(core_s[9]),
        .I1(core_s[17]),
        .I2(S),
        .O(realout[9]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized3
   (\op_mem_48_20_reg[0][21] ,
    CO,
    D,
    S,
    q,
    clk);
  output \op_mem_48_20_reg[0][21] ;
  output [0:0]CO;
  output [21:0]D;
  input [31:0]S;
  input [21:0]q;
  input clk;

  wire [0:0]CO;
  wire [21:0]D;
  wire [31:0]S;
  wire [15:0]addsub_s_net;
  wire clk;
  wire \op_mem_48_20[0][11]_i_3_n_0 ;
  wire \op_mem_48_20[0][11]_i_4_n_0 ;
  wire \op_mem_48_20[0][11]_i_5_n_0 ;
  wire \op_mem_48_20[0][11]_i_6_n_0 ;
  wire \op_mem_48_20[0][15]_i_3_n_0 ;
  wire \op_mem_48_20[0][15]_i_4_n_0 ;
  wire \op_mem_48_20[0][15]_i_5_n_0 ;
  wire \op_mem_48_20[0][15]_i_6_n_0 ;
  wire \op_mem_48_20[0][19]_i_3_n_0 ;
  wire \op_mem_48_20[0][19]_i_4_n_0 ;
  wire \op_mem_48_20[0][19]_i_5_n_0 ;
  wire \op_mem_48_20[0][19]_i_6_n_0 ;
  wire \op_mem_48_20[0][21]_i_4_n_0 ;
  wire \op_mem_48_20[0][21]_i_5_n_0 ;
  wire \op_mem_48_20[0][3]_i_3_n_0 ;
  wire \op_mem_48_20[0][3]_i_4_n_0 ;
  wire \op_mem_48_20[0][3]_i_5_n_0 ;
  wire \op_mem_48_20[0][3]_i_6_n_0 ;
  wire \op_mem_48_20[0][7]_i_3_n_0 ;
  wire \op_mem_48_20[0][7]_i_4_n_0 ;
  wire \op_mem_48_20[0][7]_i_5_n_0 ;
  wire \op_mem_48_20[0][7]_i_6_n_0 ;
  wire \op_mem_48_20_reg[0][11]_i_2_n_0 ;
  wire \op_mem_48_20_reg[0][11]_i_2_n_1 ;
  wire \op_mem_48_20_reg[0][11]_i_2_n_2 ;
  wire \op_mem_48_20_reg[0][11]_i_2_n_3 ;
  wire \op_mem_48_20_reg[0][15]_i_2_n_0 ;
  wire \op_mem_48_20_reg[0][15]_i_2_n_1 ;
  wire \op_mem_48_20_reg[0][15]_i_2_n_2 ;
  wire \op_mem_48_20_reg[0][15]_i_2_n_3 ;
  wire \op_mem_48_20_reg[0][19]_i_2_n_0 ;
  wire \op_mem_48_20_reg[0][19]_i_2_n_1 ;
  wire \op_mem_48_20_reg[0][19]_i_2_n_2 ;
  wire \op_mem_48_20_reg[0][19]_i_2_n_3 ;
  wire \op_mem_48_20_reg[0][21] ;
  wire \op_mem_48_20_reg[0][21]_i_3_n_3 ;
  wire \op_mem_48_20_reg[0][3]_i_2_n_0 ;
  wire \op_mem_48_20_reg[0][3]_i_2_n_1 ;
  wire \op_mem_48_20_reg[0][3]_i_2_n_2 ;
  wire \op_mem_48_20_reg[0][3]_i_2_n_3 ;
  wire \op_mem_48_20_reg[0][7]_i_2_n_0 ;
  wire \op_mem_48_20_reg[0][7]_i_2_n_1 ;
  wire \op_mem_48_20_reg[0][7]_i_2_n_2 ;
  wire \op_mem_48_20_reg[0][7]_i_2_n_3 ;
  wire [21:0]q;
  wire [16:0]\NLW_comp1.core_instance1_S_UNCONNECTED ;
  wire [3:1]\NLW_op_mem_48_20_reg[0][21]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_48_20_reg[0][21]_i_3_O_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i1,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i1 \comp1.core_instance1 
       (.A({S[31],S}),
        .B({q[21],q[21],q[21],q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S({addsub_s_net,\NLW_comp1.core_instance1_S_UNCONNECTED [16:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][11]_i_3 
       (.I0(addsub_s_net[11]),
        .O(\op_mem_48_20[0][11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][11]_i_4 
       (.I0(addsub_s_net[10]),
        .O(\op_mem_48_20[0][11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][11]_i_5 
       (.I0(addsub_s_net[9]),
        .O(\op_mem_48_20[0][11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][11]_i_6 
       (.I0(addsub_s_net[8]),
        .O(\op_mem_48_20[0][11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][15]_i_3 
       (.I0(addsub_s_net[15]),
        .O(\op_mem_48_20[0][15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][15]_i_4 
       (.I0(addsub_s_net[14]),
        .O(\op_mem_48_20[0][15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][15]_i_5 
       (.I0(addsub_s_net[13]),
        .O(\op_mem_48_20[0][15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][15]_i_6 
       (.I0(addsub_s_net[12]),
        .O(\op_mem_48_20[0][15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][19]_i_3 
       (.I0(addsub_s_net[15]),
        .O(\op_mem_48_20[0][19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][19]_i_4 
       (.I0(addsub_s_net[15]),
        .O(\op_mem_48_20[0][19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][19]_i_5 
       (.I0(addsub_s_net[15]),
        .O(\op_mem_48_20[0][19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][19]_i_6 
       (.I0(addsub_s_net[15]),
        .O(\op_mem_48_20[0][19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \op_mem_48_20[0][21]_i_2 
       (.I0(CO),
        .I1(D[21]),
        .O(\op_mem_48_20_reg[0][21] ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][21]_i_4 
       (.I0(addsub_s_net[15]),
        .O(\op_mem_48_20[0][21]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][21]_i_5 
       (.I0(addsub_s_net[15]),
        .O(\op_mem_48_20[0][21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][3]_i_3 
       (.I0(addsub_s_net[3]),
        .O(\op_mem_48_20[0][3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][3]_i_4 
       (.I0(addsub_s_net[2]),
        .O(\op_mem_48_20[0][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][3]_i_5 
       (.I0(addsub_s_net[1]),
        .O(\op_mem_48_20[0][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_48_20[0][3]_i_6 
       (.I0(addsub_s_net[0]),
        .O(\op_mem_48_20[0][3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][7]_i_3 
       (.I0(addsub_s_net[7]),
        .O(\op_mem_48_20[0][7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][7]_i_4 
       (.I0(addsub_s_net[6]),
        .O(\op_mem_48_20[0][7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][7]_i_5 
       (.I0(addsub_s_net[5]),
        .O(\op_mem_48_20[0][7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_48_20[0][7]_i_6 
       (.I0(addsub_s_net[4]),
        .O(\op_mem_48_20[0][7]_i_6_n_0 ));
  CARRY4 \op_mem_48_20_reg[0][11]_i_2 
       (.CI(\op_mem_48_20_reg[0][7]_i_2_n_0 ),
        .CO({\op_mem_48_20_reg[0][11]_i_2_n_0 ,\op_mem_48_20_reg[0][11]_i_2_n_1 ,\op_mem_48_20_reg[0][11]_i_2_n_2 ,\op_mem_48_20_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\op_mem_48_20[0][11]_i_3_n_0 ,\op_mem_48_20[0][11]_i_4_n_0 ,\op_mem_48_20[0][11]_i_5_n_0 ,\op_mem_48_20[0][11]_i_6_n_0 }));
  CARRY4 \op_mem_48_20_reg[0][15]_i_2 
       (.CI(\op_mem_48_20_reg[0][11]_i_2_n_0 ),
        .CO({\op_mem_48_20_reg[0][15]_i_2_n_0 ,\op_mem_48_20_reg[0][15]_i_2_n_1 ,\op_mem_48_20_reg[0][15]_i_2_n_2 ,\op_mem_48_20_reg[0][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\op_mem_48_20[0][15]_i_3_n_0 ,\op_mem_48_20[0][15]_i_4_n_0 ,\op_mem_48_20[0][15]_i_5_n_0 ,\op_mem_48_20[0][15]_i_6_n_0 }));
  CARRY4 \op_mem_48_20_reg[0][19]_i_2 
       (.CI(\op_mem_48_20_reg[0][15]_i_2_n_0 ),
        .CO({\op_mem_48_20_reg[0][19]_i_2_n_0 ,\op_mem_48_20_reg[0][19]_i_2_n_1 ,\op_mem_48_20_reg[0][19]_i_2_n_2 ,\op_mem_48_20_reg[0][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S({\op_mem_48_20[0][19]_i_3_n_0 ,\op_mem_48_20[0][19]_i_4_n_0 ,\op_mem_48_20[0][19]_i_5_n_0 ,\op_mem_48_20[0][19]_i_6_n_0 }));
  CARRY4 \op_mem_48_20_reg[0][21]_i_3 
       (.CI(\op_mem_48_20_reg[0][19]_i_2_n_0 ),
        .CO({\NLW_op_mem_48_20_reg[0][21]_i_3_CO_UNCONNECTED [3],CO,\NLW_op_mem_48_20_reg[0][21]_i_3_CO_UNCONNECTED [1],\op_mem_48_20_reg[0][21]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addsub_s_net[15],1'b0}),
        .O({\NLW_op_mem_48_20_reg[0][21]_i_3_O_UNCONNECTED [3:2],D[21:20]}),
        .S({1'b0,1'b1,\op_mem_48_20[0][21]_i_4_n_0 ,\op_mem_48_20[0][21]_i_5_n_0 }));
  CARRY4 \op_mem_48_20_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\op_mem_48_20_reg[0][3]_i_2_n_0 ,\op_mem_48_20_reg[0][3]_i_2_n_1 ,\op_mem_48_20_reg[0][3]_i_2_n_2 ,\op_mem_48_20_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(D[3:0]),
        .S({\op_mem_48_20[0][3]_i_3_n_0 ,\op_mem_48_20[0][3]_i_4_n_0 ,\op_mem_48_20[0][3]_i_5_n_0 ,\op_mem_48_20[0][3]_i_6_n_0 }));
  CARRY4 \op_mem_48_20_reg[0][7]_i_2 
       (.CI(\op_mem_48_20_reg[0][3]_i_2_n_0 ),
        .CO({\op_mem_48_20_reg[0][7]_i_2_n_0 ,\op_mem_48_20_reg[0][7]_i_2_n_1 ,\op_mem_48_20_reg[0][7]_i_2_n_2 ,\op_mem_48_20_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\op_mem_48_20[0][7]_i_3_n_0 ,\op_mem_48_20[0][7]_i_4_n_0 ,\op_mem_48_20[0][7]_i_5_n_0 ,\op_mem_48_20[0][7]_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized4
   (op_mem_0_8_24_reg,
    d,
    \pipe_16_22_reg[4][0] ,
    \pipe_16_22_reg[4][1] ,
    \pipe_16_22_reg[4][2] ,
    \pipe_16_22_reg[4][3] ,
    \pipe_16_22_reg[4][4] ,
    \pipe_16_22_reg[4][5] ,
    \pipe_16_22_reg[4][6] ,
    \pipe_16_22_reg[4][7] ,
    \pipe_16_22_reg[4][8] ,
    \pipe_16_22_reg[4][9] ,
    \pipe_16_22_reg[4][10] ,
    \pipe_16_22_reg[4][11] ,
    \pipe_16_22_reg[4][12] ,
    \pipe_16_22_reg[4][13] ,
    \pipe_16_22_reg[4][14] ,
    \pipe_16_22_reg[4][15] ,
    \pipe_16_22_reg[4][16] ,
    \pipe_16_22_reg[4][17] ,
    p,
    enmasterswitching,
    \latency_pipe_5_26_reg[0] ,
    op_mem_0_8_24,
    q,
    clk);
  output op_mem_0_8_24_reg;
  output [17:0]d;
  output \pipe_16_22_reg[4][0] ;
  output \pipe_16_22_reg[4][1] ;
  output \pipe_16_22_reg[4][2] ;
  output \pipe_16_22_reg[4][3] ;
  output \pipe_16_22_reg[4][4] ;
  output \pipe_16_22_reg[4][5] ;
  output \pipe_16_22_reg[4][6] ;
  output \pipe_16_22_reg[4][7] ;
  output \pipe_16_22_reg[4][8] ;
  output \pipe_16_22_reg[4][9] ;
  output \pipe_16_22_reg[4][10] ;
  output \pipe_16_22_reg[4][11] ;
  output \pipe_16_22_reg[4][12] ;
  output \pipe_16_22_reg[4][13] ;
  output \pipe_16_22_reg[4][14] ;
  output \pipe_16_22_reg[4][15] ;
  output \pipe_16_22_reg[4][16] ;
  output \pipe_16_22_reg[4][17] ;
  input [17:0]p;
  input enmasterswitching;
  input \latency_pipe_5_26_reg[0] ;
  input op_mem_0_8_24;
  input [17:0]q;
  input clk;

  wire allones_y_net;
  wire clk;
  wire [18:0]core_s;
  wire [17:0]d;
  wire enmasterswitching;
  wire \latency_pipe_5_26_reg[0] ;
  wire op_mem_0_8_24;
  wire op_mem_0_8_24_i_10_n_0;
  wire op_mem_0_8_24_i_11_n_0;
  wire op_mem_0_8_24_i_2_n_0;
  wire op_mem_0_8_24_i_4_n_0;
  wire op_mem_0_8_24_i_5_n_0;
  wire op_mem_0_8_24_i_6_n_0;
  wire op_mem_0_8_24_i_7_n_0;
  wire op_mem_0_8_24_i_8_n_0;
  wire op_mem_0_8_24_i_9_n_0;
  wire op_mem_0_8_24_reg;
  wire [17:0]p;
  wire \pipe_16_22_reg[4][0] ;
  wire \pipe_16_22_reg[4][10] ;
  wire \pipe_16_22_reg[4][11] ;
  wire \pipe_16_22_reg[4][12] ;
  wire \pipe_16_22_reg[4][13] ;
  wire \pipe_16_22_reg[4][14] ;
  wire \pipe_16_22_reg[4][15] ;
  wire \pipe_16_22_reg[4][16] ;
  wire \pipe_16_22_reg[4][17] ;
  wire \pipe_16_22_reg[4][1] ;
  wire \pipe_16_22_reg[4][2] ;
  wire \pipe_16_22_reg[4][3] ;
  wire \pipe_16_22_reg[4][4] ;
  wire \pipe_16_22_reg[4][5] ;
  wire \pipe_16_22_reg[4][6] ;
  wire \pipe_16_22_reg[4][7] ;
  wire \pipe_16_22_reg[4][8] ;
  wire \pipe_16_22_reg[4][9] ;
  wire [17:0]q;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i0,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({p[17],p}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S(core_s));
  LUT6 #(
    .INIT(64'hBBBFAAAA8880AAAA)) 
    op_mem_0_8_24_i_1
       (.I0(p[17]),
        .I1(enmasterswitching),
        .I2(op_mem_0_8_24_i_2_n_0),
        .I3(allones_y_net),
        .I4(\latency_pipe_5_26_reg[0] ),
        .I5(op_mem_0_8_24),
        .O(op_mem_0_8_24_reg));
  LUT6 #(
    .INIT(64'h0000FF800000FF00)) 
    op_mem_0_8_24_i_10
       (.I0(core_s[10]),
        .I1(core_s[9]),
        .I2(core_s[8]),
        .I3(core_s[17]),
        .I4(core_s[18]),
        .I5(core_s[7]),
        .O(op_mem_0_8_24_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000FF800000FF00)) 
    op_mem_0_8_24_i_11
       (.I0(core_s[14]),
        .I1(core_s[13]),
        .I2(core_s[12]),
        .I3(core_s[17]),
        .I4(core_s[18]),
        .I5(core_s[11]),
        .O(op_mem_0_8_24_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    op_mem_0_8_24_i_2
       (.I0(op_mem_0_8_24_i_4_n_0),
        .I1(op_mem_0_8_24_i_5_n_0),
        .I2(op_mem_0_8_24_i_6_n_0),
        .I3(d[16]),
        .I4(d[17]),
        .I5(op_mem_0_8_24_i_7_n_0),
        .O(op_mem_0_8_24_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    op_mem_0_8_24_i_3
       (.I0(op_mem_0_8_24_i_8_n_0),
        .I1(op_mem_0_8_24_i_9_n_0),
        .I2(op_mem_0_8_24_i_10_n_0),
        .I3(d[16]),
        .I4(d[17]),
        .I5(op_mem_0_8_24_i_11_n_0),
        .O(allones_y_net));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    op_mem_0_8_24_i_4
       (.I0(core_s[0]),
        .I1(core_s[2]),
        .I2(core_s[17]),
        .I3(core_s[18]),
        .I4(core_s[1]),
        .O(op_mem_0_8_24_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    op_mem_0_8_24_i_5
       (.I0(core_s[6]),
        .I1(core_s[5]),
        .I2(core_s[4]),
        .I3(core_s[17]),
        .I4(core_s[18]),
        .I5(core_s[3]),
        .O(op_mem_0_8_24_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    op_mem_0_8_24_i_6
       (.I0(core_s[10]),
        .I1(core_s[9]),
        .I2(core_s[8]),
        .I3(core_s[17]),
        .I4(core_s[18]),
        .I5(core_s[7]),
        .O(op_mem_0_8_24_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    op_mem_0_8_24_i_7
       (.I0(core_s[14]),
        .I1(core_s[13]),
        .I2(core_s[12]),
        .I3(core_s[17]),
        .I4(core_s[18]),
        .I5(core_s[11]),
        .O(op_mem_0_8_24_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    op_mem_0_8_24_i_8
       (.I0(core_s[17]),
        .I1(core_s[18]),
        .O(op_mem_0_8_24_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000FF800000FF00)) 
    op_mem_0_8_24_i_9
       (.I0(core_s[6]),
        .I1(core_s[5]),
        .I2(core_s[4]),
        .I3(core_s[17]),
        .I4(core_s[18]),
        .I5(core_s[3]),
        .O(op_mem_0_8_24_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hA8A8ABA8)) 
    \pipe_16_22_reg[3][0]_srl4_i_1 
       (.I0(q[0]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[17]),
        .I4(core_s[18]),
        .O(\pipe_16_22_reg[4][0] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][10]_srl4_i_1 
       (.I0(q[10]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[9]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][10] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][11]_srl4_i_1 
       (.I0(q[11]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[10]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][11] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][12]_srl4_i_1 
       (.I0(q[12]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[11]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][12] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][13]_srl4_i_1 
       (.I0(q[13]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[12]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][13] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][14]_srl4_i_1 
       (.I0(q[14]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[13]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][14] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][15]_srl4_i_1 
       (.I0(q[15]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[14]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][15] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][16]_srl4_i_1 
       (.I0(q[16]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[15]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][16] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][17]_srl4_i_1 
       (.I0(q[17]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[16]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][17] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][1]_srl4_i_1 
       (.I0(q[1]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[0]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][1] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][2]_srl4_i_1 
       (.I0(q[2]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[1]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][2] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][3]_srl4_i_1 
       (.I0(q[3]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[2]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][3] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][4]_srl4_i_1 
       (.I0(q[4]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[3]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][4] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][5]_srl4_i_1 
       (.I0(q[5]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[4]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][5] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][6]_srl4_i_1 
       (.I0(q[6]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[5]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][6] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][7]_srl4_i_1 
       (.I0(q[7]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[6]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][7] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][8]_srl4_i_1 
       (.I0(q[8]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[7]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][8] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8ABABABA8)) 
    \pipe_16_22_reg[3][9]_srl4_i_1 
       (.I0(q[9]),
        .I1(op_mem_0_8_24_i_2_n_0),
        .I2(allones_y_net),
        .I3(core_s[8]),
        .I4(core_s[17]),
        .I5(core_s[18]),
        .O(\pipe_16_22_reg[4][9] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_array[0].fde_used.u2_i_1__5 
       (.I0(core_s[17]),
        .I1(core_s[18]),
        .O(d[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[10].fde_used.u2_i_1 
       (.I0(core_s[9]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[11].fde_used.u2_i_1 
       (.I0(core_s[10]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[12].fde_used.u2_i_1__0 
       (.I0(core_s[11]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[13].fde_used.u2_i_1 
       (.I0(core_s[12]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[14].fde_used.u2_i_1 
       (.I0(core_s[13]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[15].fde_used.u2_i_1 
       (.I0(core_s[14]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[15]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[16].fde_used.u2_i_1__0 
       (.I0(core_s[15]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[16]));
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[17].fde_used.u2_i_1 
       (.I0(core_s[16]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[1].fde_used.u2_i_1 
       (.I0(core_s[0]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[2].fde_used.u2_i_1 
       (.I0(core_s[1]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[3].fde_used.u2_i_1 
       (.I0(core_s[2]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[4].fde_used.u2_i_1__0 
       (.I0(core_s[3]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[5].fde_used.u2_i_1 
       (.I0(core_s[4]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[6].fde_used.u2_i_1 
       (.I0(core_s[5]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[7].fde_used.u2_i_1 
       (.I0(core_s[6]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[8].fde_used.u2_i_1__0 
       (.I0(core_s[7]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reg_array[9].fde_used.u2_i_1 
       (.I0(core_s[8]),
        .I1(core_s[17]),
        .I2(core_s[18]),
        .O(d[9]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized5
   (S,
    b,
    ch1agc,
    op_mem_0_8_24_reg,
    clk,
    overridech);
  output [12:0]S;
  output [0:0]b;
  input [12:0]ch1agc;
  input [12:0]op_mem_0_8_24_reg;
  input clk;
  input overridech;

  wire [12:0]S;
  wire [0:0]b;
  wire [12:0]ch1agc;
  wire clk;
  wire [10:10]core_s;
  wire [12:0]op_mem_0_8_24_reg;
  wire overridech;

  LUT2 #(
    .INIT(4'hE)) 
    \comp1.core_instance1_i_4__1 
       (.I0(overridech),
        .I1(core_s),
        .O(b));
  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i2,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i2 \comp2.core_instance2 
       (.A({1'b0,ch1agc}),
        .B({1'b0,op_mem_0_8_24_reg}),
        .CE(1'b1),
        .CLK(clk),
        .S({S[12:10],core_s,S[9:0]}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized6
   (S,
    ch2agc,
    op_mem_0_8_24);
  output [12:0]S;
  input [12:0]ch2agc;
  input op_mem_0_8_24;

  wire [12:0]S;
  wire [12:0]ch2agc;
  wire op_mem_0_8_24;
  wire [13:13]\NLW_comp3.core_instance3_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i3,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i3 \comp3.core_instance3 
       (.A({1'b0,ch2agc}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op_mem_0_8_24,op_mem_0_8_24,op_mem_0_8_24,op_mem_0_8_24,1'b0,op_mem_0_8_24,op_mem_0_8_24}),
        .S({\NLW_comp3.core_instance3_S_UNCONNECTED [13],S}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsub" *) 
module complexphasedetector_0_complexphasedetector_xladdsub__parameterized7
   (S,
    B);
  output [17:0]S;
  input [17:0]B;

  wire [17:0]B;
  wire [17:0]S;
  wire [18:18]\NLW_comp4.core_instance4_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i5,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i5 \comp4.core_instance4 
       (.A({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .B({1'b0,B}),
        .S({\NLW_comp4.core_instance4_S_UNCONNECTED [18],S}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsubmode" *) 
module complexphasedetector_0_complexphasedetector_xladdsubmode
   (S,
    DI,
    reallock,
    reset,
    \latency_pipe_5_26_reg[0] ,
    in_x0,
    clk);
  output [14:0]S;
  output [0:0]DI;
  output [12:0]reallock;
  input reset;
  input [0:0]\latency_pipe_5_26_reg[0] ;
  input [1:0]in_x0;
  input clk;

  wire [0:0]DI;
  wire [14:0]S;
  wire clk;
  wire \comp1.core_instance1_i_10__0_n_0 ;
  wire \comp1.core_instance1_i_11__0_n_0 ;
  wire \comp1.core_instance1_i_12__0_n_0 ;
  wire \comp1.core_instance1_i_13__0_n_0 ;
  wire \comp1.core_instance1_i_1__0_n_0 ;
  wire \comp1.core_instance1_i_2__0_n_0 ;
  wire \comp1.core_instance1_i_3__0_n_0 ;
  wire \comp1.core_instance1_i_4__0_n_0 ;
  wire \comp1.core_instance1_i_5__0_n_0 ;
  wire \comp1.core_instance1_i_6__0_n_0 ;
  wire \comp1.core_instance1_i_7__0_n_0 ;
  wire \comp1.core_instance1_i_8__0_n_0 ;
  wire \comp1.core_instance1_i_9__0_n_0 ;
  wire [1:0]in_x0;
  wire [0:0]\latency_pipe_5_26_reg[0] ;
  wire [12:0]reallock;
  wire reset;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i8,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i8 \comp1.core_instance1 
       (.A({1'b0,1'b0,\comp1.core_instance1_i_1__0_n_0 ,\comp1.core_instance1_i_2__0_n_0 ,\comp1.core_instance1_i_3__0_n_0 ,\comp1.core_instance1_i_4__0_n_0 ,\comp1.core_instance1_i_5__0_n_0 ,\comp1.core_instance1_i_6__0_n_0 ,\comp1.core_instance1_i_7__0_n_0 ,\comp1.core_instance1_i_8__0_n_0 ,\comp1.core_instance1_i_9__0_n_0 ,\comp1.core_instance1_i_10__0_n_0 ,\comp1.core_instance1_i_11__0_n_0 ,\comp1.core_instance1_i_12__0_n_0 ,\comp1.core_instance1_i_13__0_n_0 }),
        .ADD(in_x0[0]),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in_x0}),
        .CE(1'b1),
        .CLK(clk),
        .S(S));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_10__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[3]),
        .I3(reset),
        .O(\comp1.core_instance1_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_11__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[2]),
        .I3(reset),
        .O(\comp1.core_instance1_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_12__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[1]),
        .I3(reset),
        .O(\comp1.core_instance1_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_13__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[0]),
        .I3(reset),
        .O(\comp1.core_instance1_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_1__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[12]),
        .I3(reset),
        .O(\comp1.core_instance1_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_2__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[11]),
        .I3(reset),
        .O(\comp1.core_instance1_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_3__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[10]),
        .I3(reset),
        .O(\comp1.core_instance1_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_4__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[9]),
        .I3(reset),
        .O(\comp1.core_instance1_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_5__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[8]),
        .I3(reset),
        .O(\comp1.core_instance1_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_6__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[7]),
        .I3(reset),
        .O(\comp1.core_instance1_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_7__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[6]),
        .I3(reset),
        .O(\comp1.core_instance1_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_8__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[5]),
        .I3(reset),
        .O(\comp1.core_instance1_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_9__0 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[4]),
        .I3(reset),
        .O(\comp1.core_instance1_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \latency_pipe_5_26[0]_i_5 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[12]),
        .I3(\latency_pipe_5_26_reg[0] ),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[0]_INST_0 
       (.I0(S[0]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[10]_INST_0 
       (.I0(S[10]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[11]_INST_0 
       (.I0(S[11]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[11]));
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[12]_INST_0 
       (.I0(S[12]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[1]_INST_0 
       (.I0(S[1]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[2]_INST_0 
       (.I0(S[2]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[3]_INST_0 
       (.I0(S[3]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[4]_INST_0 
       (.I0(S[4]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[5]_INST_0 
       (.I0(S[5]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[6]_INST_0 
       (.I0(S[6]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[7]_INST_0 
       (.I0(S[7]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[8]_INST_0 
       (.I0(S[8]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \reallock[9]_INST_0 
       (.I0(S[9]),
        .I1(S[13]),
        .I2(S[14]),
        .O(reallock[9]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsubmode" *) 
module complexphasedetector_0_complexphasedetector_xladdsubmode__parameterized0
   (S,
    lockthreshold,
    lockhysterisis,
    ADD);
  output [12:0]S;
  input [12:0]lockthreshold;
  input [12:0]lockhysterisis;
  input ADD;

  wire ADD;
  wire [12:0]S;
  wire [12:0]lockhysterisis;
  wire [12:0]lockthreshold;
  wire [14:13]\NLW_comp0.core_instance0_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i4,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i4 \comp0.core_instance0 
       (.A({1'b0,1'b0,lockthreshold}),
        .ADD(ADD),
        .B({1'b0,1'b0,lockhysterisis}),
        .S({\NLW_comp0.core_instance0_S_UNCONNECTED [14:13],S}));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xladdsubmode" *) 
module complexphasedetector_0_complexphasedetector_xladdsubmode__xdcDup__1
   (S,
    DI,
    B,
    clk,
    reset,
    \latency_pipe_5_26_reg[0] );
  output [14:0]S;
  output [0:0]DI;
  input [1:0]B;
  input clk;
  input reset;
  input [0:0]\latency_pipe_5_26_reg[0] ;

  wire [1:0]B;
  wire [0:0]DI;
  wire [14:0]S;
  wire clk;
  wire \comp1.core_instance1_i_10_n_0 ;
  wire \comp1.core_instance1_i_11_n_0 ;
  wire \comp1.core_instance1_i_12_n_0 ;
  wire \comp1.core_instance1_i_13_n_0 ;
  wire \comp1.core_instance1_i_1_n_0 ;
  wire \comp1.core_instance1_i_2_n_0 ;
  wire \comp1.core_instance1_i_3_n_0 ;
  wire \comp1.core_instance1_i_4_n_0 ;
  wire \comp1.core_instance1_i_5_n_0 ;
  wire \comp1.core_instance1_i_6_n_0 ;
  wire \comp1.core_instance1_i_7_n_0 ;
  wire \comp1.core_instance1_i_8_n_0 ;
  wire \comp1.core_instance1_i_9_n_0 ;
  wire [0:0]\latency_pipe_5_26_reg[0] ;
  wire reset;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_c_addsub_v12_0_i8,c_addsub_v12_0_10,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_10,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_c_addsub_v12_0_i8__xdcDup__1 \comp1.core_instance1 
       (.A({1'b0,1'b0,\comp1.core_instance1_i_1_n_0 ,\comp1.core_instance1_i_2_n_0 ,\comp1.core_instance1_i_3_n_0 ,\comp1.core_instance1_i_4_n_0 ,\comp1.core_instance1_i_5_n_0 ,\comp1.core_instance1_i_6_n_0 ,\comp1.core_instance1_i_7_n_0 ,\comp1.core_instance1_i_8_n_0 ,\comp1.core_instance1_i_9_n_0 ,\comp1.core_instance1_i_10_n_0 ,\comp1.core_instance1_i_11_n_0 ,\comp1.core_instance1_i_12_n_0 ,\comp1.core_instance1_i_13_n_0 }),
        .ADD(B[0]),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .CE(1'b1),
        .CLK(clk),
        .S(S));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_1 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[12]),
        .I3(reset),
        .O(\comp1.core_instance1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_10 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[3]),
        .I3(reset),
        .O(\comp1.core_instance1_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_11 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[2]),
        .I3(reset),
        .O(\comp1.core_instance1_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_12 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[1]),
        .I3(reset),
        .O(\comp1.core_instance1_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_13 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[0]),
        .I3(reset),
        .O(\comp1.core_instance1_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_2 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[11]),
        .I3(reset),
        .O(\comp1.core_instance1_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_3 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[10]),
        .I3(reset),
        .O(\comp1.core_instance1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_4 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[9]),
        .I3(reset),
        .O(\comp1.core_instance1_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_5 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[8]),
        .I3(reset),
        .O(\comp1.core_instance1_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_6 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[7]),
        .I3(reset),
        .O(\comp1.core_instance1_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_7 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[6]),
        .I3(reset),
        .O(\comp1.core_instance1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_8 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[5]),
        .I3(reset),
        .O(\comp1.core_instance1_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \comp1.core_instance1_i_9 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[4]),
        .I3(reset),
        .O(\comp1.core_instance1_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \latency_pipe_5_26[0]_i_12 
       (.I0(S[14]),
        .I1(S[13]),
        .I2(S[12]),
        .I3(\latency_pipe_5_26_reg[0] ),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlconvert" *) 
module complexphasedetector_0_complexphasedetector_xlconvert
   (s_axis_b_tdata,
    clk,
    d,
    \pipe_16_22_reg[0][0] ,
    p_1_in0_in,
    p_0_in,
    p_1_in,
    \pipe_16_22_reg[0][1] ,
    \pipe_16_22_reg[0][2] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][4] ,
    \pipe_16_22_reg[0][5] ,
    \pipe_16_22_reg[0][6] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][8] ,
    \pipe_16_22_reg[0][9] ,
    \pipe_16_22_reg[0][10] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][13] ,
    \pipe_16_22_reg[0][14] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] );
  output [17:0]s_axis_b_tdata;
  input clk;
  input [0:0]d;
  input \pipe_16_22_reg[0][0] ;
  input p_1_in0_in;
  input p_0_in;
  input p_1_in;
  input \pipe_16_22_reg[0][1] ;
  input \pipe_16_22_reg[0][2] ;
  input \pipe_16_22_reg[0][3] ;
  input \pipe_16_22_reg[0][4] ;
  input \pipe_16_22_reg[0][5] ;
  input \pipe_16_22_reg[0][6] ;
  input \pipe_16_22_reg[0][7] ;
  input \pipe_16_22_reg[0][8] ;
  input \pipe_16_22_reg[0][9] ;
  input \pipe_16_22_reg[0][10] ;
  input \pipe_16_22_reg[0][11] ;
  input \pipe_16_22_reg[0][12] ;
  input \pipe_16_22_reg[0][13] ;
  input \pipe_16_22_reg[0][14] ;
  input \pipe_16_22_reg[0][15] ;
  input \pipe_16_22_reg[0][16] ;

  wire clk;
  wire [0:0]d;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire \pipe_16_22_reg[0][0] ;
  wire \pipe_16_22_reg[0][10] ;
  wire \pipe_16_22_reg[0][11] ;
  wire \pipe_16_22_reg[0][12] ;
  wire \pipe_16_22_reg[0][13] ;
  wire \pipe_16_22_reg[0][14] ;
  wire \pipe_16_22_reg[0][15] ;
  wire \pipe_16_22_reg[0][16] ;
  wire \pipe_16_22_reg[0][1] ;
  wire \pipe_16_22_reg[0][2] ;
  wire \pipe_16_22_reg[0][3] ;
  wire \pipe_16_22_reg[0][4] ;
  wire \pipe_16_22_reg[0][5] ;
  wire \pipe_16_22_reg[0][6] ;
  wire \pipe_16_22_reg[0][7] ;
  wire \pipe_16_22_reg[0][8] ;
  wire \pipe_16_22_reg[0][9] ;
  wire [16:0]result;
  wire [17:0]s_axis_b_tdata;

  complexphasedetector_0_synth_reg__parameterized1_117 \latency_test.reg 
       (.clk(clk),
        .d({d,result}),
        .s_axis_b_tdata(s_axis_b_tdata));
  complexphasedetector_0_convert_func_call_complexphasedetector_xlconvert_118 \std_conversion_generate.convert 
       (.d(result),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_1_in0_in(p_1_in0_in),
        .\pipe_16_22_reg[0][0] (\pipe_16_22_reg[0][0] ),
        .\pipe_16_22_reg[0][10] (\pipe_16_22_reg[0][10] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][12] (\pipe_16_22_reg[0][12] ),
        .\pipe_16_22_reg[0][13] (\pipe_16_22_reg[0][13] ),
        .\pipe_16_22_reg[0][14] (\pipe_16_22_reg[0][14] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][1] (\pipe_16_22_reg[0][1] ),
        .\pipe_16_22_reg[0][20] (d),
        .\pipe_16_22_reg[0][2] (\pipe_16_22_reg[0][2] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][4] (\pipe_16_22_reg[0][4] ),
        .\pipe_16_22_reg[0][5] (\pipe_16_22_reg[0][5] ),
        .\pipe_16_22_reg[0][6] (\pipe_16_22_reg[0][6] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\pipe_16_22_reg[0][8] (\pipe_16_22_reg[0][8] ),
        .\pipe_16_22_reg[0][9] (\pipe_16_22_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlconvert" *) 
module complexphasedetector_0_complexphasedetector_xlconvert_61
   (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ,
    clk,
    d,
    \pipe_16_22_reg[0][0] ,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][18] ,
    \pipe_16_22_reg[0][1] ,
    \pipe_16_22_reg[0][2] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][4] ,
    \pipe_16_22_reg[0][5] ,
    \pipe_16_22_reg[0][6] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][8] ,
    \pipe_16_22_reg[0][9] ,
    \pipe_16_22_reg[0][10] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][13] ,
    \pipe_16_22_reg[0][14] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] );
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  output [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  output [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;
  input clk;
  input [0:0]d;
  input \pipe_16_22_reg[0][0] ;
  input \pipe_16_22_reg[0][19] ;
  input \pipe_16_22_reg[0][17] ;
  input \pipe_16_22_reg[0][18] ;
  input \pipe_16_22_reg[0][1] ;
  input \pipe_16_22_reg[0][2] ;
  input \pipe_16_22_reg[0][3] ;
  input \pipe_16_22_reg[0][4] ;
  input \pipe_16_22_reg[0][5] ;
  input \pipe_16_22_reg[0][6] ;
  input \pipe_16_22_reg[0][7] ;
  input \pipe_16_22_reg[0][8] ;
  input \pipe_16_22_reg[0][9] ;
  input \pipe_16_22_reg[0][10] ;
  input \pipe_16_22_reg[0][11] ;
  input \pipe_16_22_reg[0][12] ;
  input \pipe_16_22_reg[0][13] ;
  input \pipe_16_22_reg[0][14] ;
  input \pipe_16_22_reg[0][15] ;
  input \pipe_16_22_reg[0][16] ;

  wire clk;
  wire [0:0]d;
  wire \pipe_16_22_reg[0][0] ;
  wire \pipe_16_22_reg[0][10] ;
  wire \pipe_16_22_reg[0][11] ;
  wire \pipe_16_22_reg[0][12] ;
  wire \pipe_16_22_reg[0][13] ;
  wire \pipe_16_22_reg[0][14] ;
  wire \pipe_16_22_reg[0][15] ;
  wire \pipe_16_22_reg[0][16] ;
  wire \pipe_16_22_reg[0][17] ;
  wire \pipe_16_22_reg[0][18] ;
  wire \pipe_16_22_reg[0][19] ;
  wire \pipe_16_22_reg[0][1] ;
  wire \pipe_16_22_reg[0][2] ;
  wire \pipe_16_22_reg[0][3] ;
  wire \pipe_16_22_reg[0][4] ;
  wire \pipe_16_22_reg[0][5] ;
  wire \pipe_16_22_reg[0][6] ;
  wire \pipe_16_22_reg[0][7] ;
  wire \pipe_16_22_reg[0][8] ;
  wire \pipe_16_22_reg[0][9] ;
  wire [16:0]result;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  wire [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  wire [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;

  complexphasedetector_0_synth_reg__parameterized1 \latency_test.reg 
       (.clk(clk),
        .d({d,result}),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ));
  complexphasedetector_0_convert_func_call_complexphasedetector_xlconvert \std_conversion_generate.convert 
       (.d(result),
        .\pipe_16_22_reg[0][0] (\pipe_16_22_reg[0][0] ),
        .\pipe_16_22_reg[0][10] (\pipe_16_22_reg[0][10] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][12] (\pipe_16_22_reg[0][12] ),
        .\pipe_16_22_reg[0][13] (\pipe_16_22_reg[0][13] ),
        .\pipe_16_22_reg[0][14] (\pipe_16_22_reg[0][14] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][18] (\pipe_16_22_reg[0][18] ),
        .\pipe_16_22_reg[0][19] (\pipe_16_22_reg[0][19] ),
        .\pipe_16_22_reg[0][1] (\pipe_16_22_reg[0][1] ),
        .\pipe_16_22_reg[0][20] (d),
        .\pipe_16_22_reg[0][2] (\pipe_16_22_reg[0][2] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][4] (\pipe_16_22_reg[0][4] ),
        .\pipe_16_22_reg[0][5] (\pipe_16_22_reg[0][5] ),
        .\pipe_16_22_reg[0][6] (\pipe_16_22_reg[0][6] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\pipe_16_22_reg[0][8] (\pipe_16_22_reg[0][8] ),
        .\pipe_16_22_reg[0][9] (\pipe_16_22_reg[0][9] ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlconvert" *) 
module complexphasedetector_0_complexphasedetector_xlconvert__parameterized1
   (\minimagout[17] ,
    s_axis_b_tdata,
    d,
    clk);
  output [17:0]\minimagout[17] ;
  output [17:0]s_axis_b_tdata;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]\minimagout[17] ;
  wire [17:0]s_axis_b_tdata;

  complexphasedetector_0_synth_reg__parameterized30 \latency_test.reg 
       (.clk(clk),
        .d(d),
        .\minimagout[17] (\minimagout[17] ),
        .s_axis_b_tdata(s_axis_b_tdata));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlconvert" *) 
module complexphasedetector_0_complexphasedetector_xlconvert__parameterized2
   (dout,
    d,
    clk);
  output [17:0]dout;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]dout;

  complexphasedetector_0_synth_reg__parameterized32 \latency_test.reg 
       (.clk(clk),
        .d(d),
        .dout(dout));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay
   (q,
    \reg_array[20].fde_used.u2 ,
    clk);
  output [20:0]q;
  input [20:0]\reg_array[20].fde_used.u2 ;
  input clk;

  wire clk;
  wire [20:0]q;
  wire [20:0]\reg_array[20].fde_used.u2 ;

  complexphasedetector_0_synth_reg_62 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .q(q),
        .\reg_array[20].fde_used.u2 (\reg_array[20].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized0
   (\pipe_16_22_reg[0][20] ,
    q,
    clk);
  output [0:0]\pipe_16_22_reg[0][20] ;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire [0:0]q;

  complexphasedetector_0_synth_reg__parameterized3 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .\pipe_16_22_reg[0][20] (\pipe_16_22_reg[0][20] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized1
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  complexphasedetector_0_synth_reg__parameterized5 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized10
   (DI,
    S,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][17]_0 ,
    \pipe_16_22_reg[0][17]_1 ,
    \pipe_16_22_reg[0][17]_2 ,
    d,
    clk);
  output [0:0]DI;
  output [0:0]S;
  output [3:0]\pipe_16_22_reg[0][17] ;
  output [3:0]\pipe_16_22_reg[0][17]_0 ;
  output [3:0]\pipe_16_22_reg[0][17]_1 ;
  output [3:0]\pipe_16_22_reg[0][17]_2 ;
  input [17:0]d;
  input clk;

  wire [0:0]DI;
  wire [0:0]S;
  wire clk;
  wire [17:0]d;
  wire [3:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][17]_0 ;
  wire [3:0]\pipe_16_22_reg[0][17]_1 ;
  wire [3:0]\pipe_16_22_reg[0][17]_2 ;

  complexphasedetector_0_synth_reg__parameterized24 \srl_delay.synth_reg_srl_inst 
       (.DI(DI),
        .S(S),
        .clk(clk),
        .d(d),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][17]_0 (\pipe_16_22_reg[0][17]_0 ),
        .\pipe_16_22_reg[0][17]_1 (\pipe_16_22_reg[0][17]_1 ),
        .\pipe_16_22_reg[0][17]_2 (\pipe_16_22_reg[0][17]_2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized11
   (delay_q_net,
    S,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][18] ,
    logical_y_net,
    clk,
    \latency_pipe_5_26_reg[0] ,
    swprate);
  output delay_q_net;
  output [3:0]S;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [2:0]\pipe_16_22_reg[0][18] ;
  input logical_y_net;
  input clk;
  input \latency_pipe_5_26_reg[0] ;
  input [17:0]swprate;

  wire [3:0]S;
  wire clk;
  wire delay_q_net;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical_y_net;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [2:0]\pipe_16_22_reg[0][18] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [17:0]swprate;

  complexphasedetector_0_synth_reg__parameterized26 \srl_delay.synth_reg_srl_inst 
       (.S(S),
        .clk(clk),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .logical_y_net(logical_y_net),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][18] (\pipe_16_22_reg[0][18] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\reg_array[0].fde_used.u2 (delay_q_net),
        .swprate(swprate));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized12
   (fully_2_1_bit,
    q,
    dout,
    d,
    clk);
  output fully_2_1_bit;
  output [17:0]q;
  input [0:0]dout;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [0:0]dout;
  wire fully_2_1_bit;
  wire [17:0]q;

  complexphasedetector_0_synth_reg__parameterized34 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .d(d),
        .dout(dout),
        .fully_2_1_bit(fully_2_1_bit),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized13
   (q,
    ch1seldly,
    clk);
  output [0:0]q;
  input [0:0]ch1seldly;
  input clk;

  wire [0:0]ch1seldly;
  wire clk;
  wire [0:0]q;

  complexphasedetector_0_synth_reg__parameterized36 \srl_delay.synth_reg_srl_inst 
       (.ch1seldly(ch1seldly),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized14
   (q,
    d,
    clk);
  output [17:0]q;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]q;

  complexphasedetector_0_synth_reg__parameterized38 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized15
   (fully_2_1_bit,
    q,
    \reg_array[17].fde_used.u2 ,
    d,
    clk);
  output fully_2_1_bit;
  output [17:0]q;
  input [0:0]\reg_array[17].fde_used.u2 ;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire fully_2_1_bit;
  wire [17:0]q;
  wire [0:0]\reg_array[17].fde_used.u2 ;

  complexphasedetector_0_synth_reg__parameterized40 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .d(d),
        .fully_2_1_bit(fully_2_1_bit),
        .q(q),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized2
   (internal_s_69_5_addsub,
    q,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \pipe_16_22_reg[0][16] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    S,
    imagout,
    clk);
  output [17:0]internal_s_69_5_addsub;
  output [17:0]q;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output \op_mem_91_20_reg[0][3]_0 ;
  input [16:0]\pipe_16_22_reg[0][16] ;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [1:0]S;
  input [17:0]imagout;
  input clk;

  wire [1:0]S;
  wire clk;
  wire [17:0]imagout;
  wire [17:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [16:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [17:0]q;

  complexphasedetector_0_synth_reg__parameterized8 \srl_delay.synth_reg_srl_inst 
       (.S(S),
        .clk(clk),
        .imagout(imagout),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized3
   (S,
    q,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][17] ,
    realout,
    clk);
  output [3:0]S;
  output [0:0]q;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [17:0]realout;
  input clk;

  wire [3:0]S;
  wire clk;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]q;
  wire [17:0]realout;

  complexphasedetector_0_synth_reg__parameterized10 \srl_delay.synth_reg_srl_inst 
       (.S(S),
        .clk(clk),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q),
        .realout(realout));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized4
   (power,
    d,
    clk);
  output [17:0]power;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]power;

  complexphasedetector_0_synth_reg__parameterized12 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .d(d),
        .power(power));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized5
   (ch1seldly,
    ch1ismaster,
    clk);
  output [0:0]ch1seldly;
  input ch1ismaster;
  input clk;

  wire ch1ismaster;
  wire [0:0]ch1seldly;
  wire clk;

  complexphasedetector_0_synth_reg__parameterized14 \srl_delay.synth_reg_srl_inst 
       (.ch1ismaster(ch1ismaster),
        .ch1seldly(ch1seldly),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized6
   (internal_s_69_5_addsub,
    q,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    inverter_op_net,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][15]_0 ,
    \pipe_16_22_reg[0][16] ,
    S,
    m_axis_dout_tdata,
    clk);
  output [17:0]internal_s_69_5_addsub;
  output [17:0]q;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output inverter_op_net;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][3]_0 ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][7]_0 ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][11]_0 ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [3:0]\pipe_16_22_reg[0][15]_0 ;
  input [0:0]\pipe_16_22_reg[0][16] ;
  input [1:0]S;
  input [17:0]m_axis_dout_tdata;
  input clk;

  wire [1:0]S;
  wire clk;
  wire [17:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [17:0]m_axis_dout_tdata;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][3]_0 ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;
  wire [17:0]q;

  complexphasedetector_0_synth_reg__parameterized16 \srl_delay.synth_reg_srl_inst 
       (.S(S),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(inverter_op_net),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][11]_0 (\pipe_16_22_reg[0][11]_0 ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][15]_0 (\pipe_16_22_reg[0][15]_0 ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][3]_0 (\pipe_16_22_reg[0][3]_0 ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\pipe_16_22_reg[0][7]_0 (\pipe_16_22_reg[0][7]_0 ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized7
   (S,
    q,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][17] ,
    m_axis_dout_tdata,
    clk);
  output [3:0]S;
  output [0:0]q;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [17:0]m_axis_dout_tdata;
  input clk;

  wire [3:0]S;
  wire clk;
  wire [17:0]m_axis_dout_tdata;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]q;

  complexphasedetector_0_synth_reg__parameterized18 \srl_delay.synth_reg_srl_inst 
       (.S(S),
        .clk(clk),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized8
   (S,
    q,
    \pipe_16_22_reg[0][16] ,
    b,
    \reg_array[17].fde_used.u2 ,
    clk);
  output [0:0]S;
  output [0:0]q;
  output [0:0]\pipe_16_22_reg[0][16] ;
  input [1:0]b;
  input [0:0]\reg_array[17].fde_used.u2 ;
  input clk;

  wire [0:0]S;
  wire [1:0]b;
  wire clk;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [0:0]q;
  wire [0:0]\reg_array[17].fde_used.u2 ;

  complexphasedetector_0_synth_reg__parameterized20 \srl_delay.synth_reg_srl_inst 
       (.S(S),
        .b(b),
        .clk(clk),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .q(q),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xldelay" *) 
module complexphasedetector_0_complexphasedetector_xldelay__parameterized9
   (\pipe_16_22_reg[0][17] ,
    q,
    clk);
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [0:0]q;

  complexphasedetector_0_synth_reg__parameterized22 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult
   (P,
    \op_mem_91_20_reg[0][8] ,
    q,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_37_22_reg[0] ,
    \op_mem_37_22_reg[0]_0 ,
    \op_mem_37_22_reg[0]_1 ,
    \op_mem_37_22_reg[0]_2 ,
    \op_mem_37_22_reg[0]_3 ,
    \op_mem_37_22_reg[0]_4 ,
    \op_mem_37_22_reg[0]_5 ,
    \op_mem_37_22_reg[0]_6 ,
    S,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_37_22_reg[0]_7 ,
    \op_mem_37_22_reg[0]_8 ,
    \op_mem_91_20_reg[0][0] ,
    DI,
    clk,
    A,
    d);
  output [21:0]P;
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [20:0]q;
  output [0:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_37_22_reg[0] ;
  output [3:0]\op_mem_37_22_reg[0]_0 ;
  output [0:0]\op_mem_37_22_reg[0]_1 ;
  output [3:0]\op_mem_37_22_reg[0]_2 ;
  output [2:0]\op_mem_37_22_reg[0]_3 ;
  output [3:0]\op_mem_37_22_reg[0]_4 ;
  output [3:0]\op_mem_37_22_reg[0]_5 ;
  output [1:0]\op_mem_37_22_reg[0]_6 ;
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [2:0]\op_mem_37_22_reg[0]_7 ;
  output [1:0]\op_mem_37_22_reg[0]_8 ;
  output [0:0]\op_mem_91_20_reg[0][0] ;
  output [0:0]DI;
  input clk;
  input [17:0]A;
  input [19:0]d;

  wire [17:0]A;
  wire [0:0]DI;
  wire [21:0]P;
  wire [3:0]S;
  wire clk;
  wire [19:0]d;
  wire [3:0]\op_mem_37_22_reg[0] ;
  wire [3:0]\op_mem_37_22_reg[0]_0 ;
  wire [0:0]\op_mem_37_22_reg[0]_1 ;
  wire [3:0]\op_mem_37_22_reg[0]_2 ;
  wire [2:0]\op_mem_37_22_reg[0]_3 ;
  wire [3:0]\op_mem_37_22_reg[0]_4 ;
  wire [3:0]\op_mem_37_22_reg[0]_5 ;
  wire [1:0]\op_mem_37_22_reg[0]_6 ;
  wire [2:0]\op_mem_37_22_reg[0]_7 ;
  wire [1:0]\op_mem_37_22_reg[0]_8 ;
  wire [0:0]\op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [0:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [20:0]q;
  wire [13:0]\NLW_comp3.core_instance3_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i3,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i3 \comp3.core_instance3 
       (.A(A),
        .B({1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .P({P,\NLW_comp3.core_instance3_P_UNCONNECTED [13:0]}),
        .SCLR(1'b0));
  complexphasedetector_0_synth_reg \latency_gt_0.reg 
       (.DI(DI),
        .S(S),
        .clk(clk),
        .d({P[21],d}),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\op_mem_37_22_reg[0]_0 (\op_mem_37_22_reg[0]_0 ),
        .\op_mem_37_22_reg[0]_1 (\op_mem_37_22_reg[0]_1 ),
        .\op_mem_37_22_reg[0]_2 (\op_mem_37_22_reg[0]_2 ),
        .\op_mem_37_22_reg[0]_3 (\op_mem_37_22_reg[0]_3 ),
        .\op_mem_37_22_reg[0]_4 (\op_mem_37_22_reg[0]_4 ),
        .\op_mem_37_22_reg[0]_5 (\op_mem_37_22_reg[0]_5 ),
        .\op_mem_37_22_reg[0]_6 (\op_mem_37_22_reg[0]_6 ),
        .\op_mem_37_22_reg[0]_7 (\op_mem_37_22_reg[0]_7 ),
        .\op_mem_37_22_reg[0]_8 (\op_mem_37_22_reg[0]_8 ),
        .\op_mem_91_20_reg[0][0] (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][12] (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][16] (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][20] (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][8] (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8]_0 ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult__parameterized0
   (q,
    clk,
    lag_coef,
    S);
  output [21:0]q;
  input clk;
  input [17:0]lag_coef;
  input [25:0]S;

  wire [25:0]S;
  wire clk;
  wire [17:0]lag_coef;
  wire [21:0]q;
  wire [43:0]tmp_p;
  wire [42:37]\NLW_comp4.core_instance4_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i4,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i4 \comp4.core_instance4 
       (.A(lag_coef),
        .B(S),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  complexphasedetector_0_synth_reg__parameterized28 \latency_gt_0.reg 
       (.P({tmp_p[43],tmp_p[36:0]}),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult__parameterized1
   (q,
    d,
    clk,
    phase_detect,
    lead_coef,
    P);
  output [21:0]q;
  output [19:0]d;
  input clk;
  input [17:0]phase_detect;
  input [17:0]lead_coef;
  input [21:0]P;

  wire [21:0]P;
  wire clk;
  wire [19:0]d;
  wire [21:0]inp;
  wire inp_carry__0_n_0;
  wire inp_carry__0_n_1;
  wire inp_carry__0_n_2;
  wire inp_carry__0_n_3;
  wire inp_carry__1_n_0;
  wire inp_carry__1_n_1;
  wire inp_carry__1_n_2;
  wire inp_carry__1_n_3;
  wire inp_carry__2_n_0;
  wire inp_carry__2_n_1;
  wire inp_carry__2_n_2;
  wire inp_carry__2_n_3;
  wire inp_carry__3_n_0;
  wire inp_carry__3_n_1;
  wire inp_carry__3_n_2;
  wire inp_carry__3_n_3;
  wire inp_carry__4_n_3;
  wire inp_carry_n_0;
  wire inp_carry_n_1;
  wire inp_carry_n_2;
  wire inp_carry_n_3;
  wire \latency_gt_0.reg_n_0 ;
  wire \latency_gt_0.reg_n_1 ;
  wire \latency_gt_0.reg_n_10 ;
  wire \latency_gt_0.reg_n_11 ;
  wire \latency_gt_0.reg_n_12 ;
  wire \latency_gt_0.reg_n_13 ;
  wire \latency_gt_0.reg_n_14 ;
  wire \latency_gt_0.reg_n_15 ;
  wire \latency_gt_0.reg_n_16 ;
  wire \latency_gt_0.reg_n_17 ;
  wire \latency_gt_0.reg_n_18 ;
  wire \latency_gt_0.reg_n_19 ;
  wire \latency_gt_0.reg_n_2 ;
  wire \latency_gt_0.reg_n_20 ;
  wire \latency_gt_0.reg_n_3 ;
  wire \latency_gt_0.reg_n_4 ;
  wire \latency_gt_0.reg_n_5 ;
  wire \latency_gt_0.reg_n_6 ;
  wire \latency_gt_0.reg_n_7 ;
  wire \latency_gt_0.reg_n_8 ;
  wire \latency_gt_0.reg_n_9 ;
  wire [17:0]lead_coef;
  wire [17:0]phase_detect;
  wire [21:0]q;
  wire [35:0]tmp_p;
  wire [3:1]NLW_inp_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_inp_carry__4_O_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i0,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(phase_detect),
        .B(lead_coef),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  CARRY4 inp_carry
       (.CI(1'b0),
        .CO({inp_carry_n_0,inp_carry_n_1,inp_carry_n_2,inp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_p[15]}),
        .O(inp[3:0]),
        .S({\latency_gt_0.reg_n_0 ,\latency_gt_0.reg_n_1 ,\latency_gt_0.reg_n_2 ,\latency_gt_0.reg_n_3 }));
  CARRY4 inp_carry__0
       (.CI(inp_carry_n_0),
        .CO({inp_carry__0_n_0,inp_carry__0_n_1,inp_carry__0_n_2,inp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S({\latency_gt_0.reg_n_4 ,\latency_gt_0.reg_n_5 ,\latency_gt_0.reg_n_6 ,\latency_gt_0.reg_n_7 }));
  CARRY4 inp_carry__1
       (.CI(inp_carry__0_n_0),
        .CO({inp_carry__1_n_0,inp_carry__1_n_1,inp_carry__1_n_2,inp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S({\latency_gt_0.reg_n_8 ,\latency_gt_0.reg_n_9 ,\latency_gt_0.reg_n_10 ,\latency_gt_0.reg_n_11 }));
  CARRY4 inp_carry__2
       (.CI(inp_carry__1_n_0),
        .CO({inp_carry__2_n_0,inp_carry__2_n_1,inp_carry__2_n_2,inp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S({\latency_gt_0.reg_n_12 ,\latency_gt_0.reg_n_13 ,\latency_gt_0.reg_n_14 ,\latency_gt_0.reg_n_15 }));
  CARRY4 inp_carry__3
       (.CI(inp_carry__2_n_0),
        .CO({inp_carry__3_n_0,inp_carry__3_n_1,inp_carry__3_n_2,inp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[19:16]),
        .S({\latency_gt_0.reg_n_16 ,\latency_gt_0.reg_n_17 ,\latency_gt_0.reg_n_18 ,\latency_gt_0.reg_n_19 }));
  CARRY4 inp_carry__4
       (.CI(inp_carry__3_n_0),
        .CO({NLW_inp_carry__4_CO_UNCONNECTED[3:1],inp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({NLW_inp_carry__4_O_UNCONNECTED[3:2],inp[21:20]}),
        .S({1'b0,1'b0,1'b1,\latency_gt_0.reg_n_20 }));
  complexphasedetector_0_synth_reg__parameterized42 \latency_gt_0.reg 
       (.P(tmp_p),
        .S({\latency_gt_0.reg_n_0 ,\latency_gt_0.reg_n_1 ,\latency_gt_0.reg_n_2 ,\latency_gt_0.reg_n_3 }),
        .clk(clk),
        .d(inp),
        .q(q),
        .\reg_array[11].fde_used.u2 ({\latency_gt_0.reg_n_8 ,\latency_gt_0.reg_n_9 ,\latency_gt_0.reg_n_10 ,\latency_gt_0.reg_n_11 }),
        .\reg_array[15].fde_used.u2 ({\latency_gt_0.reg_n_12 ,\latency_gt_0.reg_n_13 ,\latency_gt_0.reg_n_14 ,\latency_gt_0.reg_n_15 }),
        .\reg_array[19].fde_used.u2 ({\latency_gt_0.reg_n_16 ,\latency_gt_0.reg_n_17 ,\latency_gt_0.reg_n_18 ,\latency_gt_0.reg_n_19 }),
        .\reg_array[21].fde_used.u2 (\latency_gt_0.reg_n_20 ),
        .\reg_array[7].fde_used.u2 ({\latency_gt_0.reg_n_4 ,\latency_gt_0.reg_n_5 ,\latency_gt_0.reg_n_6 ,\latency_gt_0.reg_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[0].fde_used.u2_i_1 
       (.I0(P[0]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[10].fde_used.u2_i_1 
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[11].fde_used.u2_i_1 
       (.I0(P[11]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[12].fde_used.u2_i_1 
       (.I0(P[12]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[13].fde_used.u2_i_1 
       (.I0(P[13]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[14].fde_used.u2_i_1 
       (.I0(P[14]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[15].fde_used.u2_i_1 
       (.I0(P[15]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[16].fde_used.u2_i_1 
       (.I0(P[16]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[17].fde_used.u2_i_1 
       (.I0(P[17]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[17]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[18].fde_used.u2_i_1 
       (.I0(P[18]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[19].fde_used.u2_i_1 
       (.I0(P[19]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[1].fde_used.u2_i_1 
       (.I0(P[1]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[2].fde_used.u2_i_1 
       (.I0(P[2]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[3].fde_used.u2_i_1 
       (.I0(P[3]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[4].fde_used.u2_i_1 
       (.I0(P[4]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[5].fde_used.u2_i_1 
       (.I0(P[5]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[6].fde_used.u2_i_1 
       (.I0(P[6]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[7].fde_used.u2_i_1 
       (.I0(P[7]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[8].fde_used.u2_i_1 
       (.I0(P[8]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \reg_array[9].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[20]),
        .I2(P[21]),
        .O(d[9]));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult__parameterized2
   (q,
    clk,
    db_range,
    b);
  output [17:0]q;
  input clk;
  input [15:0]db_range;
  input [13:0]b;

  wire [13:0]b;
  wire clk;
  wire [15:0]db_range;
  wire [17:0]q;
  wire [29:5]tmp_p;
  wire [4:0]\NLW_comp1.core_instance1_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i1,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i1 \comp1.core_instance1 
       (.A(db_range),
        .B(b),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,\NLW_comp1.core_instance1_P_UNCONNECTED [4:0]}),
        .SCLR(1'b0));
  complexphasedetector_0_synth_reg__parameterized44 \latency_gt_0.reg 
       (.P(tmp_p),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult__parameterized3
   (q,
    clk,
    s_axis_a_tdata,
    gainoutmax);
  output [17:0]q;
  input clk;
  input [17:0]s_axis_a_tdata;
  input [17:0]gainoutmax;

  wire clk;
  wire [17:0]gainoutmax;
  wire [17:0]q;
  wire [17:0]s_axis_a_tdata;
  wire [35:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2__xdcDup__1 \comp2.core_instance2 
       (.A(s_axis_a_tdata),
        .B(gainoutmax),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  complexphasedetector_0_synth_reg__parameterized46 \latency_gt_0.reg 
       (.P(tmp_p),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult__parameterized4
   (q,
    clk,
    s_axis_a_tdata,
    gainoutmax);
  output [17:0]q;
  input clk;
  input [17:0]s_axis_a_tdata;
  input [17:0]gainoutmax;

  wire clk;
  wire [17:0]gainoutmax;
  wire [17:0]q;
  wire [17:0]s_axis_a_tdata;
  wire [35:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2__xdcDup__2 \comp2.core_instance2 
       (.A(s_axis_a_tdata),
        .B(gainoutmax),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  complexphasedetector_0_synth_reg__parameterized48 \latency_gt_0.reg 
       (.P(tmp_p),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult__parameterized5
   (q,
    clk,
    dout,
    gainoutmin);
  output [17:0]q;
  input clk;
  input [17:0]dout;
  input [17:0]gainoutmin;

  wire clk;
  wire [17:0]dout;
  wire [17:0]gainoutmin;
  wire [17:0]q;
  wire [35:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2__xdcDup__3 \comp2.core_instance2 
       (.A(dout),
        .B(gainoutmin),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  complexphasedetector_0_synth_reg__parameterized50 \latency_gt_0.reg 
       (.P(tmp_p),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "complexphasedetector_xlmult" *) 
module complexphasedetector_0_complexphasedetector_xlmult__parameterized6
   (q,
    clk,
    \reg_array[17].fde_used.u2 ,
    gainoutmin);
  output [17:0]q;
  input clk;
  input [17:0]\reg_array[17].fde_used.u2 ;
  input [17:0]gainoutmin;

  wire clk;
  wire [17:0]gainoutmin;
  wire [17:0]q;
  wire [17:0]\reg_array[17].fde_used.u2 ;
  wire [35:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_mult_gen_v12_0_i2,mult_gen_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_mult_gen_v12_0_i2 \comp2.core_instance2 
       (.A(\reg_array[17].fde_used.u2 ),
        .B(gainoutmin),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  complexphasedetector_0_synth_reg__parameterized52 \latency_gt_0.reg 
       (.P(tmp_p),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "convert_func_call_complexphasedetector_xlconvert" *) 
module complexphasedetector_0_convert_func_call_complexphasedetector_xlconvert
   (d,
    \pipe_16_22_reg[0][0] ,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][20] ,
    \pipe_16_22_reg[0][18] ,
    \pipe_16_22_reg[0][1] ,
    \pipe_16_22_reg[0][2] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][4] ,
    \pipe_16_22_reg[0][5] ,
    \pipe_16_22_reg[0][6] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][8] ,
    \pipe_16_22_reg[0][9] ,
    \pipe_16_22_reg[0][10] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][13] ,
    \pipe_16_22_reg[0][14] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] );
  output [16:0]d;
  input \pipe_16_22_reg[0][0] ;
  input \pipe_16_22_reg[0][19] ;
  input \pipe_16_22_reg[0][17] ;
  input [0:0]\pipe_16_22_reg[0][20] ;
  input \pipe_16_22_reg[0][18] ;
  input \pipe_16_22_reg[0][1] ;
  input \pipe_16_22_reg[0][2] ;
  input \pipe_16_22_reg[0][3] ;
  input \pipe_16_22_reg[0][4] ;
  input \pipe_16_22_reg[0][5] ;
  input \pipe_16_22_reg[0][6] ;
  input \pipe_16_22_reg[0][7] ;
  input \pipe_16_22_reg[0][8] ;
  input \pipe_16_22_reg[0][9] ;
  input \pipe_16_22_reg[0][10] ;
  input \pipe_16_22_reg[0][11] ;
  input \pipe_16_22_reg[0][12] ;
  input \pipe_16_22_reg[0][13] ;
  input \pipe_16_22_reg[0][14] ;
  input \pipe_16_22_reg[0][15] ;
  input \pipe_16_22_reg[0][16] ;

  wire [16:0]d;
  wire \pipe_16_22_reg[0][0] ;
  wire \pipe_16_22_reg[0][10] ;
  wire \pipe_16_22_reg[0][11] ;
  wire \pipe_16_22_reg[0][12] ;
  wire \pipe_16_22_reg[0][13] ;
  wire \pipe_16_22_reg[0][14] ;
  wire \pipe_16_22_reg[0][15] ;
  wire \pipe_16_22_reg[0][16] ;
  wire \pipe_16_22_reg[0][17] ;
  wire \pipe_16_22_reg[0][18] ;
  wire \pipe_16_22_reg[0][19] ;
  wire \pipe_16_22_reg[0][1] ;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][2] ;
  wire \pipe_16_22_reg[0][3] ;
  wire \pipe_16_22_reg[0][4] ;
  wire \pipe_16_22_reg[0][5] ;
  wire \pipe_16_22_reg[0][6] ;
  wire \pipe_16_22_reg[0][7] ;
  wire \pipe_16_22_reg[0][8] ;
  wire \pipe_16_22_reg[0][9] ;

  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[0].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][0] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[0]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[10].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][10] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[10]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[11].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][11] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[11]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[12].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][12] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[12]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[13].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][13] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[13]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[14].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][14] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[14]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[15].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][15] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[15]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[16].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][16] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[16]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[1].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][1] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[1]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[2].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][2] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[2]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[3].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][3] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[3]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[4].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][4] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[5].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][5] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[5]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[6].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][6] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[6]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[7].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][7] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[7]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[8].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][8] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[8]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[9].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][9] ),
        .I1(\pipe_16_22_reg[0][19] ),
        .I2(\pipe_16_22_reg[0][17] ),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(\pipe_16_22_reg[0][18] ),
        .O(d[9]));
endmodule

(* ORIG_REF_NAME = "convert_func_call_complexphasedetector_xlconvert" *) 
module complexphasedetector_0_convert_func_call_complexphasedetector_xlconvert_118
   (d,
    \pipe_16_22_reg[0][0] ,
    p_1_in0_in,
    p_0_in,
    \pipe_16_22_reg[0][20] ,
    p_1_in,
    \pipe_16_22_reg[0][1] ,
    \pipe_16_22_reg[0][2] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][4] ,
    \pipe_16_22_reg[0][5] ,
    \pipe_16_22_reg[0][6] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][8] ,
    \pipe_16_22_reg[0][9] ,
    \pipe_16_22_reg[0][10] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][13] ,
    \pipe_16_22_reg[0][14] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] );
  output [16:0]d;
  input \pipe_16_22_reg[0][0] ;
  input p_1_in0_in;
  input p_0_in;
  input [0:0]\pipe_16_22_reg[0][20] ;
  input p_1_in;
  input \pipe_16_22_reg[0][1] ;
  input \pipe_16_22_reg[0][2] ;
  input \pipe_16_22_reg[0][3] ;
  input \pipe_16_22_reg[0][4] ;
  input \pipe_16_22_reg[0][5] ;
  input \pipe_16_22_reg[0][6] ;
  input \pipe_16_22_reg[0][7] ;
  input \pipe_16_22_reg[0][8] ;
  input \pipe_16_22_reg[0][9] ;
  input \pipe_16_22_reg[0][10] ;
  input \pipe_16_22_reg[0][11] ;
  input \pipe_16_22_reg[0][12] ;
  input \pipe_16_22_reg[0][13] ;
  input \pipe_16_22_reg[0][14] ;
  input \pipe_16_22_reg[0][15] ;
  input \pipe_16_22_reg[0][16] ;

  wire [16:0]d;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire \pipe_16_22_reg[0][0] ;
  wire \pipe_16_22_reg[0][10] ;
  wire \pipe_16_22_reg[0][11] ;
  wire \pipe_16_22_reg[0][12] ;
  wire \pipe_16_22_reg[0][13] ;
  wire \pipe_16_22_reg[0][14] ;
  wire \pipe_16_22_reg[0][15] ;
  wire \pipe_16_22_reg[0][16] ;
  wire \pipe_16_22_reg[0][1] ;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][2] ;
  wire \pipe_16_22_reg[0][3] ;
  wire \pipe_16_22_reg[0][4] ;
  wire \pipe_16_22_reg[0][5] ;
  wire \pipe_16_22_reg[0][6] ;
  wire \pipe_16_22_reg[0][7] ;
  wire \pipe_16_22_reg[0][8] ;
  wire \pipe_16_22_reg[0][9] ;

  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[0].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][0] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[0]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[10].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][10] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[10]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[11].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][11] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[11]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[12].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][12] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[12]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[13].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][13] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[13]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[14].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][14] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[14]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[15].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][15] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[15]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[16].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][16] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[16]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[1].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][1] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[1]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[2].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][2] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[2]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[3].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][3] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[3]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[4].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][4] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[5].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][5] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[5]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[6].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][6] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[6]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[7].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][7] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[7]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[8].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][8] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[8]));
  LUT5 #(
    .INIT(32'h80FF00FE)) 
    \reg_array[9].fde_used.u2_i_1 
       (.I0(\pipe_16_22_reg[0][9] ),
        .I1(p_1_in0_in),
        .I2(p_0_in),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(p_1_in),
        .O(d[9]));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e
   (\op_mem_91_20_reg[0][8] ,
    q,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_37_22_reg[0] ,
    \op_mem_37_22_reg[0]_0 ,
    \op_mem_37_22_reg[0]_1 ,
    \op_mem_37_22_reg[0]_2 ,
    \op_mem_37_22_reg[0]_3 ,
    \op_mem_37_22_reg[0]_4 ,
    \op_mem_37_22_reg[0]_5 ,
    \op_mem_37_22_reg[0]_6 ,
    S,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_37_22_reg[0]_7 ,
    \op_mem_37_22_reg[0]_8 ,
    \op_mem_91_20_reg[0][0] ,
    DI,
    d,
    clk);
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [20:0]q;
  output [0:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_37_22_reg[0] ;
  output [3:0]\op_mem_37_22_reg[0]_0 ;
  output [0:0]\op_mem_37_22_reg[0]_1 ;
  output [3:0]\op_mem_37_22_reg[0]_2 ;
  output [2:0]\op_mem_37_22_reg[0]_3 ;
  output [3:0]\op_mem_37_22_reg[0]_4 ;
  output [3:0]\op_mem_37_22_reg[0]_5 ;
  output [1:0]\op_mem_37_22_reg[0]_6 ;
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [2:0]\op_mem_37_22_reg[0]_7 ;
  output [1:0]\op_mem_37_22_reg[0]_8 ;
  output [0:0]\op_mem_91_20_reg[0][0] ;
  output [0:0]DI;
  input [20:0]d;
  input clk;

  wire [0:0]DI;
  wire [3:0]S;
  wire clk;
  wire [20:0]d;
  wire [3:0]\op_mem_37_22_reg[0] ;
  wire [3:0]\op_mem_37_22_reg[0]_0 ;
  wire [0:0]\op_mem_37_22_reg[0]_1 ;
  wire [3:0]\op_mem_37_22_reg[0]_2 ;
  wire [2:0]\op_mem_37_22_reg[0]_3 ;
  wire [3:0]\op_mem_37_22_reg[0]_4 ;
  wire [3:0]\op_mem_37_22_reg[0]_5 ;
  wire [1:0]\op_mem_37_22_reg[0]_6 ;
  wire [2:0]\op_mem_37_22_reg[0]_7 ;
  wire [1:0]\op_mem_37_22_reg[0]_8 ;
  wire [0:0]\op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [0:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [20:0]q;

  LUT4 #(
    .INIT(16'h0880)) 
    i___3_carry__0_i_1
       (.I0(q[5]),
        .I1(q[6]),
        .I2(q[20]),
        .I3(q[7]),
        .O(\op_mem_91_20_reg[0][8]_0 ));
  LUT5 #(
    .INIT(32'hF087870F)) 
    i___3_carry__0_i_2
       (.I0(q[6]),
        .I1(q[5]),
        .I2(q[8]),
        .I3(q[20]),
        .I4(q[7]),
        .O(\op_mem_91_20_reg[0][8] [3]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___3_carry__0_i_3
       (.I0(q[5]),
        .I1(q[6]),
        .I2(q[20]),
        .I3(q[7]),
        .O(\op_mem_91_20_reg[0][8] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___3_carry__0_i_4
       (.I0(q[5]),
        .I1(q[6]),
        .O(\op_mem_91_20_reg[0][8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___3_carry__0_i_5
       (.I0(q[4]),
        .I1(q[5]),
        .O(\op_mem_91_20_reg[0][8] [0]));
  LUT3 #(
    .INIT(8'h2C)) 
    i___3_carry__1_i_1
       (.I0(q[10]),
        .I1(q[20]),
        .I2(q[11]),
        .O(\op_mem_91_20_reg[0][12] [3]));
  LUT3 #(
    .INIT(8'h83)) 
    i___3_carry__1_i_2
       (.I0(q[9]),
        .I1(q[20]),
        .I2(q[10]),
        .O(\op_mem_91_20_reg[0][12] [2]));
  LUT3 #(
    .INIT(8'h38)) 
    i___3_carry__1_i_3
       (.I0(q[8]),
        .I1(q[20]),
        .I2(q[9]),
        .O(\op_mem_91_20_reg[0][12] [1]));
  LUT3 #(
    .INIT(8'h38)) 
    i___3_carry__1_i_4
       (.I0(q[7]),
        .I1(q[20]),
        .I2(q[8]),
        .O(\op_mem_91_20_reg[0][12] [0]));
  LUT4 #(
    .INIT(16'hC9C3)) 
    i___3_carry__1_i_5
       (.I0(q[10]),
        .I1(q[12]),
        .I2(q[20]),
        .I3(q[11]),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT4 #(
    .INIT(16'h63C3)) 
    i___3_carry__1_i_6
       (.I0(q[9]),
        .I1(q[11]),
        .I2(q[20]),
        .I3(q[10]),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT4 #(
    .INIT(16'h336C)) 
    i___3_carry__1_i_7
       (.I0(q[8]),
        .I1(q[10]),
        .I2(q[20]),
        .I3(q[9]),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___3_carry__1_i_8
       (.I0(q[7]),
        .I1(q[9]),
        .I2(q[20]),
        .I3(q[8]),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___3_carry__2_i_1
       (.I0(q[14]),
        .I1(q[20]),
        .I2(q[15]),
        .O(\op_mem_91_20_reg[0][16] [3]));
  LUT3 #(
    .INIT(8'h2C)) 
    i___3_carry__2_i_2
       (.I0(q[13]),
        .I1(q[20]),
        .I2(q[14]),
        .O(\op_mem_91_20_reg[0][16] [2]));
  LUT3 #(
    .INIT(8'h83)) 
    i___3_carry__2_i_3
       (.I0(q[12]),
        .I1(q[20]),
        .I2(q[13]),
        .O(\op_mem_91_20_reg[0][16] [1]));
  LUT3 #(
    .INIT(8'h38)) 
    i___3_carry__2_i_4
       (.I0(q[11]),
        .I1(q[20]),
        .I2(q[12]),
        .O(\op_mem_91_20_reg[0][16] [0]));
  LUT4 #(
    .INIT(16'h336C)) 
    i___3_carry__2_i_5
       (.I0(q[14]),
        .I1(q[16]),
        .I2(q[20]),
        .I3(q[15]),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hC9C3)) 
    i___3_carry__2_i_6
       (.I0(q[13]),
        .I1(q[15]),
        .I2(q[20]),
        .I3(q[14]),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'h63C3)) 
    i___3_carry__2_i_7
       (.I0(q[12]),
        .I1(q[14]),
        .I2(q[20]),
        .I3(q[13]),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'h336C)) 
    i___3_carry__2_i_8
       (.I0(q[11]),
        .I1(q[13]),
        .I2(q[20]),
        .I3(q[12]),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT3 #(
    .INIT(8'hD5)) 
    i___3_carry__3_i_1
       (.I0(q[20]),
        .I1(q[16]),
        .I2(q[15]),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT4 #(
    .INIT(16'hF78F)) 
    i___3_carry__3_i_2
       (.I0(q[18]),
        .I1(q[17]),
        .I2(q[20]),
        .I3(q[19]),
        .O(\op_mem_91_20_reg[0][20] [3]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___3_carry__3_i_3
       (.I0(q[17]),
        .I1(q[18]),
        .I2(q[20]),
        .I3(q[19]),
        .O(\op_mem_91_20_reg[0][20] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___3_carry__3_i_4
       (.I0(q[17]),
        .I1(q[18]),
        .O(\op_mem_91_20_reg[0][20] [1]));
  LUT4 #(
    .INIT(16'h8F70)) 
    i___3_carry__3_i_5
       (.I0(q[15]),
        .I1(q[16]),
        .I2(q[20]),
        .I3(q[17]),
        .O(\op_mem_91_20_reg[0][20] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i___3_carry_i_1
       (.I0(q[20]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    i___3_carry_i_2
       (.I0(q[3]),
        .I1(q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___3_carry_i_3
       (.I0(q[2]),
        .I1(q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___3_carry_i_4
       (.I0(q[20]),
        .I1(q[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___3_carry_i_5
       (.I0(q[20]),
        .I1(q[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][0]_i_1__2 
       (.I0(q[0]),
        .O(\op_mem_91_20_reg[0][0] ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    result_16_3_rel_carry__0_i_1__0
       (.I0(q[14]),
        .I1(q[15]),
        .O(\op_mem_37_22_reg[0]_4 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    result_16_3_rel_carry__0_i_2__0
       (.I0(q[12]),
        .I1(q[13]),
        .O(\op_mem_37_22_reg[0]_4 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    result_16_3_rel_carry__0_i_3
       (.I0(q[11]),
        .O(\op_mem_37_22_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h7)) 
    result_16_3_rel_carry__0_i_4__0
       (.I0(q[8]),
        .I1(q[9]),
        .O(\op_mem_37_22_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    result_16_3_rel_carry__0_i_5
       (.I0(q[14]),
        .I1(q[15]),
        .O(\op_mem_37_22_reg[0] [3]));
  LUT2 #(
    .INIT(4'h2)) 
    result_16_3_rel_carry__0_i_6__0
       (.I0(q[12]),
        .I1(q[13]),
        .O(\op_mem_37_22_reg[0] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    result_16_3_rel_carry__0_i_7__0
       (.I0(q[11]),
        .I1(q[10]),
        .O(\op_mem_37_22_reg[0] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    result_16_3_rel_carry__0_i_8
       (.I0(q[8]),
        .I1(q[9]),
        .O(\op_mem_37_22_reg[0] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    result_16_3_rel_carry__1_i_1__0
       (.I0(q[18]),
        .I1(q[19]),
        .O(\op_mem_37_22_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    result_16_3_rel_carry__1_i_2__0
       (.I0(q[20]),
        .O(\op_mem_37_22_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    result_16_3_rel_carry__1_i_3
       (.I0(q[18]),
        .I1(q[19]),
        .O(\op_mem_37_22_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_16_3_rel_carry__1_i_4
       (.I0(q[16]),
        .I1(q[17]),
        .O(\op_mem_37_22_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    result_16_3_rel_carry_i_1__0
       (.I0(q[6]),
        .I1(q[7]),
        .O(\op_mem_37_22_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_16_3_rel_carry_i_2__0
       (.I0(q[0]),
        .I1(q[1]),
        .O(\op_mem_37_22_reg[0]_6 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    result_16_3_rel_carry_i_3
       (.I0(q[6]),
        .I1(q[7]),
        .O(\op_mem_37_22_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    result_16_3_rel_carry_i_4
       (.I0(q[4]),
        .I1(q[5]),
        .O(\op_mem_37_22_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    result_16_3_rel_carry_i_5__0
       (.I0(q[2]),
        .I1(q[3]),
        .O(\op_mem_37_22_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    result_16_3_rel_carry_i_6__0
       (.I0(q[0]),
        .I1(q[1]),
        .O(\op_mem_37_22_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_1
       (.I0(q[18]),
        .I1(q[19]),
        .O(\op_mem_37_22_reg[0]_8 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_2
       (.I0(q[14]),
        .I1(q[15]),
        .O(\op_mem_37_22_reg[0]_8 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    result_18_3_rel_carry__0_i_3
       (.I0(q[20]),
        .O(\op_mem_37_22_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_4__1
       (.I0(q[18]),
        .I1(q[19]),
        .O(\op_mem_37_22_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    result_18_3_rel_carry__0_i_5
       (.I0(q[16]),
        .I1(q[17]),
        .O(\op_mem_37_22_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_6
       (.I0(q[14]),
        .I1(q[15]),
        .O(\op_mem_37_22_reg[0]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    result_18_3_rel_carry_i_1
       (.I0(q[12]),
        .I1(q[13]),
        .O(\op_mem_37_22_reg[0]_7 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_2
       (.I0(q[8]),
        .I1(q[9]),
        .O(\op_mem_37_22_reg[0]_7 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_3
       (.I0(q[6]),
        .I1(q[7]),
        .O(\op_mem_37_22_reg[0]_7 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    result_18_3_rel_carry_i_4__1
       (.I0(q[13]),
        .I1(q[12]),
        .O(\op_mem_37_22_reg[0]_5 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    result_18_3_rel_carry_i_5
       (.I0(q[10]),
        .I1(q[11]),
        .O(\op_mem_37_22_reg[0]_5 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_6
       (.I0(q[8]),
        .I1(q[9]),
        .O(\op_mem_37_22_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_7
       (.I0(q[6]),
        .I1(q[7]),
        .O(\op_mem_37_22_reg[0]_5 [0]));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e_63
   (q,
    \reg_array[20].fde_used.u2_0 ,
    clk);
  output [20:0]q;
  input [20:0]\reg_array[20].fde_used.u2_0 ;
  input clk;

  wire clk;
  wire [20:0]q;
  wire [20:0]\reg_array[20].fde_used.u2_0 ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [0]),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [12]),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [16]),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [18]),
        .Q(q[18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [19]),
        .Q(q[19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [20]),
        .Q(q[20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [4]),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [8]),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[20].fde_used.u2_0 [9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized1
   (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ,
    d,
    clk);
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  output [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  output [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  wire [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  wire [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;

  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_1__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [7]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_2__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [6]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_3__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [5]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_4__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [4]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_1__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [11]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_2__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [10]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_3__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [9]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_4__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [8]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_1__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [15]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_2__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [14]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_3__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [13]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_4__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [12]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_1__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [17]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_2__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [16]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_1__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [3]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_2__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [2]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_3__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [1]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    internal_ip_35_9_neg_carry_i_4__1
       (.I0(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [0]),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 [0]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized11
   (power,
    d,
    clk);
  output [17:0]power;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]power;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(power[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(power[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(power[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(power[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(power[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(power[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(power[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(power[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(power[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(power[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(power[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(power[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(power[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(power[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(power[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(power[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(power[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(power[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized13
   (ch1seldly,
    ch1ismaster,
    clk);
  output [0:0]ch1seldly;
  input ch1ismaster;
  input clk;

  wire ch1ismaster;
  wire [0:0]ch1seldly;
  wire clk;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(ch1ismaster),
        .Q(ch1seldly),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized15
   (internal_s_69_5_addsub,
    q,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    inverter_op_net,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][15]_0 ,
    \pipe_16_22_reg[0][16] ,
    S,
    m_axis_dout_tdata,
    clk);
  output [17:0]internal_s_69_5_addsub;
  output [17:0]q;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output inverter_op_net;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][3]_0 ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][7]_0 ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][11]_0 ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [3:0]\pipe_16_22_reg[0][15]_0 ;
  input [0:0]\pipe_16_22_reg[0][16] ;
  input [1:0]S;
  input [17:0]m_axis_dout_tdata;
  input clk;

  wire [1:0]S;
  wire clk;
  wire [17:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [17:0]m_axis_dout_tdata;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire \op_mem_91_20_reg[0][11]_i_1__9_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__9_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__9_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__9_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire \op_mem_91_20_reg[0][15]_i_1__9_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__9_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__9_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__9_n_3 ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire \op_mem_91_20_reg[0][17]_i_1__7_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_i_1__9_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__9_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__9_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__9_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire \op_mem_91_20_reg[0][7]_i_1__9_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__9_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__9_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__9_n_3 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][3]_0 ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;
  wire [17:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_16;
  wire srlc32_out_17;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__7_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__7_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__36
       (.I0(q[7]),
        .I1(\pipe_16_22_reg[0][7] [3]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__36
       (.I0(q[6]),
        .I1(\pipe_16_22_reg[0][7] [2]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__36
       (.I0(q[5]),
        .I1(\pipe_16_22_reg[0][7] [1]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__36
       (.I0(q[4]),
        .I1(\pipe_16_22_reg[0][7] [0]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__36
       (.I0(q[11]),
        .I1(\pipe_16_22_reg[0][11] [3]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__36
       (.I0(q[10]),
        .I1(\pipe_16_22_reg[0][11] [2]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__36
       (.I0(q[9]),
        .I1(\pipe_16_22_reg[0][11] [1]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__36
       (.I0(q[8]),
        .I1(\pipe_16_22_reg[0][11] [0]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__36
       (.I0(q[15]),
        .I1(\pipe_16_22_reg[0][15] [3]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__36
       (.I0(q[14]),
        .I1(\pipe_16_22_reg[0][15] [2]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__36
       (.I0(q[13]),
        .I1(\pipe_16_22_reg[0][15] [1]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__36
       (.I0(q[12]),
        .I1(\pipe_16_22_reg[0][15] [0]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__36
       (.I0(q[16]),
        .I1(\pipe_16_22_reg[0][16] ),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][17] ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_1__36
       (.I0(q[3]),
        .I1(\pipe_16_22_reg[0][3] [3]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__36
       (.I0(q[2]),
        .I1(\pipe_16_22_reg[0][3] [2]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__46
       (.I0(q[1]),
        .I1(\pipe_16_22_reg[0][3] [1]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__36
       (.I0(q[0]),
        .I1(\pipe_16_22_reg[0][3] [0]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][13]_i_1 
       (.I0(q[17]),
        .O(inverter_op_net));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__9 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__9_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1__9_n_0 ,\op_mem_91_20_reg[0][11]_i_1__9_n_1 ,\op_mem_91_20_reg[0][11]_i_1__9_n_2 ,\op_mem_91_20_reg[0][11]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI(\pipe_16_22_reg[0][11] ),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\pipe_16_22_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__9 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__9_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__9_n_0 ,\op_mem_91_20_reg[0][15]_i_1__9_n_1 ,\op_mem_91_20_reg[0][15]_i_1__9_n_2 ,\op_mem_91_20_reg[0][15]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI(\pipe_16_22_reg[0][15] ),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\pipe_16_22_reg[0][15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__7 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__9_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__7_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\pipe_16_22_reg[0][16] }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__7_O_UNCONNECTED [3:2],internal_s_69_5_addsub[17:16]}),
        .S({1'b0,1'b0,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__9 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__9_n_0 ,\op_mem_91_20_reg[0][3]_i_1__9_n_1 ,\op_mem_91_20_reg[0][3]_i_1__9_n_2 ,\op_mem_91_20_reg[0][3]_i_1__9_n_3 }),
        .CYINIT(q[17]),
        .DI(\pipe_16_22_reg[0][3] ),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\pipe_16_22_reg[0][3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__9 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__9_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__9_n_0 ,\op_mem_91_20_reg[0][7]_i_1__9_n_1 ,\op_mem_91_20_reg[0][7]_i_1__9_n_2 ,\op_mem_91_20_reg[0][7]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI(\pipe_16_22_reg[0][7] ),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\pipe_16_22_reg[0][7]_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[0].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[0]),
        .Q(srlc32_out_0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[10].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[10]),
        .Q(srlc32_out_10));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[11].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[11]),
        .Q(srlc32_out_11));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[12].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[12]),
        .Q(srlc32_out_12));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[13].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[13]),
        .Q(srlc32_out_13));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[14].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[14]),
        .Q(srlc32_out_14));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[15].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[15]),
        .Q(srlc32_out_15));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_16),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[16].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[16]),
        .Q(srlc32_out_16));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_17),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[17].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[17]),
        .Q(srlc32_out_17));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[1].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[1]),
        .Q(srlc32_out_1));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[2].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[2]),
        .Q(srlc32_out_2));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[3].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[3]),
        .Q(srlc32_out_3));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[4].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[4]),
        .Q(srlc32_out_4));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[5].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[5]),
        .Q(srlc32_out_5));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[6].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[6]),
        .Q(srlc32_out_6));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[7].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[7]),
        .Q(srlc32_out_7));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[8].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[8]),
        .Q(srlc32_out_8));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[9].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(m_axis_dout_tdata[9]),
        .Q(srlc32_out_9));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized17
   (S,
    q,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][17] ,
    m_axis_dout_tdata,
    clk);
  output [3:0]S;
  output [0:0]q;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [17:0]m_axis_dout_tdata;
  input clk;

  wire [3:0]S;
  wire clk;
  wire [16:0]delay4_q_net;
  wire [17:0]m_axis_dout_tdata;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]q;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[0]),
        .Q(delay4_q_net[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[10]),
        .Q(delay4_q_net[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[11]),
        .Q(delay4_q_net[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[12]),
        .Q(delay4_q_net[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[13]),
        .Q(delay4_q_net[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[14]),
        .Q(delay4_q_net[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[15]),
        .Q(delay4_q_net[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[16]),
        .Q(delay4_q_net[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[17]),
        .Q(q),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[1]),
        .Q(delay4_q_net[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[2]),
        .Q(delay4_q_net[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[3]),
        .Q(delay4_q_net[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[4]),
        .Q(delay4_q_net[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[5]),
        .Q(delay4_q_net[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[6]),
        .Q(delay4_q_net[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[7]),
        .Q(delay4_q_net[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[8]),
        .Q(delay4_q_net[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(m_axis_dout_tdata[9]),
        .Q(delay4_q_net[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_1__1
       (.I0(q),
        .I1(delay4_q_net[7]),
        .O(\pipe_16_22_reg[0][7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_2__1
       (.I0(q),
        .I1(delay4_q_net[6]),
        .O(\pipe_16_22_reg[0][7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_3__1
       (.I0(q),
        .I1(delay4_q_net[5]),
        .O(\pipe_16_22_reg[0][7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_4__1
       (.I0(q),
        .I1(delay4_q_net[4]),
        .O(\pipe_16_22_reg[0][7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_1__1
       (.I0(q),
        .I1(delay4_q_net[11]),
        .O(\pipe_16_22_reg[0][11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_2__1
       (.I0(q),
        .I1(delay4_q_net[10]),
        .O(\pipe_16_22_reg[0][11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_3__1
       (.I0(q),
        .I1(delay4_q_net[9]),
        .O(\pipe_16_22_reg[0][11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_4__1
       (.I0(q),
        .I1(delay4_q_net[8]),
        .O(\pipe_16_22_reg[0][11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_1__1
       (.I0(q),
        .I1(delay4_q_net[15]),
        .O(\pipe_16_22_reg[0][15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_2__1
       (.I0(q),
        .I1(delay4_q_net[14]),
        .O(\pipe_16_22_reg[0][15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_3__1
       (.I0(q),
        .I1(delay4_q_net[13]),
        .O(\pipe_16_22_reg[0][15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_4__1
       (.I0(q),
        .I1(delay4_q_net[12]),
        .O(\pipe_16_22_reg[0][15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__3_i_1__1
       (.I0(q),
        .I1(delay4_q_net[16]),
        .O(\pipe_16_22_reg[0][17] ));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_1__1
       (.I0(q),
        .I1(delay4_q_net[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_2__1
       (.I0(q),
        .I1(delay4_q_net[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_3__1
       (.I0(q),
        .I1(delay4_q_net[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_4__1
       (.I0(q),
        .I1(delay4_q_net[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized19
   (S,
    q,
    \pipe_16_22_reg[0][16] ,
    b,
    \reg_array[17].fde_used.u2 ,
    clk);
  output [0:0]S;
  output [0:0]q;
  output [0:0]\pipe_16_22_reg[0][16] ;
  input [1:0]b;
  input [0:0]\reg_array[17].fde_used.u2 ;
  input clk;

  wire Q;
  wire [0:0]S;
  wire [1:0]b;
  wire clk;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [0:0]q;
  wire [0:0]\reg_array[17].fde_used.u2 ;

  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__1_i_5
       (.I0(q),
        .I1(b[0]),
        .O(S));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__2_i_6
       (.I0(q),
        .I1(b[1]),
        .O(\pipe_16_22_reg[0][16] ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_pipe_balance/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_pipe_balance/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[0].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[17].fde_used.u2 ),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized1_119
   (s_axis_b_tdata,
    d,
    clk);
  output [17:0]s_axis_b_tdata;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]s_axis_b_tdata;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(s_axis_b_tdata[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(s_axis_b_tdata[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(s_axis_b_tdata[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(s_axis_b_tdata[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(s_axis_b_tdata[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(s_axis_b_tdata[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(s_axis_b_tdata[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(s_axis_b_tdata[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(s_axis_b_tdata[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(s_axis_b_tdata[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(s_axis_b_tdata[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(s_axis_b_tdata[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(s_axis_b_tdata[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(s_axis_b_tdata[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(s_axis_b_tdata[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(s_axis_b_tdata[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(s_axis_b_tdata[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(s_axis_b_tdata[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized21
   (\pipe_16_22_reg[0][17] ,
    q,
    clk);
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [0:0]q;
  input clk;

  wire Q;
  wire clk;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [0:0]q;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(\pipe_16_22_reg[0][17] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_pipe_balance1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_pipe_balance1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[0].srlc32_used.u1 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(q),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized23
   (DI,
    S,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][17]_0 ,
    \pipe_16_22_reg[0][17]_1 ,
    \pipe_16_22_reg[0][17]_2 ,
    d,
    clk);
  output [0:0]DI;
  output [0:0]S;
  output [3:0]\pipe_16_22_reg[0][17] ;
  output [3:0]\pipe_16_22_reg[0][17]_0 ;
  output [3:0]\pipe_16_22_reg[0][17]_1 ;
  output [3:0]\pipe_16_22_reg[0][17]_2 ;
  input [17:0]d;
  input clk;

  wire [0:0]DI;
  wire [0:0]S;
  wire clk;
  wire [17:0]cordic_pipe_balance2_q_net;
  wire [17:0]d;
  wire [3:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][17]_0 ;
  wire [3:0]\pipe_16_22_reg[0][17]_1 ;
  wire [3:0]\pipe_16_22_reg[0][17]_2 ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(cordic_pipe_balance2_q_net[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(cordic_pipe_balance2_q_net[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(cordic_pipe_balance2_q_net[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(cordic_pipe_balance2_q_net[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(cordic_pipe_balance2_q_net[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(cordic_pipe_balance2_q_net[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(cordic_pipe_balance2_q_net[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(cordic_pipe_balance2_q_net[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(cordic_pipe_balance2_q_net[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(cordic_pipe_balance2_q_net[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(cordic_pipe_balance2_q_net[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(cordic_pipe_balance2_q_net[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(cordic_pipe_balance2_q_net[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(cordic_pipe_balance2_q_net[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(cordic_pipe_balance2_q_net[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(cordic_pipe_balance2_q_net[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(cordic_pipe_balance2_q_net[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(cordic_pipe_balance2_q_net[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_1__0
       (.I0(cordic_pipe_balance2_q_net[14]),
        .I1(cordic_pipe_balance2_q_net[15]),
        .O(\pipe_16_22_reg[0][17]_2 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_2__0
       (.I0(cordic_pipe_balance2_q_net[12]),
        .I1(cordic_pipe_balance2_q_net[13]),
        .O(\pipe_16_22_reg[0][17]_2 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_3__0
       (.I0(cordic_pipe_balance2_q_net[10]),
        .I1(cordic_pipe_balance2_q_net[11]),
        .O(\pipe_16_22_reg[0][17]_2 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry__0_i_4
       (.I0(cordic_pipe_balance2_q_net[8]),
        .I1(cordic_pipe_balance2_q_net[9]),
        .O(\pipe_16_22_reg[0][17]_2 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_5__0
       (.I0(cordic_pipe_balance2_q_net[14]),
        .I1(cordic_pipe_balance2_q_net[15]),
        .O(\pipe_16_22_reg[0][17] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_6__0
       (.I0(cordic_pipe_balance2_q_net[12]),
        .I1(cordic_pipe_balance2_q_net[13]),
        .O(\pipe_16_22_reg[0][17] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_7
       (.I0(cordic_pipe_balance2_q_net[10]),
        .I1(cordic_pipe_balance2_q_net[11]),
        .O(\pipe_16_22_reg[0][17] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__0_i_8
       (.I0(cordic_pipe_balance2_q_net[8]),
        .I1(cordic_pipe_balance2_q_net[9]),
        .O(\pipe_16_22_reg[0][17] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    result_18_3_rel_carry__1_i_1__0
       (.I0(cordic_pipe_balance2_q_net[16]),
        .I1(cordic_pipe_balance2_q_net[17]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry__1_i_2__0
       (.I0(cordic_pipe_balance2_q_net[16]),
        .I1(cordic_pipe_balance2_q_net[17]),
        .O(S));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_1__0
       (.I0(cordic_pipe_balance2_q_net[6]),
        .I1(cordic_pipe_balance2_q_net[7]),
        .O(\pipe_16_22_reg[0][17]_1 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_2__0
       (.I0(cordic_pipe_balance2_q_net[4]),
        .I1(cordic_pipe_balance2_q_net[5]),
        .O(\pipe_16_22_reg[0][17]_1 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_3__0
       (.I0(cordic_pipe_balance2_q_net[2]),
        .I1(cordic_pipe_balance2_q_net[3]),
        .O(\pipe_16_22_reg[0][17]_1 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    result_18_3_rel_carry_i_4
       (.I0(cordic_pipe_balance2_q_net[0]),
        .I1(cordic_pipe_balance2_q_net[1]),
        .O(\pipe_16_22_reg[0][17]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_5__0
       (.I0(cordic_pipe_balance2_q_net[6]),
        .I1(cordic_pipe_balance2_q_net[7]),
        .O(\pipe_16_22_reg[0][17]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_6__0
       (.I0(cordic_pipe_balance2_q_net[4]),
        .I1(cordic_pipe_balance2_q_net[5]),
        .O(\pipe_16_22_reg[0][17]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_7__0
       (.I0(cordic_pipe_balance2_q_net[2]),
        .I1(cordic_pipe_balance2_q_net[3]),
        .O(\pipe_16_22_reg[0][17]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    result_18_3_rel_carry_i_8
       (.I0(cordic_pipe_balance2_q_net[0]),
        .I1(cordic_pipe_balance2_q_net[1]),
        .O(\pipe_16_22_reg[0][17]_0 [0]));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized25
   (\reg_array[0].fde_used.u2_0 ,
    S,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][18] ,
    logical_y_net,
    clk,
    \latency_pipe_5_26_reg[0] ,
    swprate);
  output \reg_array[0].fde_used.u2_0 ;
  output [3:0]S;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [2:0]\pipe_16_22_reg[0][18] ;
  input logical_y_net;
  input clk;
  input \latency_pipe_5_26_reg[0] ;
  input [17:0]swprate;

  wire [3:0]S;
  wire clk;
  wire inverter_op_net;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical_y_net;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [2:0]\pipe_16_22_reg[0][18] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire \reg_array[0].fde_used.u2_0 ;
  wire [17:0]swprate;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(logical_y_net),
        .D(inverter_op_net),
        .Q(\reg_array[0].fde_used.u2_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_array[0].fde_used.u2_i_2 
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .O(inverter_op_net));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__0_i_1
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[7]),
        .O(\pipe_16_22_reg[0][7] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__0_i_2
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[6]),
        .O(\pipe_16_22_reg[0][7] [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__0_i_3
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[5]),
        .O(\pipe_16_22_reg[0][7] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__0_i_4
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[4]),
        .O(\pipe_16_22_reg[0][7] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__1_i_1
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[11]),
        .O(\pipe_16_22_reg[0][11] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__1_i_2
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[10]),
        .O(\pipe_16_22_reg[0][11] [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__1_i_3
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[9]),
        .O(\pipe_16_22_reg[0][11] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__1_i_4
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[8]),
        .O(\pipe_16_22_reg[0][11] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__2_i_1
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[15]),
        .O(\pipe_16_22_reg[0][15] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__2_i_2
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[14]),
        .O(\pipe_16_22_reg[0][15] [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__2_i_3
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[13]),
        .O(\pipe_16_22_reg[0][15] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__2_i_4
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[12]),
        .O(\pipe_16_22_reg[0][15] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__3_i_1
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[17]),
        .O(\pipe_16_22_reg[0][18] [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__3_i_2
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[17]),
        .O(\pipe_16_22_reg[0][18] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry__3_i_3
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[16]),
        .O(\pipe_16_22_reg[0][18] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry_i_1
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[3]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry_i_2
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry_i_3
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[1]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    unregy_join_6_1_carry_i_4
       (.I0(\reg_array[0].fde_used.u2_0 ),
        .I1(\latency_pipe_5_26_reg[0] ),
        .I2(swprate[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized27
   (q,
    P,
    clk);
  output [21:0]q;
  input [37:0]P;
  input clk;

  wire [37:0]P;
  wire clk;
  wire [21:0]inp;
  wire [21:0]q;
  wire \reg_array[0].fde_used.u2_i_1__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_1 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_2 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_3 ;
  wire \reg_array[0].fde_used.u2_i_2__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_4_n_0 ;
  wire \reg_array[0].fde_used.u2_i_5_n_0 ;
  wire \reg_array[0].fde_used.u2_i_6_n_0 ;
  wire \reg_array[0].fde_used.u2_i_7_n_0 ;
  wire \reg_array[0].fde_used.u2_i_8_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1_n_1 ;
  wire \reg_array[12].fde_used.u2_i_1_n_2 ;
  wire \reg_array[12].fde_used.u2_i_1_n_3 ;
  wire \reg_array[12].fde_used.u2_i_2_n_0 ;
  wire \reg_array[12].fde_used.u2_i_3_n_0 ;
  wire \reg_array[12].fde_used.u2_i_4_n_0 ;
  wire \reg_array[12].fde_used.u2_i_5_n_0 ;
  wire \reg_array[16].fde_used.u2_i_1_n_0 ;
  wire \reg_array[16].fde_used.u2_i_1_n_1 ;
  wire \reg_array[16].fde_used.u2_i_1_n_2 ;
  wire \reg_array[16].fde_used.u2_i_1_n_3 ;
  wire \reg_array[16].fde_used.u2_i_2_n_0 ;
  wire \reg_array[16].fde_used.u2_i_3_n_0 ;
  wire \reg_array[16].fde_used.u2_i_4_n_0 ;
  wire \reg_array[16].fde_used.u2_i_5_n_0 ;
  wire \reg_array[20].fde_used.u2_i_1_n_3 ;
  wire \reg_array[20].fde_used.u2_i_2_n_0 ;
  wire \reg_array[20].fde_used.u2_i_3_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1_n_1 ;
  wire \reg_array[4].fde_used.u2_i_1_n_2 ;
  wire \reg_array[4].fde_used.u2_i_1_n_3 ;
  wire \reg_array[4].fde_used.u2_i_2_n_0 ;
  wire \reg_array[4].fde_used.u2_i_3_n_0 ;
  wire \reg_array[4].fde_used.u2_i_4_n_0 ;
  wire \reg_array[4].fde_used.u2_i_5_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1_n_1 ;
  wire \reg_array[8].fde_used.u2_i_1_n_2 ;
  wire \reg_array[8].fde_used.u2_i_1_n_3 ;
  wire \reg_array[8].fde_used.u2_i_2_n_0 ;
  wire \reg_array[8].fde_used.u2_i_3_n_0 ;
  wire \reg_array[8].fde_used.u2_i_4_n_0 ;
  wire \reg_array[8].fde_used.u2_i_5_n_0 ;
  wire [3:1]\NLW_reg_array[20].fde_used.u2_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_array[20].fde_used.u2_i_1_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[0]),
        .Q(q[0]),
        .R(1'b0));
  CARRY4 \reg_array[0].fde_used.u2_i_1__0 
       (.CI(1'b0),
        .CO({\reg_array[0].fde_used.u2_i_1__0_n_0 ,\reg_array[0].fde_used.u2_i_1__0_n_1 ,\reg_array[0].fde_used.u2_i_1__0_n_2 ,\reg_array[0].fde_used.u2_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[15]}),
        .O(inp[3:0]),
        .S({\reg_array[0].fde_used.u2_i_2__1_n_0 ,\reg_array[0].fde_used.u2_i_3_n_0 ,\reg_array[0].fde_used.u2_i_4_n_0 ,\reg_array[0].fde_used.u2_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_2__1 
       (.I0(P[18]),
        .O(\reg_array[0].fde_used.u2_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_3 
       (.I0(P[17]),
        .O(\reg_array[0].fde_used.u2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_4 
       (.I0(P[16]),
        .O(\reg_array[0].fde_used.u2_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \reg_array[0].fde_used.u2_i_5 
       (.I0(P[15]),
        .I1(\reg_array[0].fde_used.u2_i_6_n_0 ),
        .I2(\reg_array[0].fde_used.u2_i_7_n_0 ),
        .I3(\reg_array[0].fde_used.u2_i_8_n_0 ),
        .O(\reg_array[0].fde_used.u2_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_array[0].fde_used.u2_i_6 
       (.I0(P[0]),
        .I1(P[3]),
        .I2(P[4]),
        .I3(P[2]),
        .I4(P[14]),
        .I5(P[1]),
        .O(\reg_array[0].fde_used.u2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_array[0].fde_used.u2_i_7 
       (.I0(P[5]),
        .I1(P[8]),
        .I2(P[9]),
        .I3(P[7]),
        .I4(P[14]),
        .I5(P[6]),
        .O(\reg_array[0].fde_used.u2_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFEF0000)) 
    \reg_array[0].fde_used.u2_i_8 
       (.I0(P[10]),
        .I1(P[13]),
        .I2(P[37]),
        .I3(P[12]),
        .I4(P[14]),
        .I5(P[11]),
        .O(\reg_array[0].fde_used.u2_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[12]),
        .Q(q[12]),
        .R(1'b0));
  CARRY4 \reg_array[12].fde_used.u2_i_1 
       (.CI(\reg_array[8].fde_used.u2_i_1_n_0 ),
        .CO({\reg_array[12].fde_used.u2_i_1_n_0 ,\reg_array[12].fde_used.u2_i_1_n_1 ,\reg_array[12].fde_used.u2_i_1_n_2 ,\reg_array[12].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S({\reg_array[12].fde_used.u2_i_2_n_0 ,\reg_array[12].fde_used.u2_i_3_n_0 ,\reg_array[12].fde_used.u2_i_4_n_0 ,\reg_array[12].fde_used.u2_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_2 
       (.I0(P[30]),
        .O(\reg_array[12].fde_used.u2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_3 
       (.I0(P[29]),
        .O(\reg_array[12].fde_used.u2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_4 
       (.I0(P[28]),
        .O(\reg_array[12].fde_used.u2_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_5 
       (.I0(P[27]),
        .O(\reg_array[12].fde_used.u2_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[16]),
        .Q(q[16]),
        .R(1'b0));
  CARRY4 \reg_array[16].fde_used.u2_i_1 
       (.CI(\reg_array[12].fde_used.u2_i_1_n_0 ),
        .CO({\reg_array[16].fde_used.u2_i_1_n_0 ,\reg_array[16].fde_used.u2_i_1_n_1 ,\reg_array[16].fde_used.u2_i_1_n_2 ,\reg_array[16].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[19:16]),
        .S({\reg_array[16].fde_used.u2_i_2_n_0 ,\reg_array[16].fde_used.u2_i_3_n_0 ,\reg_array[16].fde_used.u2_i_4_n_0 ,\reg_array[16].fde_used.u2_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_2 
       (.I0(P[34]),
        .O(\reg_array[16].fde_used.u2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_3 
       (.I0(P[33]),
        .O(\reg_array[16].fde_used.u2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_4 
       (.I0(P[32]),
        .O(\reg_array[16].fde_used.u2_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_5 
       (.I0(P[31]),
        .O(\reg_array[16].fde_used.u2_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[18]),
        .Q(q[18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[19]),
        .Q(q[19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[20]),
        .Q(q[20]),
        .R(1'b0));
  CARRY4 \reg_array[20].fde_used.u2_i_1 
       (.CI(\reg_array[16].fde_used.u2_i_1_n_0 ),
        .CO({\NLW_reg_array[20].fde_used.u2_i_1_CO_UNCONNECTED [3:1],\reg_array[20].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_array[20].fde_used.u2_i_1_O_UNCONNECTED [3:2],inp[21:20]}),
        .S({1'b0,1'b0,\reg_array[20].fde_used.u2_i_2_n_0 ,\reg_array[20].fde_used.u2_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[20].fde_used.u2_i_2 
       (.I0(P[36]),
        .O(\reg_array[20].fde_used.u2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[20].fde_used.u2_i_3 
       (.I0(P[35]),
        .O(\reg_array[20].fde_used.u2_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[21]),
        .Q(q[21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[4]),
        .Q(q[4]),
        .R(1'b0));
  CARRY4 \reg_array[4].fde_used.u2_i_1 
       (.CI(\reg_array[0].fde_used.u2_i_1__0_n_0 ),
        .CO({\reg_array[4].fde_used.u2_i_1_n_0 ,\reg_array[4].fde_used.u2_i_1_n_1 ,\reg_array[4].fde_used.u2_i_1_n_2 ,\reg_array[4].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S({\reg_array[4].fde_used.u2_i_2_n_0 ,\reg_array[4].fde_used.u2_i_3_n_0 ,\reg_array[4].fde_used.u2_i_4_n_0 ,\reg_array[4].fde_used.u2_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_2 
       (.I0(P[22]),
        .O(\reg_array[4].fde_used.u2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_3 
       (.I0(P[21]),
        .O(\reg_array[4].fde_used.u2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_4 
       (.I0(P[20]),
        .O(\reg_array[4].fde_used.u2_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_5 
       (.I0(P[19]),
        .O(\reg_array[4].fde_used.u2_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[8]),
        .Q(q[8]),
        .R(1'b0));
  CARRY4 \reg_array[8].fde_used.u2_i_1 
       (.CI(\reg_array[4].fde_used.u2_i_1_n_0 ),
        .CO({\reg_array[8].fde_used.u2_i_1_n_0 ,\reg_array[8].fde_used.u2_i_1_n_1 ,\reg_array[8].fde_used.u2_i_1_n_2 ,\reg_array[8].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S({\reg_array[8].fde_used.u2_i_2_n_0 ,\reg_array[8].fde_used.u2_i_3_n_0 ,\reg_array[8].fde_used.u2_i_4_n_0 ,\reg_array[8].fde_used.u2_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_2 
       (.I0(P[26]),
        .O(\reg_array[8].fde_used.u2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_3 
       (.I0(P[25]),
        .O(\reg_array[8].fde_used.u2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_4 
       (.I0(P[24]),
        .O(\reg_array[8].fde_used.u2_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_5 
       (.I0(P[23]),
        .O(\reg_array[8].fde_used.u2_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized29
   (\minimagout[17] ,
    s_axis_b_tdata,
    d,
    clk);
  output [17:0]\minimagout[17] ;
  output [17:0]s_axis_b_tdata;
  input [17:0]d;
  input clk;

  wire clk;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_3;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_7;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_1;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_2;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_3;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_4;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_5;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_6;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_7;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_1;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_2;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_3;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_4;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_5;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_6;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_7;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_1;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_2;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_3;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_4;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_5;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_6;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_7;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_1;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_2;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_3;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_4;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_5;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_6;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_7;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_24_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_25_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_26_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_27_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_28_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_29_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_30_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_31_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_32_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_33_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_34_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_35_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_36_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_37_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_38_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_39_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_40_n_0;
  wire complexphasedetector_cmpy_v6_0_i1_instance_i_41_n_0;
  wire \conju_gate/p_0_in ;
  wire [17:0]d;
  wire [17:0]\minimagout[17] ;
  wire [17:0]s_axis_b_tdata;
  wire [3:1]NLW_complexphasedetector_cmpy_v6_0_i1_instance_i_19_CO_UNCONNECTED;
  wire [3:2]NLW_complexphasedetector_cmpy_v6_0_i1_instance_i_19_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_1
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[17]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_10
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_7),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_11
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_4),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_12
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_5),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_13
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_6),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_14
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_7),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_15
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_4),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_16
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_5),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_17
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_6),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_18
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_7),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[0]));
  CARRY4 complexphasedetector_cmpy_v6_0_i1_instance_i_19
       (.CI(complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_0),
        .CO({NLW_complexphasedetector_cmpy_v6_0_i1_instance_i_19_CO_UNCONNECTED[3],complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1,NLW_complexphasedetector_cmpy_v6_0_i1_instance_i_19_CO_UNCONNECTED[1],complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\minimagout[17] [17],1'b0}),
        .O({NLW_complexphasedetector_cmpy_v6_0_i1_instance_i_19_O_UNCONNECTED[3:2],\conju_gate/p_0_in ,complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_7}),
        .S({1'b0,1'b1,complexphasedetector_cmpy_v6_0_i1_instance_i_24_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_25_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_2
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_7),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[16]));
  CARRY4 complexphasedetector_cmpy_v6_0_i1_instance_i_20
       (.CI(complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_0),
        .CO({complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_1,complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_2,complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_4,complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_5,complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_6,complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_7}),
        .S({complexphasedetector_cmpy_v6_0_i1_instance_i_26_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_27_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_28_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_29_n_0}));
  CARRY4 complexphasedetector_cmpy_v6_0_i1_instance_i_21
       (.CI(complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_0),
        .CO({complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_1,complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_2,complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_4,complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_5,complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_6,complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_7}),
        .S({complexphasedetector_cmpy_v6_0_i1_instance_i_30_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_31_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_32_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_33_n_0}));
  CARRY4 complexphasedetector_cmpy_v6_0_i1_instance_i_22
       (.CI(complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_0),
        .CO({complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_1,complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_2,complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_4,complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_5,complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_6,complexphasedetector_cmpy_v6_0_i1_instance_i_22_n_7}),
        .S({complexphasedetector_cmpy_v6_0_i1_instance_i_34_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_35_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_36_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_37_n_0}));
  CARRY4 complexphasedetector_cmpy_v6_0_i1_instance_i_23
       (.CI(1'b0),
        .CO({complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_1,complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_2,complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_4,complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_5,complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_6,complexphasedetector_cmpy_v6_0_i1_instance_i_23_n_7}),
        .S({complexphasedetector_cmpy_v6_0_i1_instance_i_38_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_39_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_40_n_0,complexphasedetector_cmpy_v6_0_i1_instance_i_41_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_24
       (.I0(\minimagout[17] [17]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_25
       (.I0(\minimagout[17] [16]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_26
       (.I0(\minimagout[17] [15]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_27
       (.I0(\minimagout[17] [14]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_28
       (.I0(\minimagout[17] [13]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_29
       (.I0(\minimagout[17] [12]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_29_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_3
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_4),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[15]));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_30
       (.I0(\minimagout[17] [11]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_31
       (.I0(\minimagout[17] [10]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_32
       (.I0(\minimagout[17] [9]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_33
       (.I0(\minimagout[17] [8]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_34
       (.I0(\minimagout[17] [7]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_35
       (.I0(\minimagout[17] [6]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_36
       (.I0(\minimagout[17] [5]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_37
       (.I0(\minimagout[17] [4]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_38
       (.I0(\minimagout[17] [3]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_39
       (.I0(\minimagout[17] [2]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_39_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_4
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_5),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[14]));
  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_40
       (.I0(\minimagout[17] [1]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_40_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_41
       (.I0(\minimagout[17] [0]),
        .O(complexphasedetector_cmpy_v6_0_i1_instance_i_41_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_5
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_6),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[13]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_6
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_20_n_7),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[12]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_7
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_4),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[11]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_8
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_5),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[10]));
  LUT3 #(
    .INIT(8'hE8)) 
    complexphasedetector_cmpy_v6_0_i1_instance_i_9
       (.I0(complexphasedetector_cmpy_v6_0_i1_instance_i_21_n_6),
        .I1(\conju_gate/p_0_in ),
        .I2(complexphasedetector_cmpy_v6_0_i1_instance_i_19_n_1),
        .O(s_axis_b_tdata[9]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(\minimagout[17] [0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(\minimagout[17] [10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(\minimagout[17] [11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(\minimagout[17] [12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(\minimagout[17] [13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(\minimagout[17] [14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\minimagout[17] [15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(\minimagout[17] [16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(\minimagout[17] [17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(\minimagout[17] [1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(\minimagout[17] [2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(\minimagout[17] [3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(\minimagout[17] [4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(\minimagout[17] [5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(\minimagout[17] [6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(\minimagout[17] [7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(\minimagout[17] [8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(\minimagout[17] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized3
   (\pipe_16_22_reg[0][20] ,
    q,
    clk);
  output [0:0]\pipe_16_22_reg[0][20] ;
  input [0:0]q;
  input clk;

  wire Q;
  wire clk;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire [0:0]q;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(\pipe_16_22_reg[0][20] ),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized31
   (dout,
    d,
    clk);
  output [17:0]dout;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]dout;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(dout[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(dout[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(dout[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(dout[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(dout[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(dout[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(dout[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(dout[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(dout[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(dout[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(dout[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(dout[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(dout[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(dout[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(dout[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(dout[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(dout[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized33
   (fully_2_1_bit,
    q,
    dout,
    d,
    clk);
  output fully_2_1_bit;
  output [17:0]q;
  input [0:0]dout;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [0:0]dout;
  wire fully_2_1_bit;
  wire [17:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_16;
  wire srlc32_out_17;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;

  LUT2 #(
    .INIT(4'h6)) 
    \latency_pipe_5_26[0]_i_1 
       (.I0(q[17]),
        .I1(dout),
        .O(fully_2_1_bit));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[0].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out_0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[10].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[10]),
        .Q(srlc32_out_10));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[11].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[11]),
        .Q(srlc32_out_11));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[12].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[12]),
        .Q(srlc32_out_12));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[13].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[13]),
        .Q(srlc32_out_13));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[14].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[14]),
        .Q(srlc32_out_14));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[15].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[15]),
        .Q(srlc32_out_15));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_16),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[16].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[16]),
        .Q(srlc32_out_16));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_17),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[17].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[17]),
        .Q(srlc32_out_17));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[1].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out_1));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[2].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out_2));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[3].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out_3));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[4].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out_4));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[5].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out_5));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[6].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out_6));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[7].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out_7));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[8].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out_8));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[9].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out_9));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized35
   (q,
    ch1seldly,
    clk);
  output [0:0]q;
  input [0:0]ch1seldly;
  input clk;

  wire Q;
  wire [0:0]ch1seldly;
  wire clk;
  wire [0:0]q;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[0].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(ch1seldly),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized37
   (q,
    d,
    clk);
  output [17:0]q;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]q;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized39
   (fully_2_1_bit,
    q,
    \reg_array[17].fde_used.u2_0 ,
    d,
    clk);
  output fully_2_1_bit;
  output [17:0]q;
  input [0:0]\reg_array[17].fde_used.u2_0 ;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire fully_2_1_bit;
  wire [17:0]q;
  wire [0:0]\reg_array[17].fde_used.u2_0 ;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_16;
  wire srlc32_out_17;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;

  LUT2 #(
    .INIT(4'h6)) 
    \latency_pipe_5_26[0]_i_1__0 
       (.I0(q[17]),
        .I1(\reg_array[17].fde_used.u2_0 ),
        .O(fully_2_1_bit));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[0].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out_0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[10].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[10]),
        .Q(srlc32_out_10));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[11].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[11]),
        .Q(srlc32_out_11));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[12].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[12]),
        .Q(srlc32_out_12));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[13].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[13]),
        .Q(srlc32_out_13));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[14].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[14]),
        .Q(srlc32_out_14));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[15].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[15]),
        .Q(srlc32_out_15));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_16),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[16].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[16]),
        .Q(srlc32_out_16));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_17),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[17].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[17]),
        .Q(srlc32_out_17));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[1].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out_1));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[2].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out_2));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[3].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out_3));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[4].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out_4));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[5].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out_5));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[6].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out_6));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[7].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out_7));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[8].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out_8));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[9].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out_9));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized41
   (S,
    \reg_array[7].fde_used.u2_0 ,
    \reg_array[11].fde_used.u2_0 ,
    \reg_array[15].fde_used.u2_0 ,
    \reg_array[19].fde_used.u2_0 ,
    \reg_array[21].fde_used.u2_0 ,
    q,
    P,
    d,
    clk);
  output [3:0]S;
  output [3:0]\reg_array[7].fde_used.u2_0 ;
  output [3:0]\reg_array[11].fde_used.u2_0 ;
  output [3:0]\reg_array[15].fde_used.u2_0 ;
  output [3:0]\reg_array[19].fde_used.u2_0 ;
  output [0:0]\reg_array[21].fde_used.u2_0 ;
  output [21:0]q;
  input [35:0]P;
  input [21:0]d;
  input clk;

  wire [35:0]P;
  wire [3:0]S;
  wire clk;
  wire [21:0]d;
  wire inp_carry_i_5_n_0;
  wire inp_carry_i_6_n_0;
  wire inp_carry_i_7_n_0;
  wire [21:0]q;
  wire [3:0]\reg_array[11].fde_used.u2_0 ;
  wire [3:0]\reg_array[15].fde_used.u2_0 ;
  wire [3:0]\reg_array[19].fde_used.u2_0 ;
  wire [0:0]\reg_array[21].fde_used.u2_0 ;
  wire [3:0]\reg_array[7].fde_used.u2_0 ;

  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__0_i_1
       (.I0(P[22]),
        .O(\reg_array[7].fde_used.u2_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__0_i_2
       (.I0(P[21]),
        .O(\reg_array[7].fde_used.u2_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__0_i_3
       (.I0(P[20]),
        .O(\reg_array[7].fde_used.u2_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__0_i_4
       (.I0(P[19]),
        .O(\reg_array[7].fde_used.u2_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__1_i_1
       (.I0(P[26]),
        .O(\reg_array[11].fde_used.u2_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__1_i_2
       (.I0(P[25]),
        .O(\reg_array[11].fde_used.u2_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__1_i_3
       (.I0(P[24]),
        .O(\reg_array[11].fde_used.u2_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__1_i_4
       (.I0(P[23]),
        .O(\reg_array[11].fde_used.u2_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__2_i_1
       (.I0(P[30]),
        .O(\reg_array[15].fde_used.u2_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__2_i_2
       (.I0(P[29]),
        .O(\reg_array[15].fde_used.u2_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__2_i_3
       (.I0(P[28]),
        .O(\reg_array[15].fde_used.u2_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__2_i_4
       (.I0(P[27]),
        .O(\reg_array[15].fde_used.u2_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__3_i_1
       (.I0(P[34]),
        .O(\reg_array[19].fde_used.u2_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__3_i_2
       (.I0(P[33]),
        .O(\reg_array[19].fde_used.u2_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__3_i_3
       (.I0(P[32]),
        .O(\reg_array[19].fde_used.u2_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__3_i_4
       (.I0(P[31]),
        .O(\reg_array[19].fde_used.u2_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry__4_i_1
       (.I0(P[35]),
        .O(\reg_array[21].fde_used.u2_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry_i_1
       (.I0(P[18]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry_i_2
       (.I0(P[17]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h2)) 
    inp_carry_i_3
       (.I0(P[16]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h5556)) 
    inp_carry_i_4
       (.I0(P[15]),
        .I1(inp_carry_i_5_n_0),
        .I2(inp_carry_i_6_n_0),
        .I3(inp_carry_i_7_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    inp_carry_i_5
       (.I0(P[0]),
        .I1(P[3]),
        .I2(P[4]),
        .I3(P[2]),
        .I4(P[14]),
        .I5(P[1]),
        .O(inp_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    inp_carry_i_6
       (.I0(P[5]),
        .I1(P[8]),
        .I2(P[9]),
        .I3(P[7]),
        .I4(P[14]),
        .I5(P[6]),
        .O(inp_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFEF0000)) 
    inp_carry_i_7
       (.I0(P[10]),
        .I1(P[13]),
        .I2(P[35]),
        .I3(P[12]),
        .I4(P[14]),
        .I5(P[11]),
        .O(inp_carry_i_7_n_0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(q[21]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized43
   (q,
    P,
    clk);
  output [17:0]q;
  input [24:0]P;
  input clk;

  wire [24:0]P;
  wire clk;
  wire [17:0]q;
  wire \reg_array[0].fde_used.u2_i_2__0_n_0 ;
  wire [16:0]result;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[0]),
        .Q(q[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[0].fde_used.u2_i_1__6 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[0]),
        .O(result[0]));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \reg_array[0].fde_used.u2_i_2__0 
       (.I0(P[20]),
        .I1(P[18]),
        .I2(P[17]),
        .I3(P[22]),
        .I4(P[21]),
        .O(\reg_array[0].fde_used.u2_i_2__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[10]),
        .Q(q[10]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[10].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[10]),
        .O(result[10]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[11]),
        .Q(q[11]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[11].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[11]),
        .O(result[11]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[12]),
        .Q(q[12]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[12].fde_used.u2_i_1__5 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[12]),
        .O(result[12]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[13]),
        .Q(q[13]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[13].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[13]),
        .O(result[13]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[14]),
        .Q(q[14]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[14].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[14]),
        .O(result[14]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[15]),
        .Q(q[15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[15].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[15]),
        .O(result[15]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[16]),
        .Q(q[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[16].fde_used.u2_i_1__5 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[16]),
        .O(result[16]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(P[24]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[1]),
        .Q(q[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[1].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[1]),
        .O(result[1]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[2]),
        .Q(q[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[2].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[2]),
        .O(result[2]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[3]),
        .Q(q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[3].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[3]),
        .O(result[3]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[4]),
        .Q(q[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[4].fde_used.u2_i_1__5 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[4]),
        .O(result[4]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[5]),
        .Q(q[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[5].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[5]),
        .O(result[5]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[6]),
        .Q(q[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[6].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[6]),
        .O(result[6]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[7]),
        .Q(q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[7].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[7]),
        .O(result[7]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[8]),
        .Q(q[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[8].fde_used.u2_i_1__5 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[8]),
        .O(result[8]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(result[9]),
        .Q(q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F8F0F0F0F0F0E)) 
    \reg_array[9].fde_used.u2_i_1__0 
       (.I0(P[19]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[17]),
        .I4(\reg_array[0].fde_used.u2_i_2__0_n_0 ),
        .I5(P[9]),
        .O(result[9]));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized45
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]inp;
  wire [17:0]q;
  wire \reg_array[0].fde_used.u2_i_1__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_1__1_n_1 ;
  wire \reg_array[0].fde_used.u2_i_1__1_n_2 ;
  wire \reg_array[0].fde_used.u2_i_1__1_n_3 ;
  wire \reg_array[0].fde_used.u2_i_2__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_3__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_4__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_5__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_6__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_7__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_8__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_9_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__1_n_1 ;
  wire \reg_array[12].fde_used.u2_i_1__1_n_2 ;
  wire \reg_array[12].fde_used.u2_i_1__1_n_3 ;
  wire \reg_array[12].fde_used.u2_i_2__0_n_0 ;
  wire \reg_array[12].fde_used.u2_i_3__0_n_0 ;
  wire \reg_array[12].fde_used.u2_i_4__0_n_0 ;
  wire \reg_array[12].fde_used.u2_i_5__0_n_0 ;
  wire \reg_array[16].fde_used.u2_i_1__1_n_3 ;
  wire \reg_array[16].fde_used.u2_i_2__0_n_0 ;
  wire \reg_array[16].fde_used.u2_i_3__0_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__1_n_1 ;
  wire \reg_array[4].fde_used.u2_i_1__1_n_2 ;
  wire \reg_array[4].fde_used.u2_i_1__1_n_3 ;
  wire \reg_array[4].fde_used.u2_i_2__0_n_0 ;
  wire \reg_array[4].fde_used.u2_i_3__0_n_0 ;
  wire \reg_array[4].fde_used.u2_i_4__0_n_0 ;
  wire \reg_array[4].fde_used.u2_i_5__0_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__1_n_1 ;
  wire \reg_array[8].fde_used.u2_i_1__1_n_2 ;
  wire \reg_array[8].fde_used.u2_i_1__1_n_3 ;
  wire \reg_array[8].fde_used.u2_i_2__0_n_0 ;
  wire \reg_array[8].fde_used.u2_i_3__0_n_0 ;
  wire \reg_array[8].fde_used.u2_i_4__0_n_0 ;
  wire \reg_array[8].fde_used.u2_i_5__0_n_0 ;
  wire [3:1]\NLW_reg_array[16].fde_used.u2_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_array[16].fde_used.u2_i_1__1_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[0]),
        .Q(q[0]),
        .R(1'b0));
  CARRY4 \reg_array[0].fde_used.u2_i_1__1 
       (.CI(1'b0),
        .CO({\reg_array[0].fde_used.u2_i_1__1_n_0 ,\reg_array[0].fde_used.u2_i_1__1_n_1 ,\reg_array[0].fde_used.u2_i_1__1_n_2 ,\reg_array[0].fde_used.u2_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[18]}),
        .O(inp[3:0]),
        .S({\reg_array[0].fde_used.u2_i_2__2_n_0 ,\reg_array[0].fde_used.u2_i_3__0_n_0 ,\reg_array[0].fde_used.u2_i_4__0_n_0 ,\reg_array[0].fde_used.u2_i_5__0_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_2__2 
       (.I0(P[21]),
        .O(\reg_array[0].fde_used.u2_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_3__0 
       (.I0(P[20]),
        .O(\reg_array[0].fde_used.u2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_4__0 
       (.I0(P[19]),
        .O(\reg_array[0].fde_used.u2_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h55655555AAAAAAAA)) 
    \reg_array[0].fde_used.u2_i_5__0 
       (.I0(P[18]),
        .I1(\reg_array[0].fde_used.u2_i_6__0_n_0 ),
        .I2(\reg_array[0].fde_used.u2_i_7__0_n_0 ),
        .I3(\reg_array[0].fde_used.u2_i_8__0_n_0 ),
        .I4(\reg_array[0].fde_used.u2_i_9_n_0 ),
        .I5(P[17]),
        .O(\reg_array[0].fde_used.u2_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_6__0 
       (.I0(P[2]),
        .I1(P[0]),
        .I2(P[1]),
        .I3(P[4]),
        .I4(P[3]),
        .O(\reg_array[0].fde_used.u2_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_array[0].fde_used.u2_i_7__0 
       (.I0(P[8]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[5]),
        .O(\reg_array[0].fde_used.u2_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_8__0 
       (.I0(P[11]),
        .I1(P[9]),
        .I2(P[10]),
        .I3(P[13]),
        .I4(P[12]),
        .O(\reg_array[0].fde_used.u2_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \reg_array[0].fde_used.u2_i_9 
       (.I0(P[16]),
        .I1(P[35]),
        .I2(P[15]),
        .I3(P[14]),
        .O(\reg_array[0].fde_used.u2_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[12]),
        .Q(q[12]),
        .R(1'b0));
  CARRY4 \reg_array[12].fde_used.u2_i_1__1 
       (.CI(\reg_array[8].fde_used.u2_i_1__1_n_0 ),
        .CO({\reg_array[12].fde_used.u2_i_1__1_n_0 ,\reg_array[12].fde_used.u2_i_1__1_n_1 ,\reg_array[12].fde_used.u2_i_1__1_n_2 ,\reg_array[12].fde_used.u2_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S({\reg_array[12].fde_used.u2_i_2__0_n_0 ,\reg_array[12].fde_used.u2_i_3__0_n_0 ,\reg_array[12].fde_used.u2_i_4__0_n_0 ,\reg_array[12].fde_used.u2_i_5__0_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_2__0 
       (.I0(P[33]),
        .O(\reg_array[12].fde_used.u2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_3__0 
       (.I0(P[32]),
        .O(\reg_array[12].fde_used.u2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_4__0 
       (.I0(P[31]),
        .O(\reg_array[12].fde_used.u2_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_5__0 
       (.I0(P[30]),
        .O(\reg_array[12].fde_used.u2_i_5__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[16]),
        .Q(q[16]),
        .R(1'b0));
  CARRY4 \reg_array[16].fde_used.u2_i_1__1 
       (.CI(\reg_array[12].fde_used.u2_i_1__1_n_0 ),
        .CO({\NLW_reg_array[16].fde_used.u2_i_1__1_CO_UNCONNECTED [3:1],\reg_array[16].fde_used.u2_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_array[16].fde_used.u2_i_1__1_O_UNCONNECTED [3:2],inp[17:16]}),
        .S({1'b0,1'b0,\reg_array[16].fde_used.u2_i_2__0_n_0 ,\reg_array[16].fde_used.u2_i_3__0_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_2__0 
       (.I0(P[35]),
        .O(\reg_array[16].fde_used.u2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_3__0 
       (.I0(P[34]),
        .O(\reg_array[16].fde_used.u2_i_3__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[4]),
        .Q(q[4]),
        .R(1'b0));
  CARRY4 \reg_array[4].fde_used.u2_i_1__1 
       (.CI(\reg_array[0].fde_used.u2_i_1__1_n_0 ),
        .CO({\reg_array[4].fde_used.u2_i_1__1_n_0 ,\reg_array[4].fde_used.u2_i_1__1_n_1 ,\reg_array[4].fde_used.u2_i_1__1_n_2 ,\reg_array[4].fde_used.u2_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S({\reg_array[4].fde_used.u2_i_2__0_n_0 ,\reg_array[4].fde_used.u2_i_3__0_n_0 ,\reg_array[4].fde_used.u2_i_4__0_n_0 ,\reg_array[4].fde_used.u2_i_5__0_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_2__0 
       (.I0(P[25]),
        .O(\reg_array[4].fde_used.u2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_3__0 
       (.I0(P[24]),
        .O(\reg_array[4].fde_used.u2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_4__0 
       (.I0(P[23]),
        .O(\reg_array[4].fde_used.u2_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_5__0 
       (.I0(P[22]),
        .O(\reg_array[4].fde_used.u2_i_5__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[8]),
        .Q(q[8]),
        .R(1'b0));
  CARRY4 \reg_array[8].fde_used.u2_i_1__1 
       (.CI(\reg_array[4].fde_used.u2_i_1__1_n_0 ),
        .CO({\reg_array[8].fde_used.u2_i_1__1_n_0 ,\reg_array[8].fde_used.u2_i_1__1_n_1 ,\reg_array[8].fde_used.u2_i_1__1_n_2 ,\reg_array[8].fde_used.u2_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S({\reg_array[8].fde_used.u2_i_2__0_n_0 ,\reg_array[8].fde_used.u2_i_3__0_n_0 ,\reg_array[8].fde_used.u2_i_4__0_n_0 ,\reg_array[8].fde_used.u2_i_5__0_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_2__0 
       (.I0(P[29]),
        .O(\reg_array[8].fde_used.u2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_3__0 
       (.I0(P[28]),
        .O(\reg_array[8].fde_used.u2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_4__0 
       (.I0(P[27]),
        .O(\reg_array[8].fde_used.u2_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_5__0 
       (.I0(P[26]),
        .O(\reg_array[8].fde_used.u2_i_5__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized47
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]inp;
  wire [17:0]q;
  wire \reg_array[0].fde_used.u2_i_1__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_1__2_n_1 ;
  wire \reg_array[0].fde_used.u2_i_1__2_n_2 ;
  wire \reg_array[0].fde_used.u2_i_1__2_n_3 ;
  wire \reg_array[0].fde_used.u2_i_2__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_3__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_4__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_5__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_6__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_7__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_8__1_n_0 ;
  wire \reg_array[0].fde_used.u2_i_9__0_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__2_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__2_n_1 ;
  wire \reg_array[12].fde_used.u2_i_1__2_n_2 ;
  wire \reg_array[12].fde_used.u2_i_1__2_n_3 ;
  wire \reg_array[12].fde_used.u2_i_2__1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_3__1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_4__1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_5__1_n_0 ;
  wire \reg_array[16].fde_used.u2_i_1__2_n_3 ;
  wire \reg_array[16].fde_used.u2_i_2__1_n_0 ;
  wire \reg_array[16].fde_used.u2_i_3__1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__2_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__2_n_1 ;
  wire \reg_array[4].fde_used.u2_i_1__2_n_2 ;
  wire \reg_array[4].fde_used.u2_i_1__2_n_3 ;
  wire \reg_array[4].fde_used.u2_i_2__1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_3__1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_4__1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_5__1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__2_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__2_n_1 ;
  wire \reg_array[8].fde_used.u2_i_1__2_n_2 ;
  wire \reg_array[8].fde_used.u2_i_1__2_n_3 ;
  wire \reg_array[8].fde_used.u2_i_2__1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_3__1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_4__1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_5__1_n_0 ;
  wire [3:1]\NLW_reg_array[16].fde_used.u2_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_array[16].fde_used.u2_i_1__2_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[0]),
        .Q(q[0]),
        .R(1'b0));
  CARRY4 \reg_array[0].fde_used.u2_i_1__2 
       (.CI(1'b0),
        .CO({\reg_array[0].fde_used.u2_i_1__2_n_0 ,\reg_array[0].fde_used.u2_i_1__2_n_1 ,\reg_array[0].fde_used.u2_i_1__2_n_2 ,\reg_array[0].fde_used.u2_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[18]}),
        .O(inp[3:0]),
        .S({\reg_array[0].fde_used.u2_i_2__3_n_0 ,\reg_array[0].fde_used.u2_i_3__1_n_0 ,\reg_array[0].fde_used.u2_i_4__1_n_0 ,\reg_array[0].fde_used.u2_i_5__1_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_2__3 
       (.I0(P[21]),
        .O(\reg_array[0].fde_used.u2_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_3__1 
       (.I0(P[20]),
        .O(\reg_array[0].fde_used.u2_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_4__1 
       (.I0(P[19]),
        .O(\reg_array[0].fde_used.u2_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h55655555AAAAAAAA)) 
    \reg_array[0].fde_used.u2_i_5__1 
       (.I0(P[18]),
        .I1(\reg_array[0].fde_used.u2_i_6__1_n_0 ),
        .I2(\reg_array[0].fde_used.u2_i_7__1_n_0 ),
        .I3(\reg_array[0].fde_used.u2_i_8__1_n_0 ),
        .I4(\reg_array[0].fde_used.u2_i_9__0_n_0 ),
        .I5(P[17]),
        .O(\reg_array[0].fde_used.u2_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_6__1 
       (.I0(P[2]),
        .I1(P[0]),
        .I2(P[1]),
        .I3(P[4]),
        .I4(P[3]),
        .O(\reg_array[0].fde_used.u2_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_array[0].fde_used.u2_i_7__1 
       (.I0(P[8]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[5]),
        .O(\reg_array[0].fde_used.u2_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_8__1 
       (.I0(P[11]),
        .I1(P[9]),
        .I2(P[10]),
        .I3(P[13]),
        .I4(P[12]),
        .O(\reg_array[0].fde_used.u2_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \reg_array[0].fde_used.u2_i_9__0 
       (.I0(P[16]),
        .I1(P[35]),
        .I2(P[15]),
        .I3(P[14]),
        .O(\reg_array[0].fde_used.u2_i_9__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[12]),
        .Q(q[12]),
        .R(1'b0));
  CARRY4 \reg_array[12].fde_used.u2_i_1__2 
       (.CI(\reg_array[8].fde_used.u2_i_1__2_n_0 ),
        .CO({\reg_array[12].fde_used.u2_i_1__2_n_0 ,\reg_array[12].fde_used.u2_i_1__2_n_1 ,\reg_array[12].fde_used.u2_i_1__2_n_2 ,\reg_array[12].fde_used.u2_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S({\reg_array[12].fde_used.u2_i_2__1_n_0 ,\reg_array[12].fde_used.u2_i_3__1_n_0 ,\reg_array[12].fde_used.u2_i_4__1_n_0 ,\reg_array[12].fde_used.u2_i_5__1_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_2__1 
       (.I0(P[33]),
        .O(\reg_array[12].fde_used.u2_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_3__1 
       (.I0(P[32]),
        .O(\reg_array[12].fde_used.u2_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_4__1 
       (.I0(P[31]),
        .O(\reg_array[12].fde_used.u2_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_5__1 
       (.I0(P[30]),
        .O(\reg_array[12].fde_used.u2_i_5__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[16]),
        .Q(q[16]),
        .R(1'b0));
  CARRY4 \reg_array[16].fde_used.u2_i_1__2 
       (.CI(\reg_array[12].fde_used.u2_i_1__2_n_0 ),
        .CO({\NLW_reg_array[16].fde_used.u2_i_1__2_CO_UNCONNECTED [3:1],\reg_array[16].fde_used.u2_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_array[16].fde_used.u2_i_1__2_O_UNCONNECTED [3:2],inp[17:16]}),
        .S({1'b0,1'b0,\reg_array[16].fde_used.u2_i_2__1_n_0 ,\reg_array[16].fde_used.u2_i_3__1_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_2__1 
       (.I0(P[35]),
        .O(\reg_array[16].fde_used.u2_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_3__1 
       (.I0(P[34]),
        .O(\reg_array[16].fde_used.u2_i_3__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[4]),
        .Q(q[4]),
        .R(1'b0));
  CARRY4 \reg_array[4].fde_used.u2_i_1__2 
       (.CI(\reg_array[0].fde_used.u2_i_1__2_n_0 ),
        .CO({\reg_array[4].fde_used.u2_i_1__2_n_0 ,\reg_array[4].fde_used.u2_i_1__2_n_1 ,\reg_array[4].fde_used.u2_i_1__2_n_2 ,\reg_array[4].fde_used.u2_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S({\reg_array[4].fde_used.u2_i_2__1_n_0 ,\reg_array[4].fde_used.u2_i_3__1_n_0 ,\reg_array[4].fde_used.u2_i_4__1_n_0 ,\reg_array[4].fde_used.u2_i_5__1_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_2__1 
       (.I0(P[25]),
        .O(\reg_array[4].fde_used.u2_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_3__1 
       (.I0(P[24]),
        .O(\reg_array[4].fde_used.u2_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_4__1 
       (.I0(P[23]),
        .O(\reg_array[4].fde_used.u2_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_5__1 
       (.I0(P[22]),
        .O(\reg_array[4].fde_used.u2_i_5__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[8]),
        .Q(q[8]),
        .R(1'b0));
  CARRY4 \reg_array[8].fde_used.u2_i_1__2 
       (.CI(\reg_array[4].fde_used.u2_i_1__2_n_0 ),
        .CO({\reg_array[8].fde_used.u2_i_1__2_n_0 ,\reg_array[8].fde_used.u2_i_1__2_n_1 ,\reg_array[8].fde_used.u2_i_1__2_n_2 ,\reg_array[8].fde_used.u2_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S({\reg_array[8].fde_used.u2_i_2__1_n_0 ,\reg_array[8].fde_used.u2_i_3__1_n_0 ,\reg_array[8].fde_used.u2_i_4__1_n_0 ,\reg_array[8].fde_used.u2_i_5__1_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_2__1 
       (.I0(P[29]),
        .O(\reg_array[8].fde_used.u2_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_3__1 
       (.I0(P[28]),
        .O(\reg_array[8].fde_used.u2_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_4__1 
       (.I0(P[27]),
        .O(\reg_array[8].fde_used.u2_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_5__1 
       (.I0(P[26]),
        .O(\reg_array[8].fde_used.u2_i_5__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized49
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]inp;
  wire [17:0]q;
  wire \reg_array[0].fde_used.u2_i_1__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_1__3_n_1 ;
  wire \reg_array[0].fde_used.u2_i_1__3_n_2 ;
  wire \reg_array[0].fde_used.u2_i_1__3_n_3 ;
  wire \reg_array[0].fde_used.u2_i_2__4_n_0 ;
  wire \reg_array[0].fde_used.u2_i_3__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_4__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_5__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_6__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_7__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_8__2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_9__1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__3_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__3_n_1 ;
  wire \reg_array[12].fde_used.u2_i_1__3_n_2 ;
  wire \reg_array[12].fde_used.u2_i_1__3_n_3 ;
  wire \reg_array[12].fde_used.u2_i_2__2_n_0 ;
  wire \reg_array[12].fde_used.u2_i_3__2_n_0 ;
  wire \reg_array[12].fde_used.u2_i_4__2_n_0 ;
  wire \reg_array[12].fde_used.u2_i_5__2_n_0 ;
  wire \reg_array[16].fde_used.u2_i_1__3_n_3 ;
  wire \reg_array[16].fde_used.u2_i_2__2_n_0 ;
  wire \reg_array[16].fde_used.u2_i_3__2_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__3_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__3_n_1 ;
  wire \reg_array[4].fde_used.u2_i_1__3_n_2 ;
  wire \reg_array[4].fde_used.u2_i_1__3_n_3 ;
  wire \reg_array[4].fde_used.u2_i_2__2_n_0 ;
  wire \reg_array[4].fde_used.u2_i_3__2_n_0 ;
  wire \reg_array[4].fde_used.u2_i_4__2_n_0 ;
  wire \reg_array[4].fde_used.u2_i_5__2_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__3_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__3_n_1 ;
  wire \reg_array[8].fde_used.u2_i_1__3_n_2 ;
  wire \reg_array[8].fde_used.u2_i_1__3_n_3 ;
  wire \reg_array[8].fde_used.u2_i_2__2_n_0 ;
  wire \reg_array[8].fde_used.u2_i_3__2_n_0 ;
  wire \reg_array[8].fde_used.u2_i_4__2_n_0 ;
  wire \reg_array[8].fde_used.u2_i_5__2_n_0 ;
  wire [3:1]\NLW_reg_array[16].fde_used.u2_i_1__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_array[16].fde_used.u2_i_1__3_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[0]),
        .Q(q[0]),
        .R(1'b0));
  CARRY4 \reg_array[0].fde_used.u2_i_1__3 
       (.CI(1'b0),
        .CO({\reg_array[0].fde_used.u2_i_1__3_n_0 ,\reg_array[0].fde_used.u2_i_1__3_n_1 ,\reg_array[0].fde_used.u2_i_1__3_n_2 ,\reg_array[0].fde_used.u2_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[18]}),
        .O(inp[3:0]),
        .S({\reg_array[0].fde_used.u2_i_2__4_n_0 ,\reg_array[0].fde_used.u2_i_3__2_n_0 ,\reg_array[0].fde_used.u2_i_4__2_n_0 ,\reg_array[0].fde_used.u2_i_5__2_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_2__4 
       (.I0(P[21]),
        .O(\reg_array[0].fde_used.u2_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_3__2 
       (.I0(P[20]),
        .O(\reg_array[0].fde_used.u2_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_4__2 
       (.I0(P[19]),
        .O(\reg_array[0].fde_used.u2_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h55655555AAAAAAAA)) 
    \reg_array[0].fde_used.u2_i_5__2 
       (.I0(P[18]),
        .I1(\reg_array[0].fde_used.u2_i_6__2_n_0 ),
        .I2(\reg_array[0].fde_used.u2_i_7__2_n_0 ),
        .I3(\reg_array[0].fde_used.u2_i_8__2_n_0 ),
        .I4(\reg_array[0].fde_used.u2_i_9__1_n_0 ),
        .I5(P[17]),
        .O(\reg_array[0].fde_used.u2_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_6__2 
       (.I0(P[2]),
        .I1(P[0]),
        .I2(P[1]),
        .I3(P[4]),
        .I4(P[3]),
        .O(\reg_array[0].fde_used.u2_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_array[0].fde_used.u2_i_7__2 
       (.I0(P[8]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[5]),
        .O(\reg_array[0].fde_used.u2_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_8__2 
       (.I0(P[11]),
        .I1(P[9]),
        .I2(P[10]),
        .I3(P[13]),
        .I4(P[12]),
        .O(\reg_array[0].fde_used.u2_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \reg_array[0].fde_used.u2_i_9__1 
       (.I0(P[16]),
        .I1(P[35]),
        .I2(P[15]),
        .I3(P[14]),
        .O(\reg_array[0].fde_used.u2_i_9__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[12]),
        .Q(q[12]),
        .R(1'b0));
  CARRY4 \reg_array[12].fde_used.u2_i_1__3 
       (.CI(\reg_array[8].fde_used.u2_i_1__3_n_0 ),
        .CO({\reg_array[12].fde_used.u2_i_1__3_n_0 ,\reg_array[12].fde_used.u2_i_1__3_n_1 ,\reg_array[12].fde_used.u2_i_1__3_n_2 ,\reg_array[12].fde_used.u2_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S({\reg_array[12].fde_used.u2_i_2__2_n_0 ,\reg_array[12].fde_used.u2_i_3__2_n_0 ,\reg_array[12].fde_used.u2_i_4__2_n_0 ,\reg_array[12].fde_used.u2_i_5__2_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_2__2 
       (.I0(P[33]),
        .O(\reg_array[12].fde_used.u2_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_3__2 
       (.I0(P[32]),
        .O(\reg_array[12].fde_used.u2_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_4__2 
       (.I0(P[31]),
        .O(\reg_array[12].fde_used.u2_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_5__2 
       (.I0(P[30]),
        .O(\reg_array[12].fde_used.u2_i_5__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[16]),
        .Q(q[16]),
        .R(1'b0));
  CARRY4 \reg_array[16].fde_used.u2_i_1__3 
       (.CI(\reg_array[12].fde_used.u2_i_1__3_n_0 ),
        .CO({\NLW_reg_array[16].fde_used.u2_i_1__3_CO_UNCONNECTED [3:1],\reg_array[16].fde_used.u2_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_array[16].fde_used.u2_i_1__3_O_UNCONNECTED [3:2],inp[17:16]}),
        .S({1'b0,1'b0,\reg_array[16].fde_used.u2_i_2__2_n_0 ,\reg_array[16].fde_used.u2_i_3__2_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_2__2 
       (.I0(P[35]),
        .O(\reg_array[16].fde_used.u2_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_3__2 
       (.I0(P[34]),
        .O(\reg_array[16].fde_used.u2_i_3__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[4]),
        .Q(q[4]),
        .R(1'b0));
  CARRY4 \reg_array[4].fde_used.u2_i_1__3 
       (.CI(\reg_array[0].fde_used.u2_i_1__3_n_0 ),
        .CO({\reg_array[4].fde_used.u2_i_1__3_n_0 ,\reg_array[4].fde_used.u2_i_1__3_n_1 ,\reg_array[4].fde_used.u2_i_1__3_n_2 ,\reg_array[4].fde_used.u2_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S({\reg_array[4].fde_used.u2_i_2__2_n_0 ,\reg_array[4].fde_used.u2_i_3__2_n_0 ,\reg_array[4].fde_used.u2_i_4__2_n_0 ,\reg_array[4].fde_used.u2_i_5__2_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_2__2 
       (.I0(P[25]),
        .O(\reg_array[4].fde_used.u2_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_3__2 
       (.I0(P[24]),
        .O(\reg_array[4].fde_used.u2_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_4__2 
       (.I0(P[23]),
        .O(\reg_array[4].fde_used.u2_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_5__2 
       (.I0(P[22]),
        .O(\reg_array[4].fde_used.u2_i_5__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[8]),
        .Q(q[8]),
        .R(1'b0));
  CARRY4 \reg_array[8].fde_used.u2_i_1__3 
       (.CI(\reg_array[4].fde_used.u2_i_1__3_n_0 ),
        .CO({\reg_array[8].fde_used.u2_i_1__3_n_0 ,\reg_array[8].fde_used.u2_i_1__3_n_1 ,\reg_array[8].fde_used.u2_i_1__3_n_2 ,\reg_array[8].fde_used.u2_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S({\reg_array[8].fde_used.u2_i_2__2_n_0 ,\reg_array[8].fde_used.u2_i_3__2_n_0 ,\reg_array[8].fde_used.u2_i_4__2_n_0 ,\reg_array[8].fde_used.u2_i_5__2_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_2__2 
       (.I0(P[29]),
        .O(\reg_array[8].fde_used.u2_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_3__2 
       (.I0(P[28]),
        .O(\reg_array[8].fde_used.u2_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_4__2 
       (.I0(P[27]),
        .O(\reg_array[8].fde_used.u2_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_5__2 
       (.I0(P[26]),
        .O(\reg_array[8].fde_used.u2_i_5__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized5
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized51
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]inp;
  wire [17:0]q;
  wire \reg_array[0].fde_used.u2_i_1__4_n_0 ;
  wire \reg_array[0].fde_used.u2_i_1__4_n_1 ;
  wire \reg_array[0].fde_used.u2_i_1__4_n_2 ;
  wire \reg_array[0].fde_used.u2_i_1__4_n_3 ;
  wire \reg_array[0].fde_used.u2_i_2__5_n_0 ;
  wire \reg_array[0].fde_used.u2_i_3__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_4__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_5__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_6__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_7__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_8__3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_9__2_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__4_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1__4_n_1 ;
  wire \reg_array[12].fde_used.u2_i_1__4_n_2 ;
  wire \reg_array[12].fde_used.u2_i_1__4_n_3 ;
  wire \reg_array[12].fde_used.u2_i_2__3_n_0 ;
  wire \reg_array[12].fde_used.u2_i_3__3_n_0 ;
  wire \reg_array[12].fde_used.u2_i_4__3_n_0 ;
  wire \reg_array[12].fde_used.u2_i_5__3_n_0 ;
  wire \reg_array[16].fde_used.u2_i_1__4_n_3 ;
  wire \reg_array[16].fde_used.u2_i_2__3_n_0 ;
  wire \reg_array[16].fde_used.u2_i_3__3_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__4_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1__4_n_1 ;
  wire \reg_array[4].fde_used.u2_i_1__4_n_2 ;
  wire \reg_array[4].fde_used.u2_i_1__4_n_3 ;
  wire \reg_array[4].fde_used.u2_i_2__3_n_0 ;
  wire \reg_array[4].fde_used.u2_i_3__3_n_0 ;
  wire \reg_array[4].fde_used.u2_i_4__3_n_0 ;
  wire \reg_array[4].fde_used.u2_i_5__3_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__4_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1__4_n_1 ;
  wire \reg_array[8].fde_used.u2_i_1__4_n_2 ;
  wire \reg_array[8].fde_used.u2_i_1__4_n_3 ;
  wire \reg_array[8].fde_used.u2_i_2__3_n_0 ;
  wire \reg_array[8].fde_used.u2_i_3__3_n_0 ;
  wire \reg_array[8].fde_used.u2_i_4__3_n_0 ;
  wire \reg_array[8].fde_used.u2_i_5__3_n_0 ;
  wire [3:1]\NLW_reg_array[16].fde_used.u2_i_1__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_array[16].fde_used.u2_i_1__4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[0]),
        .Q(q[0]),
        .R(1'b0));
  CARRY4 \reg_array[0].fde_used.u2_i_1__4 
       (.CI(1'b0),
        .CO({\reg_array[0].fde_used.u2_i_1__4_n_0 ,\reg_array[0].fde_used.u2_i_1__4_n_1 ,\reg_array[0].fde_used.u2_i_1__4_n_2 ,\reg_array[0].fde_used.u2_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[18]}),
        .O(inp[3:0]),
        .S({\reg_array[0].fde_used.u2_i_2__5_n_0 ,\reg_array[0].fde_used.u2_i_3__3_n_0 ,\reg_array[0].fde_used.u2_i_4__3_n_0 ,\reg_array[0].fde_used.u2_i_5__3_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_2__5 
       (.I0(P[21]),
        .O(\reg_array[0].fde_used.u2_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_3__3 
       (.I0(P[20]),
        .O(\reg_array[0].fde_used.u2_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[0].fde_used.u2_i_4__3 
       (.I0(P[19]),
        .O(\reg_array[0].fde_used.u2_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h55655555AAAAAAAA)) 
    \reg_array[0].fde_used.u2_i_5__3 
       (.I0(P[18]),
        .I1(\reg_array[0].fde_used.u2_i_6__3_n_0 ),
        .I2(\reg_array[0].fde_used.u2_i_7__3_n_0 ),
        .I3(\reg_array[0].fde_used.u2_i_8__3_n_0 ),
        .I4(\reg_array[0].fde_used.u2_i_9__2_n_0 ),
        .I5(P[17]),
        .O(\reg_array[0].fde_used.u2_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_6__3 
       (.I0(P[2]),
        .I1(P[0]),
        .I2(P[1]),
        .I3(P[4]),
        .I4(P[3]),
        .O(\reg_array[0].fde_used.u2_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_array[0].fde_used.u2_i_7__3 
       (.I0(P[8]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[5]),
        .O(\reg_array[0].fde_used.u2_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_8__3 
       (.I0(P[11]),
        .I1(P[9]),
        .I2(P[10]),
        .I3(P[13]),
        .I4(P[12]),
        .O(\reg_array[0].fde_used.u2_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \reg_array[0].fde_used.u2_i_9__2 
       (.I0(P[16]),
        .I1(P[35]),
        .I2(P[15]),
        .I3(P[14]),
        .O(\reg_array[0].fde_used.u2_i_9__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[12]),
        .Q(q[12]),
        .R(1'b0));
  CARRY4 \reg_array[12].fde_used.u2_i_1__4 
       (.CI(\reg_array[8].fde_used.u2_i_1__4_n_0 ),
        .CO({\reg_array[12].fde_used.u2_i_1__4_n_0 ,\reg_array[12].fde_used.u2_i_1__4_n_1 ,\reg_array[12].fde_used.u2_i_1__4_n_2 ,\reg_array[12].fde_used.u2_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S({\reg_array[12].fde_used.u2_i_2__3_n_0 ,\reg_array[12].fde_used.u2_i_3__3_n_0 ,\reg_array[12].fde_used.u2_i_4__3_n_0 ,\reg_array[12].fde_used.u2_i_5__3_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_2__3 
       (.I0(P[33]),
        .O(\reg_array[12].fde_used.u2_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_3__3 
       (.I0(P[32]),
        .O(\reg_array[12].fde_used.u2_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_4__3 
       (.I0(P[31]),
        .O(\reg_array[12].fde_used.u2_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[12].fde_used.u2_i_5__3 
       (.I0(P[30]),
        .O(\reg_array[12].fde_used.u2_i_5__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[16]),
        .Q(q[16]),
        .R(1'b0));
  CARRY4 \reg_array[16].fde_used.u2_i_1__4 
       (.CI(\reg_array[12].fde_used.u2_i_1__4_n_0 ),
        .CO({\NLW_reg_array[16].fde_used.u2_i_1__4_CO_UNCONNECTED [3:1],\reg_array[16].fde_used.u2_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_array[16].fde_used.u2_i_1__4_O_UNCONNECTED [3:2],inp[17:16]}),
        .S({1'b0,1'b0,\reg_array[16].fde_used.u2_i_2__3_n_0 ,\reg_array[16].fde_used.u2_i_3__3_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_2__3 
       (.I0(P[35]),
        .O(\reg_array[16].fde_used.u2_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[16].fde_used.u2_i_3__3 
       (.I0(P[34]),
        .O(\reg_array[16].fde_used.u2_i_3__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[4]),
        .Q(q[4]),
        .R(1'b0));
  CARRY4 \reg_array[4].fde_used.u2_i_1__4 
       (.CI(\reg_array[0].fde_used.u2_i_1__4_n_0 ),
        .CO({\reg_array[4].fde_used.u2_i_1__4_n_0 ,\reg_array[4].fde_used.u2_i_1__4_n_1 ,\reg_array[4].fde_used.u2_i_1__4_n_2 ,\reg_array[4].fde_used.u2_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S({\reg_array[4].fde_used.u2_i_2__3_n_0 ,\reg_array[4].fde_used.u2_i_3__3_n_0 ,\reg_array[4].fde_used.u2_i_4__3_n_0 ,\reg_array[4].fde_used.u2_i_5__3_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_2__3 
       (.I0(P[25]),
        .O(\reg_array[4].fde_used.u2_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_3__3 
       (.I0(P[24]),
        .O(\reg_array[4].fde_used.u2_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_4__3 
       (.I0(P[23]),
        .O(\reg_array[4].fde_used.u2_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[4].fde_used.u2_i_5__3 
       (.I0(P[22]),
        .O(\reg_array[4].fde_used.u2_i_5__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[8]),
        .Q(q[8]),
        .R(1'b0));
  CARRY4 \reg_array[8].fde_used.u2_i_1__4 
       (.CI(\reg_array[4].fde_used.u2_i_1__4_n_0 ),
        .CO({\reg_array[8].fde_used.u2_i_1__4_n_0 ,\reg_array[8].fde_used.u2_i_1__4_n_1 ,\reg_array[8].fde_used.u2_i_1__4_n_2 ,\reg_array[8].fde_used.u2_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S({\reg_array[8].fde_used.u2_i_2__3_n_0 ,\reg_array[8].fde_used.u2_i_3__3_n_0 ,\reg_array[8].fde_used.u2_i_4__3_n_0 ,\reg_array[8].fde_used.u2_i_5__3_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_2__3 
       (.I0(P[29]),
        .O(\reg_array[8].fde_used.u2_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_3__3 
       (.I0(P[28]),
        .O(\reg_array[8].fde_used.u2_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_4__3 
       (.I0(P[27]),
        .O(\reg_array[8].fde_used.u2_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reg_array[8].fde_used.u2_i_5__3 
       (.I0(P[26]),
        .O(\reg_array[8].fde_used.u2_i_5__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized7
   (internal_s_69_5_addsub,
    q,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \pipe_16_22_reg[0][16] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    S,
    imagout,
    clk);
  output [17:0]internal_s_69_5_addsub;
  output [17:0]q;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output \op_mem_91_20_reg[0][3]_0 ;
  input [16:0]\pipe_16_22_reg[0][16] ;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [1:0]S;
  input [17:0]imagout;
  input clk;

  wire [1:0]S;
  wire clk;
  wire [17:0]imagout;
  wire [17:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire \op_mem_91_20_reg[0][11]_i_1__1_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__1_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire \op_mem_91_20_reg[0][15]_i_1__1_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__1_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__1_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__1_n_3 ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire \op_mem_91_20_reg[0][17]_i_1_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__1_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire \op_mem_91_20_reg[0][7]_i_1__1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__1_n_3 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [16:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [17:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_16;
  wire srlc32_out_17;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__29
       (.I0(q[7]),
        .I1(\pipe_16_22_reg[0][16] [7]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__29
       (.I0(q[6]),
        .I1(\pipe_16_22_reg[0][16] [6]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__29
       (.I0(q[5]),
        .I1(\pipe_16_22_reg[0][16] [5]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__29
       (.I0(q[4]),
        .I1(\pipe_16_22_reg[0][16] [4]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7] [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__29
       (.I0(q[11]),
        .I1(\pipe_16_22_reg[0][16] [11]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__29
       (.I0(q[10]),
        .I1(\pipe_16_22_reg[0][16] [10]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__29
       (.I0(q[9]),
        .I1(\pipe_16_22_reg[0][16] [9]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__29
       (.I0(q[8]),
        .I1(\pipe_16_22_reg[0][16] [8]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11] [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__29
       (.I0(q[15]),
        .I1(\pipe_16_22_reg[0][16] [15]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__29
       (.I0(q[14]),
        .I1(\pipe_16_22_reg[0][16] [14]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__29
       (.I0(q[13]),
        .I1(\pipe_16_22_reg[0][16] [13]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__29
       (.I0(q[12]),
        .I1(\pipe_16_22_reg[0][16] [12]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15] [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__29
       (.I0(q[16]),
        .I1(\pipe_16_22_reg[0][16] [16]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][17] ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__29
       (.I0(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__29
       (.I0(q[3]),
        .I1(\pipe_16_22_reg[0][16] [3]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__39
       (.I0(q[2]),
        .I1(\pipe_16_22_reg[0][16] [2]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__29
       (.I0(q[1]),
        .I1(\pipe_16_22_reg[0][16] [1]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__14
       (.I0(q[0]),
        .I1(\pipe_16_22_reg[0][16] [0]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3] [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__1_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1__1_n_0 ,\op_mem_91_20_reg[0][11]_i_1__1_n_1 ,\op_mem_91_20_reg[0][11]_i_1__1_n_2 ,\op_mem_91_20_reg[0][11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pipe_16_22_reg[0][16] [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\pipe_16_22_reg[0][11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__1 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__1_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__1_n_0 ,\op_mem_91_20_reg[0][15]_i_1__1_n_1 ,\op_mem_91_20_reg[0][15]_i_1__1_n_2 ,\op_mem_91_20_reg[0][15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pipe_16_22_reg[0][16] [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\pipe_16_22_reg[0][15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\pipe_16_22_reg[0][16] [16]}),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1_O_UNCONNECTED [3:2],internal_s_69_5_addsub[17:16]}),
        .S({1'b0,1'b0,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__1_n_0 ,\op_mem_91_20_reg[0][3]_i_1__1_n_1 ,\op_mem_91_20_reg[0][3]_i_1__1_n_2 ,\op_mem_91_20_reg[0][3]_i_1__1_n_3 }),
        .CYINIT(q[17]),
        .DI(\pipe_16_22_reg[0][16] [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\pipe_16_22_reg[0][3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__1_n_0 ,\op_mem_91_20_reg[0][7]_i_1__1_n_1 ,\op_mem_91_20_reg[0][7]_i_1__1_n_2 ,\op_mem_91_20_reg[0][7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pipe_16_22_reg[0][16] [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\pipe_16_22_reg[0][7] ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[0].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[0]),
        .Q(srlc32_out_0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[10].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[10]),
        .Q(srlc32_out_10));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[11].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[11]),
        .Q(srlc32_out_11));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[12].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[12]),
        .Q(srlc32_out_12));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[13].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[13]),
        .Q(srlc32_out_13));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[14].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[14]),
        .Q(srlc32_out_14));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[15].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[15]),
        .Q(srlc32_out_15));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_16),
        .Q(q[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[16].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[16]),
        .Q(srlc32_out_16));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_17),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[17].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[17]),
        .Q(srlc32_out_17));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[1].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[1]),
        .Q(srlc32_out_1));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[2].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[2]),
        .Q(srlc32_out_2));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[3].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[3]),
        .Q(srlc32_out_3));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[4].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[4]),
        .Q(srlc32_out_4));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[5].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[5]),
        .Q(srlc32_out_5));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[6].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[6]),
        .Q(srlc32_out_6));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[7].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[7]),
        .Q(srlc32_out_7));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[8].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[8]),
        .Q(srlc32_out_8));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan_x0/quadrant_map/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \reg_array[9].srlc32_used.u1 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(imagout[9]),
        .Q(srlc32_out_9));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module complexphasedetector_0_srlc33e__parameterized9
   (S,
    q,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][17] ,
    realout,
    clk);
  output [3:0]S;
  output [0:0]q;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [17:0]realout;
  input clk;

  wire [3:0]S;
  wire clk;
  wire [16:0]delay4_q_net;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]q;
  wire [17:0]realout;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[0]),
        .Q(delay4_q_net[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[10]),
        .Q(delay4_q_net[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[11]),
        .Q(delay4_q_net[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[12]),
        .Q(delay4_q_net[12]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[13]),
        .Q(delay4_q_net[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[14]),
        .Q(delay4_q_net[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[15]),
        .Q(delay4_q_net[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[16]),
        .Q(delay4_q_net[16]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[17]),
        .Q(q),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[1]),
        .Q(delay4_q_net[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[2]),
        .Q(delay4_q_net[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[3]),
        .Q(delay4_q_net[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[4]),
        .Q(delay4_q_net[4]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[5]),
        .Q(delay4_q_net[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[6]),
        .Q(delay4_q_net[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[7]),
        .Q(delay4_q_net[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[8]),
        .Q(delay4_q_net[8]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(realout[9]),
        .Q(delay4_q_net[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_1__0
       (.I0(q),
        .I1(delay4_q_net[7]),
        .O(\pipe_16_22_reg[0][7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_2__0
       (.I0(q),
        .I1(delay4_q_net[6]),
        .O(\pipe_16_22_reg[0][7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_3__0
       (.I0(q),
        .I1(delay4_q_net[5]),
        .O(\pipe_16_22_reg[0][7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__0_i_4__0
       (.I0(q),
        .I1(delay4_q_net[4]),
        .O(\pipe_16_22_reg[0][7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_1__0
       (.I0(q),
        .I1(delay4_q_net[11]),
        .O(\pipe_16_22_reg[0][11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_2__0
       (.I0(q),
        .I1(delay4_q_net[10]),
        .O(\pipe_16_22_reg[0][11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_3__0
       (.I0(q),
        .I1(delay4_q_net[9]),
        .O(\pipe_16_22_reg[0][11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__1_i_4__0
       (.I0(q),
        .I1(delay4_q_net[8]),
        .O(\pipe_16_22_reg[0][11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_1__0
       (.I0(q),
        .I1(delay4_q_net[15]),
        .O(\pipe_16_22_reg[0][15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_2__0
       (.I0(q),
        .I1(delay4_q_net[14]),
        .O(\pipe_16_22_reg[0][15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_3__0
       (.I0(q),
        .I1(delay4_q_net[13]),
        .O(\pipe_16_22_reg[0][15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__2_i_4__0
       (.I0(q),
        .I1(delay4_q_net[12]),
        .O(\pipe_16_22_reg[0][15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry__3_i_1__0
       (.I0(q),
        .I1(delay4_q_net[16]),
        .O(\pipe_16_22_reg[0][17] ));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_1__0
       (.I0(q),
        .I1(delay4_q_net[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_2__0
       (.I0(q),
        .I1(delay4_q_net[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_3__0
       (.I0(q),
        .I1(delay4_q_net[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    unregy_join_6_1_carry_i_4__0
       (.I0(q),
        .I1(delay4_q_net[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg
   (\op_mem_91_20_reg[0][8] ,
    q,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_37_22_reg[0] ,
    \op_mem_37_22_reg[0]_0 ,
    \op_mem_37_22_reg[0]_1 ,
    \op_mem_37_22_reg[0]_2 ,
    \op_mem_37_22_reg[0]_3 ,
    \op_mem_37_22_reg[0]_4 ,
    \op_mem_37_22_reg[0]_5 ,
    \op_mem_37_22_reg[0]_6 ,
    S,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_37_22_reg[0]_7 ,
    \op_mem_37_22_reg[0]_8 ,
    \op_mem_91_20_reg[0][0] ,
    DI,
    d,
    clk);
  output [3:0]\op_mem_91_20_reg[0][8] ;
  output [20:0]q;
  output [0:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12] ;
  output [3:0]\op_mem_91_20_reg[0][16] ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20] ;
  output [3:0]\op_mem_37_22_reg[0] ;
  output [3:0]\op_mem_37_22_reg[0]_0 ;
  output [0:0]\op_mem_37_22_reg[0]_1 ;
  output [3:0]\op_mem_37_22_reg[0]_2 ;
  output [2:0]\op_mem_37_22_reg[0]_3 ;
  output [3:0]\op_mem_37_22_reg[0]_4 ;
  output [3:0]\op_mem_37_22_reg[0]_5 ;
  output [1:0]\op_mem_37_22_reg[0]_6 ;
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [2:0]\op_mem_37_22_reg[0]_7 ;
  output [1:0]\op_mem_37_22_reg[0]_8 ;
  output [0:0]\op_mem_91_20_reg[0][0] ;
  output [0:0]DI;
  input [20:0]d;
  input clk;

  wire [0:0]DI;
  wire [3:0]S;
  wire clk;
  wire [20:0]d;
  wire [3:0]\op_mem_37_22_reg[0] ;
  wire [3:0]\op_mem_37_22_reg[0]_0 ;
  wire [0:0]\op_mem_37_22_reg[0]_1 ;
  wire [3:0]\op_mem_37_22_reg[0]_2 ;
  wire [2:0]\op_mem_37_22_reg[0]_3 ;
  wire [3:0]\op_mem_37_22_reg[0]_4 ;
  wire [3:0]\op_mem_37_22_reg[0]_5 ;
  wire [1:0]\op_mem_37_22_reg[0]_6 ;
  wire [2:0]\op_mem_37_22_reg[0]_7 ;
  wire [1:0]\op_mem_37_22_reg[0]_8 ;
  wire [0:0]\op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [0:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [20:0]q;

  complexphasedetector_0_srlc33e \partial_one.last_srlc33e 
       (.DI(DI),
        .S(S),
        .clk(clk),
        .d(d),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\op_mem_37_22_reg[0]_0 (\op_mem_37_22_reg[0]_0 ),
        .\op_mem_37_22_reg[0]_1 (\op_mem_37_22_reg[0]_1 ),
        .\op_mem_37_22_reg[0]_2 (\op_mem_37_22_reg[0]_2 ),
        .\op_mem_37_22_reg[0]_3 (\op_mem_37_22_reg[0]_3 ),
        .\op_mem_37_22_reg[0]_4 (\op_mem_37_22_reg[0]_4 ),
        .\op_mem_37_22_reg[0]_5 (\op_mem_37_22_reg[0]_5 ),
        .\op_mem_37_22_reg[0]_6 (\op_mem_37_22_reg[0]_6 ),
        .\op_mem_37_22_reg[0]_7 (\op_mem_37_22_reg[0]_7 ),
        .\op_mem_37_22_reg[0]_8 (\op_mem_37_22_reg[0]_8 ),
        .\op_mem_91_20_reg[0][0] (\op_mem_91_20_reg[0][0] ),
        .\op_mem_91_20_reg[0][12] (\op_mem_91_20_reg[0][12] ),
        .\op_mem_91_20_reg[0][12]_0 (\op_mem_91_20_reg[0][12]_0 ),
        .\op_mem_91_20_reg[0][16] (\op_mem_91_20_reg[0][16] ),
        .\op_mem_91_20_reg[0][16]_0 (\op_mem_91_20_reg[0][16]_0 ),
        .\op_mem_91_20_reg[0][20] (\op_mem_91_20_reg[0][20] ),
        .\op_mem_91_20_reg[0][20]_0 (\op_mem_91_20_reg[0][20]_0 ),
        .\op_mem_91_20_reg[0][8] (\op_mem_91_20_reg[0][8] ),
        .\op_mem_91_20_reg[0][8]_0 (\op_mem_91_20_reg[0][8]_0 ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg_62
   (q,
    \reg_array[20].fde_used.u2 ,
    clk);
  output [20:0]q;
  input [20:0]\reg_array[20].fde_used.u2 ;
  input clk;

  wire clk;
  wire [20:0]q;
  wire [20:0]\reg_array[20].fde_used.u2 ;

  complexphasedetector_0_srlc33e_63 \partial_one.last_srlc33e 
       (.clk(clk),
        .q(q),
        .\reg_array[20].fde_used.u2_0 (\reg_array[20].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized1
   (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ,
    d,
    clk);
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  output [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  output [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  wire [17:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ;
  wire [1:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ;

  complexphasedetector_0_srlc33e__parameterized1 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_3 ),
        .\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_4 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized10
   (S,
    q,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][17] ,
    realout,
    clk);
  output [3:0]S;
  output [0:0]q;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [17:0]realout;
  input clk;

  wire [3:0]S;
  wire clk;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]q;
  wire [17:0]realout;

  complexphasedetector_0_srlc33e__parameterized9 \partial_one.last_srlc33e 
       (.S(S),
        .clk(clk),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q),
        .realout(realout));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized12
   (power,
    d,
    clk);
  output [17:0]power;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]power;

  complexphasedetector_0_srlc33e__parameterized11 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .power(power));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized14
   (ch1seldly,
    ch1ismaster,
    clk);
  output [0:0]ch1seldly;
  input ch1ismaster;
  input clk;

  wire ch1ismaster;
  wire [0:0]ch1seldly;
  wire clk;

  complexphasedetector_0_srlc33e__parameterized13 \partial_one.last_srlc33e 
       (.ch1ismaster(ch1ismaster),
        .ch1seldly(ch1seldly),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized16
   (internal_s_69_5_addsub,
    q,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    inverter_op_net,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][15]_0 ,
    \pipe_16_22_reg[0][16] ,
    S,
    m_axis_dout_tdata,
    clk);
  output [17:0]internal_s_69_5_addsub;
  output [17:0]q;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output inverter_op_net;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][3]_0 ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][7]_0 ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][11]_0 ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [3:0]\pipe_16_22_reg[0][15]_0 ;
  input [0:0]\pipe_16_22_reg[0][16] ;
  input [1:0]S;
  input [17:0]m_axis_dout_tdata;
  input clk;

  wire [1:0]S;
  wire clk;
  wire [17:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [17:0]m_axis_dout_tdata;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][3]_0 ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized15 \partial_one.last_srlc33e 
       (.S(S),
        .clk(clk),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .inverter_op_net(inverter_op_net),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][11]_0 (\pipe_16_22_reg[0][11]_0 ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][15]_0 (\pipe_16_22_reg[0][15]_0 ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][3]_0 (\pipe_16_22_reg[0][3]_0 ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\pipe_16_22_reg[0][7]_0 (\pipe_16_22_reg[0][7]_0 ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized18
   (S,
    q,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][17] ,
    m_axis_dout_tdata,
    clk);
  output [3:0]S;
  output [0:0]q;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [17:0]m_axis_dout_tdata;
  input clk;

  wire [3:0]S;
  wire clk;
  wire [17:0]m_axis_dout_tdata;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]q;

  complexphasedetector_0_srlc33e__parameterized17 \partial_one.last_srlc33e 
       (.S(S),
        .clk(clk),
        .m_axis_dout_tdata(m_axis_dout_tdata),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized1_117
   (s_axis_b_tdata,
    d,
    clk);
  output [17:0]s_axis_b_tdata;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]s_axis_b_tdata;

  complexphasedetector_0_srlc33e__parameterized1_119 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .s_axis_b_tdata(s_axis_b_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized20
   (S,
    q,
    \pipe_16_22_reg[0][16] ,
    b,
    \reg_array[17].fde_used.u2 ,
    clk);
  output [0:0]S;
  output [0:0]q;
  output [0:0]\pipe_16_22_reg[0][16] ;
  input [1:0]b;
  input [0:0]\reg_array[17].fde_used.u2 ;
  input clk;

  wire [0:0]S;
  wire [1:0]b;
  wire clk;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [0:0]q;
  wire [0:0]\reg_array[17].fde_used.u2 ;

  complexphasedetector_0_srlc33e__parameterized19 \partial_one.last_srlc33e 
       (.S(S),
        .b(b),
        .clk(clk),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .q(q),
        .\reg_array[17].fde_used.u2 (\reg_array[17].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized22
   (\pipe_16_22_reg[0][17] ,
    q,
    clk);
  output [0:0]\pipe_16_22_reg[0][17] ;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [0:0]q;

  complexphasedetector_0_srlc33e__parameterized21 \partial_one.last_srlc33e 
       (.clk(clk),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized24
   (DI,
    S,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][17]_0 ,
    \pipe_16_22_reg[0][17]_1 ,
    \pipe_16_22_reg[0][17]_2 ,
    d,
    clk);
  output [0:0]DI;
  output [0:0]S;
  output [3:0]\pipe_16_22_reg[0][17] ;
  output [3:0]\pipe_16_22_reg[0][17]_0 ;
  output [3:0]\pipe_16_22_reg[0][17]_1 ;
  output [3:0]\pipe_16_22_reg[0][17]_2 ;
  input [17:0]d;
  input clk;

  wire [0:0]DI;
  wire [0:0]S;
  wire clk;
  wire [17:0]d;
  wire [3:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][17]_0 ;
  wire [3:0]\pipe_16_22_reg[0][17]_1 ;
  wire [3:0]\pipe_16_22_reg[0][17]_2 ;

  complexphasedetector_0_srlc33e__parameterized23 \partial_one.last_srlc33e 
       (.DI(DI),
        .S(S),
        .clk(clk),
        .d(d),
        .\pipe_16_22_reg[0][17] (\pipe_16_22_reg[0][17] ),
        .\pipe_16_22_reg[0][17]_0 (\pipe_16_22_reg[0][17]_0 ),
        .\pipe_16_22_reg[0][17]_1 (\pipe_16_22_reg[0][17]_1 ),
        .\pipe_16_22_reg[0][17]_2 (\pipe_16_22_reg[0][17]_2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized26
   (\reg_array[0].fde_used.u2 ,
    S,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][18] ,
    logical_y_net,
    clk,
    \latency_pipe_5_26_reg[0] ,
    swprate);
  output \reg_array[0].fde_used.u2 ;
  output [3:0]S;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [2:0]\pipe_16_22_reg[0][18] ;
  input logical_y_net;
  input clk;
  input \latency_pipe_5_26_reg[0] ;
  input [17:0]swprate;

  wire [3:0]S;
  wire clk;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical_y_net;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [2:0]\pipe_16_22_reg[0][18] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire \reg_array[0].fde_used.u2 ;
  wire [17:0]swprate;

  complexphasedetector_0_srlc33e__parameterized25 \partial_one.last_srlc33e 
       (.S(S),
        .clk(clk),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .logical_y_net(logical_y_net),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][18] (\pipe_16_22_reg[0][18] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .\reg_array[0].fde_used.u2_0 (\reg_array[0].fde_used.u2 ),
        .swprate(swprate));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized28
   (q,
    P,
    clk);
  output [21:0]q;
  input [37:0]P;
  input clk;

  wire [37:0]P;
  wire clk;
  wire [21:0]q;

  complexphasedetector_0_srlc33e__parameterized27 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized3
   (\pipe_16_22_reg[0][20] ,
    q,
    clk);
  output [0:0]\pipe_16_22_reg[0][20] ;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire [0:0]q;

  complexphasedetector_0_srlc33e__parameterized3 \partial_one.last_srlc33e 
       (.clk(clk),
        .\pipe_16_22_reg[0][20] (\pipe_16_22_reg[0][20] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized30
   (\minimagout[17] ,
    s_axis_b_tdata,
    d,
    clk);
  output [17:0]\minimagout[17] ;
  output [17:0]s_axis_b_tdata;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]\minimagout[17] ;
  wire [17:0]s_axis_b_tdata;

  complexphasedetector_0_srlc33e__parameterized29 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .\minimagout[17] (\minimagout[17] ),
        .s_axis_b_tdata(s_axis_b_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized32
   (dout,
    d,
    clk);
  output [17:0]dout;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]dout;

  complexphasedetector_0_srlc33e__parameterized31 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .dout(dout));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized34
   (fully_2_1_bit,
    q,
    dout,
    d,
    clk);
  output fully_2_1_bit;
  output [17:0]q;
  input [0:0]dout;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [0:0]dout;
  wire fully_2_1_bit;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized33 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .dout(dout),
        .fully_2_1_bit(fully_2_1_bit),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized36
   (q,
    ch1seldly,
    clk);
  output [0:0]q;
  input [0:0]ch1seldly;
  input clk;

  wire [0:0]ch1seldly;
  wire clk;
  wire [0:0]q;

  complexphasedetector_0_srlc33e__parameterized35 \partial_one.last_srlc33e 
       (.ch1seldly(ch1seldly),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized38
   (q,
    d,
    clk);
  output [17:0]q;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized37 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized40
   (fully_2_1_bit,
    q,
    \reg_array[17].fde_used.u2 ,
    d,
    clk);
  output fully_2_1_bit;
  output [17:0]q;
  input [0:0]\reg_array[17].fde_used.u2 ;
  input [17:0]d;
  input clk;

  wire clk;
  wire [17:0]d;
  wire fully_2_1_bit;
  wire [17:0]q;
  wire [0:0]\reg_array[17].fde_used.u2 ;

  complexphasedetector_0_srlc33e__parameterized39 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .fully_2_1_bit(fully_2_1_bit),
        .q(q),
        .\reg_array[17].fde_used.u2_0 (\reg_array[17].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized42
   (S,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \reg_array[19].fde_used.u2 ,
    \reg_array[21].fde_used.u2 ,
    q,
    P,
    d,
    clk);
  output [3:0]S;
  output [3:0]\reg_array[7].fde_used.u2 ;
  output [3:0]\reg_array[11].fde_used.u2 ;
  output [3:0]\reg_array[15].fde_used.u2 ;
  output [3:0]\reg_array[19].fde_used.u2 ;
  output [0:0]\reg_array[21].fde_used.u2 ;
  output [21:0]q;
  input [35:0]P;
  input [21:0]d;
  input clk;

  wire [35:0]P;
  wire [3:0]S;
  wire clk;
  wire [21:0]d;
  wire [21:0]q;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire [3:0]\reg_array[19].fde_used.u2 ;
  wire [0:0]\reg_array[21].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;

  complexphasedetector_0_srlc33e__parameterized41 \partial_one.last_srlc33e 
       (.P(P),
        .S(S),
        .clk(clk),
        .d(d),
        .q(q),
        .\reg_array[11].fde_used.u2_0 (\reg_array[11].fde_used.u2 ),
        .\reg_array[15].fde_used.u2_0 (\reg_array[15].fde_used.u2 ),
        .\reg_array[19].fde_used.u2_0 (\reg_array[19].fde_used.u2 ),
        .\reg_array[21].fde_used.u2_0 (\reg_array[21].fde_used.u2 ),
        .\reg_array[7].fde_used.u2_0 (\reg_array[7].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized44
   (q,
    P,
    clk);
  output [17:0]q;
  input [24:0]P;
  input clk;

  wire [24:0]P;
  wire clk;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized43 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized46
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized45 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized48
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized47 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized5
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  complexphasedetector_0_srlc33e__parameterized5 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized50
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized49 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized52
   (q,
    P,
    clk);
  output [17:0]q;
  input [35:0]P;
  input clk;

  wire [35:0]P;
  wire clk;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized51 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module complexphasedetector_0_synth_reg__parameterized8
   (internal_s_69_5_addsub,
    q,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \pipe_16_22_reg[0][16] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    S,
    imagout,
    clk);
  output [17:0]internal_s_69_5_addsub;
  output [17:0]q;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output \op_mem_91_20_reg[0][3]_0 ;
  input [16:0]\pipe_16_22_reg[0][16] ;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [1:0]S;
  input [17:0]imagout;
  input clk;

  wire [1:0]S;
  wire clk;
  wire [17:0]imagout;
  wire [17:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [16:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [17:0]q;

  complexphasedetector_0_srlc33e__parameterized7 \partial_one.last_srlc33e 
       (.S(S),
        .clk(clk),
        .imagout(imagout),
        .internal_s_69_5_addsub(internal_s_69_5_addsub),
        .\op_mem_91_20_reg[0][11] (\op_mem_91_20_reg[0][11] ),
        .\op_mem_91_20_reg[0][15] (\op_mem_91_20_reg[0][15] ),
        .\op_mem_91_20_reg[0][17] (\op_mem_91_20_reg[0][17] ),
        .\op_mem_91_20_reg[0][3] (\op_mem_91_20_reg[0][3] ),
        .\op_mem_91_20_reg[0][3]_0 (\op_mem_91_20_reg[0][3]_0 ),
        .\op_mem_91_20_reg[0][7] (\op_mem_91_20_reg[0][7] ),
        .\pipe_16_22_reg[0][11] (\pipe_16_22_reg[0][11] ),
        .\pipe_16_22_reg[0][15] (\pipe_16_22_reg[0][15] ),
        .\pipe_16_22_reg[0][16] (\pipe_16_22_reg[0][16] ),
        .\pipe_16_22_reg[0][3] (\pipe_16_22_reg[0][3] ),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_2f6ef0156d" *) 
module complexphasedetector_0_sysgen_accum_2f6ef0156d
   (\accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[3]_2 ,
    \accum_reg_39_23_reg[3]_3 ,
    A,
    reset,
    O,
    clk,
    \op_mem_48_20_reg[0][7] ,
    \op_mem_48_20_reg[0][11] ,
    \op_mem_48_20_reg[0][15] ,
    \op_mem_48_20_reg[0][19] ,
    \op_mem_48_20_reg[0][20] );
  output \accum_reg_39_23_reg[3]_0 ;
  output \accum_reg_39_23_reg[3]_1 ;
  output \accum_reg_39_23_reg[3]_2 ;
  output \accum_reg_39_23_reg[3]_3 ;
  output [17:0]A;
  input reset;
  input [3:0]O;
  input clk;
  input [3:0]\op_mem_48_20_reg[0][7] ;
  input [3:0]\op_mem_48_20_reg[0][11] ;
  input [3:0]\op_mem_48_20_reg[0][15] ;
  input [3:0]\op_mem_48_20_reg[0][19] ;
  input [1:0]\op_mem_48_20_reg[0][20] ;

  wire [17:0]A;
  wire [3:0]O;
  wire \accum_reg_39_23_reg[3]_0 ;
  wire \accum_reg_39_23_reg[3]_1 ;
  wire \accum_reg_39_23_reg[3]_2 ;
  wire \accum_reg_39_23_reg[3]_3 ;
  wire clk;
  wire [3:0]\op_mem_48_20_reg[0][11] ;
  wire [3:0]\op_mem_48_20_reg[0][15] ;
  wire [3:0]\op_mem_48_20_reg[0][19] ;
  wire [1:0]\op_mem_48_20_reg[0][20] ;
  wire [3:0]\op_mem_48_20_reg[0][7] ;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(O[0]),
        .Q(\accum_reg_39_23_reg[3]_0 ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][11] [2]),
        .Q(A[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][11] [3]),
        .Q(A[7]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][15] [0]),
        .Q(A[8]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][15] [1]),
        .Q(A[9]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][15] [2]),
        .Q(A[10]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][15] [3]),
        .Q(A[11]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][19] [0]),
        .Q(A[12]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][19] [1]),
        .Q(A[13]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][19] [2]),
        .Q(A[14]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][19] [3]),
        .Q(A[15]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(O[1]),
        .Q(\accum_reg_39_23_reg[3]_1 ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][20] [0]),
        .Q(A[16]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][20] [1]),
        .Q(A[17]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(O[2]),
        .Q(\accum_reg_39_23_reg[3]_2 ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(O[3]),
        .Q(\accum_reg_39_23_reg[3]_3 ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][7] [0]),
        .Q(A[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][7] [1]),
        .Q(A[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][7] [2]),
        .Q(A[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][7] [3]),
        .Q(A[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][11] [0]),
        .Q(A[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20_reg[0][11] [1]),
        .Q(A[5]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815
   (\op_mem_91_20_reg[0]_3 ,
    q,
    DI,
    S,
    \reg_array[5].fde_used.u2 ,
    \reg_array[6].fde_used.u2 ,
    \reg_array[10].fde_used.u2 ,
    \reg_array[10].fde_used.u2_0 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[14].fde_used.u2_0 ,
    \reg_array[20].fde_used.u2 ,
    \reg_array[18].fde_used.u2 ,
    clk,
    \reg_array[0].fde_used.u2 );
  output [20:0]\op_mem_91_20_reg[0]_3 ;
  input [4:0]q;
  input [0:0]DI;
  input [3:0]S;
  input [0:0]\reg_array[5].fde_used.u2 ;
  input [3:0]\reg_array[6].fde_used.u2 ;
  input [3:0]\reg_array[10].fde_used.u2 ;
  input [3:0]\reg_array[10].fde_used.u2_0 ;
  input [3:0]\reg_array[14].fde_used.u2 ;
  input [3:0]\reg_array[14].fde_used.u2_0 ;
  input [0:0]\reg_array[20].fde_used.u2 ;
  input [3:0]\reg_array[18].fde_used.u2 ;
  input clk;
  input [0:0]\reg_array[0].fde_used.u2 ;

  wire [0:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___3_carry__0_n_0 ;
  wire \_inferred__0/i___3_carry__0_n_1 ;
  wire \_inferred__0/i___3_carry__0_n_2 ;
  wire \_inferred__0/i___3_carry__0_n_3 ;
  wire \_inferred__0/i___3_carry__1_n_0 ;
  wire \_inferred__0/i___3_carry__1_n_1 ;
  wire \_inferred__0/i___3_carry__1_n_2 ;
  wire \_inferred__0/i___3_carry__1_n_3 ;
  wire \_inferred__0/i___3_carry__2_n_0 ;
  wire \_inferred__0/i___3_carry__2_n_1 ;
  wire \_inferred__0/i___3_carry__2_n_2 ;
  wire \_inferred__0/i___3_carry__2_n_3 ;
  wire \_inferred__0/i___3_carry__3_n_1 ;
  wire \_inferred__0/i___3_carry__3_n_2 ;
  wire \_inferred__0/i___3_carry__3_n_3 ;
  wire \_inferred__0/i___3_carry_n_0 ;
  wire \_inferred__0/i___3_carry_n_1 ;
  wire \_inferred__0/i___3_carry_n_2 ;
  wire \_inferred__0/i___3_carry_n_3 ;
  wire clk;
  wire [20:1]internal_s_69_5_addsub;
  wire [20:0]\op_mem_91_20_reg[0]_3 ;
  wire [4:0]q;
  wire [0:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\reg_array[10].fde_used.u2 ;
  wire [3:0]\reg_array[10].fde_used.u2_0 ;
  wire [3:0]\reg_array[14].fde_used.u2 ;
  wire [3:0]\reg_array[14].fde_used.u2_0 ;
  wire [3:0]\reg_array[18].fde_used.u2 ;
  wire [0:0]\reg_array[20].fde_used.u2 ;
  wire [0:0]\reg_array[5].fde_used.u2 ;
  wire [3:0]\reg_array[6].fde_used.u2 ;
  wire [3:3]\NLW__inferred__0/i___3_carry__3_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___3_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___3_carry_n_0 ,\_inferred__0/i___3_carry_n_1 ,\_inferred__0/i___3_carry_n_2 ,\_inferred__0/i___3_carry_n_3 }),
        .CYINIT(q[0]),
        .DI({q[2:1],DI,q[4]}),
        .O(internal_s_69_5_addsub[4:1]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___3_carry__0 
       (.CI(\_inferred__0/i___3_carry_n_0 ),
        .CO({\_inferred__0/i___3_carry__0_n_0 ,\_inferred__0/i___3_carry__0_n_1 ,\_inferred__0/i___3_carry__0_n_2 ,\_inferred__0/i___3_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_array[5].fde_used.u2 ,1'b1,1'b0,q[3]}),
        .O(internal_s_69_5_addsub[8:5]),
        .S(\reg_array[6].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___3_carry__1 
       (.CI(\_inferred__0/i___3_carry__0_n_0 ),
        .CO({\_inferred__0/i___3_carry__1_n_0 ,\_inferred__0/i___3_carry__1_n_1 ,\_inferred__0/i___3_carry__1_n_2 ,\_inferred__0/i___3_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\reg_array[10].fde_used.u2 ),
        .O(internal_s_69_5_addsub[12:9]),
        .S(\reg_array[10].fde_used.u2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___3_carry__2 
       (.CI(\_inferred__0/i___3_carry__1_n_0 ),
        .CO({\_inferred__0/i___3_carry__2_n_0 ,\_inferred__0/i___3_carry__2_n_1 ,\_inferred__0/i___3_carry__2_n_2 ,\_inferred__0/i___3_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\reg_array[14].fde_used.u2 ),
        .O(internal_s_69_5_addsub[16:13]),
        .S(\reg_array[14].fde_used.u2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___3_carry__3 
       (.CI(\_inferred__0/i___3_carry__2_n_0 ),
        .CO({\NLW__inferred__0/i___3_carry__3_CO_UNCONNECTED [3],\_inferred__0/i___3_carry__3_n_1 ,\_inferred__0/i___3_carry__3_n_2 ,\_inferred__0/i___3_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,\reg_array[20].fde_used.u2 }),
        .O(internal_s_69_5_addsub[20:17]),
        .S(\reg_array[18].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[0].fde_used.u2 ),
        .Q(\op_mem_91_20_reg[0]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0]_3 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0]_3 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0]_3 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0]_3 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0]_3 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0]_3 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(\op_mem_91_20_reg[0]_3 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_100
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x5,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x6,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x5;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [5:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x6;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x5;
  wire [0:0]addsub_s_net_x6;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [5:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__10
       (.I0(addsub1_s_net_x5),
        .I1(addsub_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_101
   (\op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][5]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][2]_0 ,
    clk,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][6]_0 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][18]_0 ,
    S);
  output \op_mem_91_20_reg[0][1] ;
  output [1:0]\op_mem_91_20_reg[0][20]_0 ;
  output [17:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][17]_0 ;
  output [3:0]\op_mem_91_20_reg[0][13]_0 ;
  output [3:0]\op_mem_91_20_reg[0][9]_0 ;
  output [3:0]\op_mem_91_20_reg[0][5]_0 ;
  output inverter_op_net;
  input \op_mem_91_20_reg[0][2]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][1]_0 ;
  input [15:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][6]_0 ;
  input [3:0]\op_mem_91_20_reg[0][10]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [3:0]\op_mem_91_20_reg[0][18]_0 ;
  input [0:0]S;

  wire [0:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [2:2]addsub2_s_net_x6;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [15:0]\op_mem_91_20_reg[0][19]_0 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire [17:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][5]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][6]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_0 [2:0],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [6:3]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [10:7]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [14:11]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][18]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][19]_0 [15]}),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,S}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [6]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][9]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [5]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][9]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [4]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][9]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [3]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][9]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [10]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][13]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [9]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][13]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [8]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][13]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__52
       (.I0(\op_mem_91_20_reg[0][3]_0 [7]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][13]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__51
       (.I0(\op_mem_91_20_reg[0][3]_0 [14]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][17]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__49
       (.I0(\op_mem_91_20_reg[0][3]_0 [13]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][17]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__48
       (.I0(\op_mem_91_20_reg[0][3]_0 [12]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][17]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__47
       (.I0(\op_mem_91_20_reg[0][3]_0 [11]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][17]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_1__46
       (.I0(\op_mem_91_20_reg[0][3]_0 [16]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][20]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__45
       (.I0(\op_mem_91_20_reg[0][3]_0 [15]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][20]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__10
       (.I0(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(inverter_op_net));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [2]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [1]),
        .I1(\op_mem_91_20_reg[0][3]_0 [17]),
        .O(\op_mem_91_20_reg[0][5]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__16
       (.I0(\op_mem_91_20_reg[0][3]_0 [0]),
        .O(\op_mem_91_20_reg[0][5]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__50
       (.I0(addsub2_s_net_x6),
        .O(\op_mem_91_20_reg[0][5]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [16]),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe14/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe14/addsub2/op_mem_91_20_reg[0][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][1]_0 ),
        .Q(\op_mem_91_20_reg[0][1] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][2]_0 ),
        .Q(addsub2_s_net_x6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_102
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x7,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub1_s_net_x6,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x7;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [6:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub1_s_net_x6;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x6;
  wire [0:0]addsub_s_net_x7;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [6:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__7
       (.I0(addsub_s_net_x7),
        .I1(addsub1_s_net_x6),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_103
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x6,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x7,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x6;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [6:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x7;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x6;
  wire [0:0]addsub_s_net_x7;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [6:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__8
       (.I0(addsub1_s_net_x6),
        .I1(addsub_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_104
   (\op_mem_91_20_reg[0][2] ,
    S,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][18]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][6]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    clk,
    \op_mem_91_20_reg[0][2]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 );
  output \op_mem_91_20_reg[0][2] ;
  output [0:0]S;
  output [16:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][18]_0 ;
  output [3:0]\op_mem_91_20_reg[0][14]_0 ;
  output [3:0]\op_mem_91_20_reg[0][10]_0 ;
  output [3:0]\op_mem_91_20_reg[0][6]_0 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  input \op_mem_91_20_reg[0][3]_2 ;
  input clk;
  input \op_mem_91_20_reg[0][2]_0 ;
  input [14:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_1 ;

  wire [0:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [3:3]addsub2_s_net_x7;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [14:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire \op_mem_91_20_reg[0][2] ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire [16:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][6]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_0 [2:0],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [6:3]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [10:7]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [14:11]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO(\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [6]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][10]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [5]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][10]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [4]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][10]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [3]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][10]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [10]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][14]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [9]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][14]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__52
       (.I0(\op_mem_91_20_reg[0][3]_0 [8]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][14]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__51
       (.I0(\op_mem_91_20_reg[0][3]_0 [7]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][14]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__50
       (.I0(\op_mem_91_20_reg[0][3]_0 [14]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][18]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__48
       (.I0(\op_mem_91_20_reg[0][3]_0 [13]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][18]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__47
       (.I0(\op_mem_91_20_reg[0][3]_0 [12]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][18]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__46
       (.I0(\op_mem_91_20_reg[0][3]_0 [11]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][18]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_1__45
       (.I0(\op_mem_91_20_reg[0][3]_0 [15]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(S));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [2]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][6]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__8
       (.I0(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][3]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [1]),
        .I1(\op_mem_91_20_reg[0][3]_0 [16]),
        .O(\op_mem_91_20_reg[0][6]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__13
       (.I0(\op_mem_91_20_reg[0][3]_0 [0]),
        .O(\op_mem_91_20_reg[0][6]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__49
       (.I0(addsub2_s_net_x7),
        .O(\op_mem_91_20_reg[0][6]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [16]),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe13/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe13/addsub2/op_mem_91_20_reg[0][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][2]_0 ),
        .Q(\op_mem_91_20_reg[0][2] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_2 ),
        .Q(addsub2_s_net_x7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_105
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x8,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub1_s_net_x7,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x8;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [7:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub1_s_net_x7;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x7;
  wire [0:0]addsub_s_net_x8;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [7:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__5
       (.I0(addsub_s_net_x8),
        .I1(addsub1_s_net_x7),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_106
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x7,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x8,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x7;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [7:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x8;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x7;
  wire [0:0]addsub_s_net_x8;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [7:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__6
       (.I0(addsub1_s_net_x7),
        .I1(addsub_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_107
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][4]_0 ,
    clk,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    S);
  output \op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][19]_0 ;
  output [15:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output inverter_op_net;
  input \op_mem_91_20_reg[0][4]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][3]_1 ;
  input [13:0]\op_mem_91_20_reg[0][19]_1 ;
  input [3:0]\op_mem_91_20_reg[0][8]_0 ;
  input [3:0]\op_mem_91_20_reg[0][12]_0 ;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [2:0]S;

  wire [2:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [4:4]addsub2_s_net_x8;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [13:0]\op_mem_91_20_reg[0][19]_1 ;
  wire \op_mem_91_20_reg[0][3] ;
  wire [15:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [3:3]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_1 [2:0],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_1 [6:3]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_1 [10:7]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][16]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [3],\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][19]_1 [13:11]}),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S({1'b1,S}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [6]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [5]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [4]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [3]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [10]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__52
       (.I0(\op_mem_91_20_reg[0][3]_0 [9]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__51
       (.I0(\op_mem_91_20_reg[0][3]_0 [8]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__50
       (.I0(\op_mem_91_20_reg[0][3]_0 [7]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__49
       (.I0(\op_mem_91_20_reg[0][3]_0 [14]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__47
       (.I0(\op_mem_91_20_reg[0][3]_0 [13]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__46
       (.I0(\op_mem_91_20_reg[0][3]_0 [12]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__45
       (.I0(\op_mem_91_20_reg[0][3]_0 [11]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [2]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__6
       (.I0(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(inverter_op_net));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [1]),
        .I1(\op_mem_91_20_reg[0][3]_0 [15]),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__10
       (.I0(\op_mem_91_20_reg[0][3]_0 [0]),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__48
       (.I0(addsub2_s_net_x8),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [15]),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe12/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe12/addsub2/op_mem_91_20_reg[0][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][3]_1 ),
        .Q(\op_mem_91_20_reg[0][3] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_0 ),
        .Q(addsub2_s_net_x8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_108
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x9,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub1_s_net_x8,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x9;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [8:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub1_s_net_x8;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x8;
  wire [0:0]addsub_s_net_x9;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [8:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__3
       (.I0(addsub_s_net_x9),
        .I1(addsub1_s_net_x8),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x9),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_109
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x8,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x9,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x8;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [8:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x9;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x8;
  wire [0:0]addsub_s_net_x9;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [8:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__4
       (.I0(addsub1_s_net_x8),
        .I1(addsub_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_110
   (\op_mem_91_20_reg[0][4] ,
    S,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][5]_0 ,
    clk,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][19]_1 );
  output \op_mem_91_20_reg[0][4] ;
  output [2:0]S;
  output [14:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  input \op_mem_91_20_reg[0][5]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][4]_0 ;
  input [12:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][9]_0 ;
  input [3:0]\op_mem_91_20_reg[0][13]_0 ;
  input [3:0]\op_mem_91_20_reg[0][17]_0 ;
  input [1:0]\op_mem_91_20_reg[0][19]_1 ;

  wire [2:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [5:5]addsub2_s_net_x9;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [12:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [14:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [3:2]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_0 [2:0],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [6:3]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][13]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [10:7]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][17]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20_reg[0][19]_0 [12:11]}),
        .O({\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3],\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][19]_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__52
       (.I0(\op_mem_91_20_reg[0][3] [6]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__52
       (.I0(\op_mem_91_20_reg[0][3] [5]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__52
       (.I0(\op_mem_91_20_reg[0][3] [4]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__52
       (.I0(\op_mem_91_20_reg[0][3] [3]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__52
       (.I0(\op_mem_91_20_reg[0][3] [10]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__51
       (.I0(\op_mem_91_20_reg[0][3] [9]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__50
       (.I0(\op_mem_91_20_reg[0][3] [8]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__49
       (.I0(\op_mem_91_20_reg[0][3] [7]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__48
       (.I0(\op_mem_91_20_reg[0][3] [13]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__46
       (.I0(\op_mem_91_20_reg[0][3] [12]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__45
       (.I0(\op_mem_91_20_reg[0][3] [11]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__4
       (.I0(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][3]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__52
       (.I0(\op_mem_91_20_reg[0][3] [2]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][8]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__52
       (.I0(\op_mem_91_20_reg[0][3] [1]),
        .I1(\op_mem_91_20_reg[0][3] [14]),
        .O(\op_mem_91_20_reg[0][8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__7
       (.I0(\op_mem_91_20_reg[0][3] [0]),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__47
       (.I0(addsub2_s_net_x9),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [14]),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe11/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe11/addsub2/op_mem_91_20_reg[0][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][4]_0 ),
        .Q(\op_mem_91_20_reg[0][4] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][5]_0 ),
        .Q(addsub2_s_net_x9),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_111
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x15,
    \op_mem_91_20_reg[0][20]_1 ,
    addsub_s_net_x11,
    S,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub1_s_net_x9,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x15;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]addsub_s_net_x11;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_2 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [9:0]\op_mem_91_20_reg[0][19]_3 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub1_s_net_x9;
  input clk;

  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x9;
  wire [19:0]addsub_s_net_x11;
  wire [0:0]addsub_s_net_x15;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [9:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(addsub_s_net_x11[3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub_s_net_x11[7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub_s_net_x11[11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub_s_net_x11[15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub_s_net_x11[19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_3 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_3 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_3 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_3 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_3 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_3 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__1
       (.I0(addsub_s_net_x15),
        .I1(addsub1_s_net_x9),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_3 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_3 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_3 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_3 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x15),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_112
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x9,
    addsub2_s_net_x12,
    addsub1_s_net_x11,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub_s_net_x15,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x9;
  input [0:0]addsub2_s_net_x12;
  input [19:0]addsub1_s_net_x11;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_2 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [9:0]\op_mem_91_20_reg[0][19]_3 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub_s_net_x15;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [19:0]addsub1_s_net_x11;
  wire [0:0]addsub1_s_net_x9;
  wire [0:0]addsub2_s_net_x12;
  wire [0:0]addsub_s_net_x15;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [9:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(addsub2_s_net_x12),
        .DI(addsub1_s_net_x11[3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub1_s_net_x11[7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub1_s_net_x11[11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub1_s_net_x11[15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub1_s_net_x11[19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_3 [7]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_3 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_3 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_3 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_3 [9]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_3 [8]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__2
       (.I0(addsub1_s_net_x9),
        .I1(addsub_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__1
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_3 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_3 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__3
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_3 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__2
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_3 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x9),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_113
   (\op_mem_91_20_reg[0][5] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][9]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][6]_0 ,
    clk,
    \op_mem_91_20_reg[0][5]_0 ,
    addsub2_s_net_x12,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][18]_0 ,
    \op_mem_91_20_reg[0][19]_0 );
  output \op_mem_91_20_reg[0][5] ;
  output [1:0]\op_mem_91_20_reg[0][20]_0 ;
  output [13:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][17]_0 ;
  output [3:0]\op_mem_91_20_reg[0][13]_0 ;
  output [3:0]\op_mem_91_20_reg[0][9]_0 ;
  output inverter_op_net;
  input \op_mem_91_20_reg[0][6]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][5]_0 ;
  input [11:0]addsub2_s_net_x12;
  input [3:0]\op_mem_91_20_reg[0][10]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [3:0]\op_mem_91_20_reg[0][18]_0 ;
  input [0:0]\op_mem_91_20_reg[0][19]_0 ;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [6:6]addsub2_s_net_x10;
  wire [11:0]addsub2_s_net_x12;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [13:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][5] ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [3:1]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({addsub2_s_net_x12[2:0],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub2_s_net_x12[6:3]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(addsub2_s_net_x12[10:7]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][18]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,addsub2_s_net_x12[11]}),
        .O({\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3:2],\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,\op_mem_91_20_reg[0][19]_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__51
       (.I0(\op_mem_91_20_reg[0][3] [6]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][13]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__51
       (.I0(\op_mem_91_20_reg[0][3] [5]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][13]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__51
       (.I0(\op_mem_91_20_reg[0][3] [4]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][13]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__51
       (.I0(\op_mem_91_20_reg[0][3] [3]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][13]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__51
       (.I0(\op_mem_91_20_reg[0][3] [10]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][17]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__50
       (.I0(\op_mem_91_20_reg[0][3] [9]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][17]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__49
       (.I0(\op_mem_91_20_reg[0][3] [8]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][17]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__48
       (.I0(\op_mem_91_20_reg[0][3] [7]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][17]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__47
       (.I0(\op_mem_91_20_reg[0][3] [12]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][20]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__45
       (.I0(\op_mem_91_20_reg[0][3] [11]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][20]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(\op_mem_91_20_reg[0][3] [13]),
        .O(inverter_op_net));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__51
       (.I0(\op_mem_91_20_reg[0][3] [2]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][9]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__51
       (.I0(\op_mem_91_20_reg[0][3] [1]),
        .I1(\op_mem_91_20_reg[0][3] [13]),
        .O(\op_mem_91_20_reg[0][9]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__4
       (.I0(\op_mem_91_20_reg[0][3] [0]),
        .O(\op_mem_91_20_reg[0][9]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__46
       (.I0(addsub2_s_net_x10),
        .O(\op_mem_91_20_reg[0][9]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [13]),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe10/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe10/addsub2/op_mem_91_20_reg[0][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][5]_0 ),
        .Q(\op_mem_91_20_reg[0][5] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][6]_0 ),
        .Q(addsub2_s_net_x10),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_114
   (internal_s_69_5_addsub,
    addsub_s_net_x10,
    \op_mem_91_20_reg[0][20] ,
    S,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    clk);
  output [20:0]internal_s_69_5_addsub;
  output [9:0]addsub_s_net_x10;
  input \op_mem_91_20_reg[0][20] ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][20]_0 ;
  input [3:0]\op_mem_91_20_reg[0][20]_1 ;
  input [3:0]\op_mem_91_20_reg[0][20]_2 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input clk;

  wire [3:0]S;
  wire [9:0]addsub_s_net_x10;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire \op_mem_91_20_reg[0][11]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][20] ;
  wire [3:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [3:0]\NLW_op_mem_91_20_reg[0][20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][20]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1_n_0 ,\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,addsub_s_net_x10[6:5],1'b0}),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][20]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1 
       (.CI(\op_mem_91_20_reg[0][11]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1_n_0 ,\op_mem_91_20_reg[0][15]_i_1_n_1 ,\op_mem_91_20_reg[0][15]_i_1_n_2 ,\op_mem_91_20_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addsub_s_net_x10[8:7]}),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][20]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][19]_i_1 
       (.CI(\op_mem_91_20_reg[0][15]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][19]_i_1_n_0 ,\op_mem_91_20_reg[0][19]_i_1_n_1 ,\op_mem_91_20_reg[0][19]_i_1_n_2 ,\op_mem_91_20_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,addsub_s_net_x10[9]}),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][20]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][20]_i_1 
       (.CI(\op_mem_91_20_reg[0][19]_i_1_n_0 ),
        .CO(\NLW_op_mem_91_20_reg[0][20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_op_mem_91_20_reg[0][20]_i_1_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20] ),
        .DI({addsub_s_net_x10[1],1'b0,addsub_s_net_x10[0],1'b0}),
        .O(internal_s_69_5_addsub[3:0]),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({addsub_s_net_x10[4:2],1'b0}),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(addsub_s_net_x10[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_115
   (O,
    DI,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    S,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][20]_5 ,
    mux_y_net,
    clk,
    inverter_op_net);
  output [3:0]O;
  output [1:0]DI;
  output [0:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][19] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][20]_2 ;
  input [3:0]\op_mem_91_20_reg[0][20]_3 ;
  input [3:0]\op_mem_91_20_reg[0][20]_4 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input [0:0]mux_y_net;
  input clk;
  input inverter_op_net;

  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire clk;
  wire inverter_op_net;
  wire [0:0]mux_y_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire \op_mem_91_20_reg[0][11]_i_1__0_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__0_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__0_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__0_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire \op_mem_91_20_reg[0][15]_i_1__0_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__0_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__0_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__0_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire \op_mem_91_20_reg[0][19]_i_1__0_n_0 ;
  wire \op_mem_91_20_reg[0][19]_i_1__0_n_1 ;
  wire \op_mem_91_20_reg[0][19]_i_1__0_n_2 ;
  wire \op_mem_91_20_reg[0][19]_i_1__0_n_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [0:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_i_1__0_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__0_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__0_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__0_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire \op_mem_91_20_reg[0][7]_i_1__0_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__0_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__0_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__0_n_3 ;
  wire [3:0]\NLW_op_mem_91_20_reg[0][20]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][20]_i_1__0_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__0 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__0_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1__0_n_0 ,\op_mem_91_20_reg[0][11]_i_1__0_n_1 ,\op_mem_91_20_reg[0][11]_i_1__0_n_2 ,\op_mem_91_20_reg[0][11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI[0],DI[1]}),
        .O(\op_mem_91_20_reg[0][11] ),
        .S(\op_mem_91_20_reg[0][20]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__0 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__0_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__0_n_0 ,\op_mem_91_20_reg[0][15]_i_1__0_n_1 ,\op_mem_91_20_reg[0][15]_i_1__0_n_2 ,\op_mem_91_20_reg[0][15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[1],DI,DI[0]}),
        .O(\op_mem_91_20_reg[0][15] ),
        .S(\op_mem_91_20_reg[0][20]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(inverter_op_net),
        .Q(DI[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][19]_i_1__0 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__0_n_0 ),
        .CO({\op_mem_91_20_reg[0][19]_i_1__0_n_0 ,\op_mem_91_20_reg[0][19]_i_1__0_n_1 ,\op_mem_91_20_reg[0][19]_i_1__0_n_2 ,\op_mem_91_20_reg[0][19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[1],DI[1],DI}),
        .O(\op_mem_91_20_reg[0][19] ),
        .S(\op_mem_91_20_reg[0][20]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\op_mem_91_20_reg[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(mux_y_net),
        .Q(DI[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][20]_i_1__0 
       (.CI(\op_mem_91_20_reg[0][19]_i_1__0_n_0 ),
        .CO(\NLW_op_mem_91_20_reg[0][20]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_op_mem_91_20_reg[0][20]_i_1__0_O_UNCONNECTED [3:1],\op_mem_91_20_reg[0][20]_0 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__0 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__0_n_0 ,\op_mem_91_20_reg[0][3]_i_1__0_n_1 ,\op_mem_91_20_reg[0][3]_i_1__0_n_2 ,\op_mem_91_20_reg[0][3]_i_1__0_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI({DI[0],DI[1],\op_mem_91_20_reg[0][3] ,1'b0}),
        .O(O),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__0 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__0_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__0_n_0 ,\op_mem_91_20_reg[0][7]_i_1__0_n_1 ,\op_mem_91_20_reg[0][7]_i_1__0_n_2 ,\op_mem_91_20_reg[0][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[0],DI[0],DI[0],DI[1]}),
        .O(\op_mem_91_20_reg[0][7] ),
        .S(\op_mem_91_20_reg[0][16]_0 ));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_116
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][8]_1 ,
    \op_mem_91_20_reg[0][12]_1 ,
    mux_y_net,
    S,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][20] ,
    DI,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][18] ,
    \op_mem_91_20_reg[0][16]_3 ,
    addsub_s_net_x10,
    clk);
  output [1:0]\op_mem_91_20_reg[0][3]_0 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output [1:0]\op_mem_91_20_reg[0][15]_0 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20]_1 ;
  output [1:0]\op_mem_91_20_reg[0][20]_2 ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [10:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][16]_1 ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][4]_0 ;
  output [0:0]\op_mem_91_20_reg[0][7]_0 ;
  output [1:0]\op_mem_91_20_reg[0][11]_0 ;
  output [2:0]\op_mem_91_20_reg[0][19]_0 ;
  output [0:0]\op_mem_91_20_reg[0][3]_2 ;
  output \op_mem_91_20_reg[0][0]_0 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  output [0:0]\op_mem_91_20_reg[0][16]_2 ;
  output [1:0]\op_mem_91_20_reg[0][8]_1 ;
  output [0:0]\op_mem_91_20_reg[0][12]_1 ;
  input [14:0]mux_y_net;
  input [3:0]S;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][20] ;
  input [1:0]DI;
  input [3:0]\pipe_16_22_reg[0][17] ;
  input [0:0]\pipe_16_22_reg[0][18] ;
  input [2:0]\op_mem_91_20_reg[0][16]_3 ;
  input [0:0]addsub_s_net_x10;
  input clk;

  wire [1:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire [19:5]addsub2_s_net_x11;
  wire [0:0]addsub_s_net_x10;
  wire clk;
  wire [14:0]mux_y_net;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [10:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][16]_3 ;
  wire [2:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][8]_1 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][17] ;
  wire [0:0]\pipe_16_22_reg[0][18] ;
  wire [3:0]\pipe_16_22_reg[0][20] ;
  wire [3:0]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({mux_y_net[6:4],1'b0}),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(mux_y_net[10:7]),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\pipe_16_22_reg[0][11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(mux_y_net[14:11]),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\pipe_16_22_reg[0][20] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[1],1'b1,1'b0,DI[0]}),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\pipe_16_22_reg[0][17] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO(\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED [3:1],\_inferred__0/i___1_carry__3_n_7 }),
        .S({1'b0,1'b0,1'b0,\pipe_16_22_reg[0][18] }));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__0_i_1
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][8]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__0_i_2
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][8]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_3__6
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(addsub2_s_net_x11[8]),
        .O(\op_mem_91_20_reg[0][8]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_4
       (.I0(\op_mem_91_20_reg[0][16]_0 [5]),
        .I1(addsub2_s_net_x11[6]),
        .O(\op_mem_91_20_reg[0][8]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_5__1
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(addsub2_s_net_x11[6]),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_6
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(addsub2_s_net_x11[5]),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__1_i_1__0
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][12]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_2
       (.I0(\op_mem_91_20_reg[0][16]_0 [8]),
        .I1(addsub2_s_net_x11[11]),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__0
       (.I0(\op_mem_91_20_reg[0][16]_0 [7]),
        .I1(addsub2_s_net_x11[11]),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_4__6
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_0 [7]),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_5
       (.I0(\op_mem_91_20_reg[0][16]_0 [6]),
        .I1(addsub2_s_net_x11[8]),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__2_i_1
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][16]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_2__0
       (.I0(addsub2_s_net_x11[15]),
        .I1(addsub2_s_net_x11[16]),
        .O(\op_mem_91_20_reg[0][16]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__2_i_3__6
       (.I0(\op_mem_91_20_reg[0][16]_0 [10]),
        .I1(addsub2_s_net_x11[15]),
        .O(\op_mem_91_20_reg[0][16]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__2_i_4__6
       (.I0(\op_mem_91_20_reg[0][16]_0 [9]),
        .I1(\op_mem_91_20_reg[0][16]_0 [10]),
        .O(\op_mem_91_20_reg[0][16]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_5__6
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_0 [9]),
        .O(\op_mem_91_20_reg[0][16]_1 [0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_1__3
       (.I0(addsub2_s_net_x11[17]),
        .I1(\op_mem_91_20_reg[0][3]_1 ),
        .I2(addsub2_s_net_x11[18]),
        .O(\op_mem_91_20_reg[0][20]_2 [1]));
  LUT4 #(
    .INIT(16'h0880)) 
    i___1_carry__3_i_2
       (.I0(addsub2_s_net_x11[15]),
        .I1(addsub2_s_net_x11[16]),
        .I2(\op_mem_91_20_reg[0][3]_1 ),
        .I3(addsub2_s_net_x11[17]),
        .O(\op_mem_91_20_reg[0][20]_2 [0]));
  LUT3 #(
    .INIT(8'hCB)) 
    i___1_carry__3_i_3
       (.I0(addsub2_s_net_x11[18]),
        .I1(\op_mem_91_20_reg[0][3]_1 ),
        .I2(addsub2_s_net_x11[19]),
        .O(\op_mem_91_20_reg[0][20]_1 [3]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_4
       (.I0(addsub2_s_net_x11[17]),
        .I1(addsub2_s_net_x11[19]),
        .I2(\op_mem_91_20_reg[0][3]_1 ),
        .I3(addsub2_s_net_x11[18]),
        .O(\op_mem_91_20_reg[0][20]_1 [2]));
  LUT5 #(
    .INIT(32'hF087870F)) 
    i___1_carry__3_i_5
       (.I0(addsub2_s_net_x11[16]),
        .I1(addsub2_s_net_x11[15]),
        .I2(addsub2_s_net_x11[18]),
        .I3(\op_mem_91_20_reg[0][3]_1 ),
        .I4(addsub2_s_net_x11[17]),
        .O(\op_mem_91_20_reg[0][20]_1 [1]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___1_carry__3_i_6__3
       (.I0(addsub2_s_net_x11[15]),
        .I1(addsub2_s_net_x11[16]),
        .I2(\op_mem_91_20_reg[0][3]_1 ),
        .I3(addsub2_s_net_x11[17]),
        .O(\op_mem_91_20_reg[0][20]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_1__4
       (.I0(\op_mem_91_20_reg[0][16]_0 [4]),
        .I1(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][4]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_2__1
       (.I0(\op_mem_91_20_reg[0][16]_0 [3]),
        .I1(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][4]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_3__4
       (.I0(\op_mem_91_20_reg[0][16]_0 [2]),
        .I1(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][4]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_4
       (.I0(\op_mem_91_20_reg[0][16]_0 [1]),
        .I1(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][0]_i_1 
       (.I0(\op_mem_91_20_reg[0][16]_0 [0]),
        .O(\op_mem_91_20_reg[0][0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [2]),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [2]),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [2]),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [1]),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][19]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [1]),
        .O(\op_mem_91_20_reg[0][19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][19]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [1]),
        .O(\op_mem_91_20_reg[0][19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][19]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [1]),
        .O(\op_mem_91_20_reg[0][19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [1]),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [2]),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(addsub_s_net_x10),
        .O(\op_mem_91_20_reg[0][3]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][3]_i_6 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [0]),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_1 ),
        .I1(\op_mem_91_20_reg[0][16]_3 [2]),
        .O(\op_mem_91_20_reg[0][7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(mux_y_net[0]),
        .Q(\op_mem_91_20_reg[0][16]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][16]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(addsub2_s_net_x11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][16]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][16]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(addsub2_s_net_x11[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(addsub2_s_net_x11[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(addsub2_s_net_x11[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(addsub2_s_net_x11[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(addsub2_s_net_x11[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(mux_y_net[1]),
        .Q(\op_mem_91_20_reg[0][16]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(mux_y_net[2]),
        .Q(\op_mem_91_20_reg[0][16]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(mux_y_net[3]),
        .Q(\op_mem_91_20_reg[0][16]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(addsub2_s_net_x11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(addsub2_s_net_x11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][16]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(addsub2_s_net_x11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][16]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_67
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x11,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub1_s_net_x11,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x11;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [10:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub1_s_net_x11;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x11;
  wire [0:0]addsub_s_net_x11;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [10:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1
       (.I0(addsub_s_net_x11),
        .I1(addsub1_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x11),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_68
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x11,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x11,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x11;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [10:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x11;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x11;
  wire [0:0]addsub_s_net_x11;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [10:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__0
       (.I0(addsub1_s_net_x11),
        .I1(addsub_s_net_x11),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__0
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x11),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_69
   (\op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][18]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][6]_0 ,
    clk,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    S);
  output \op_mem_91_20_reg[0][6] ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [12:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][18]_0 ;
  output [3:0]\op_mem_91_20_reg[0][14]_0 ;
  output [3:0]\op_mem_91_20_reg[0][10]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  input \op_mem_91_20_reg[0][6]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][7]_0 ;
  input [10:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]S;

  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [7:7]addsub2_s_net_x12;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [10:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [12:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][6] ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire \op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_0 [2:0],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [6:3]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [10:7]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO(\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3:1],\_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__50
       (.I0(\op_mem_91_20_reg[0][3] [6]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][14]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__50
       (.I0(\op_mem_91_20_reg[0][3] [5]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][14]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__50
       (.I0(\op_mem_91_20_reg[0][3] [4]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][14]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__50
       (.I0(\op_mem_91_20_reg[0][3] [3]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][14]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__50
       (.I0(\op_mem_91_20_reg[0][3] [10]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][18]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__49
       (.I0(\op_mem_91_20_reg[0][3] [9]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][18]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__48
       (.I0(\op_mem_91_20_reg[0][3] [8]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][18]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__47
       (.I0(\op_mem_91_20_reg[0][3] [7]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][18]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__46
       (.I0(\op_mem_91_20_reg[0][3] [11]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][3]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__50
       (.I0(\op_mem_91_20_reg[0][3] [2]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][10]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__50
       (.I0(\op_mem_91_20_reg[0][3] [1]),
        .I1(\op_mem_91_20_reg[0][3] [12]),
        .O(\op_mem_91_20_reg[0][10]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__1
       (.I0(\op_mem_91_20_reg[0][3] [0]),
        .O(\op_mem_91_20_reg[0][10]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__45
       (.I0(addsub2_s_net_x12),
        .O(\op_mem_91_20_reg[0][10]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [12]),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][6]_0 ),
        .Q(\op_mem_91_20_reg[0][6] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_0 ),
        .Q(addsub2_s_net_x12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_70
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x12,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub1_s_net_x13,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x12;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [11:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub1_s_net_x13;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x13;
  wire [0:0]addsub_s_net_x12;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [11:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__27
       (.I0(addsub_s_net_x12),
        .I1(addsub1_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__36
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_71
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x13,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x12,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x13;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [11:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x12;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x13;
  wire [0:0]addsub_s_net_x12;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [11:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__28
       (.I0(addsub1_s_net_x13),
        .I1(addsub_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__37
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x13),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_72
   (\op_mem_91_20_reg[0][7] ,
    S,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][7]_0 ,
    clk,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][19]_1 );
  output \op_mem_91_20_reg[0][7] ;
  output [3:0]S;
  output [11:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output inverter_op_net;
  input \op_mem_91_20_reg[0][7]_0 ;
  input clk;
  input [10:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][12]_0 ;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [2:0]\op_mem_91_20_reg[0][19]_1 ;

  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [8:8]addsub2_s_net_x13;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [10:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [11:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][7] ;
  wire \op_mem_91_20_reg[0][7]_0 ;
  wire [3:3]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_0 [3:1],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][16]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [3],\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][19]_0 [10:8]}),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S({1'b1,\op_mem_91_20_reg[0][19]_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__59
       (.I0(\op_mem_91_20_reg[0][3] [6]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__59
       (.I0(\op_mem_91_20_reg[0][3] [5]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__59
       (.I0(\op_mem_91_20_reg[0][3] [4]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__59
       (.I0(\op_mem_91_20_reg[0][3] [3]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__59
       (.I0(\op_mem_91_20_reg[0][3] [10]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__58
       (.I0(\op_mem_91_20_reg[0][3] [9]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__56
       (.I0(\op_mem_91_20_reg[0][3] [8]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__54
       (.I0(\op_mem_91_20_reg[0][3] [7]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__28
       (.I0(\op_mem_91_20_reg[0][3] [11]),
        .O(inverter_op_net));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__59
       (.I0(\op_mem_91_20_reg[0][3] [2]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__59
       (.I0(\op_mem_91_20_reg[0][3] [1]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__38
       (.I0(\op_mem_91_20_reg[0][3] [0]),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__54
       (.I0(addsub2_s_net_x13),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [11]),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe8/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/bipolar_nco/cordic_sincos/cordic_fine_angle_pe/cordic_pe8/addsub2/op_mem_91_20_reg[0][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][7]_0 ),
        .Q(\op_mem_91_20_reg[0][7] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][19]_0 [0]),
        .Q(addsub2_s_net_x13),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_73
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x13,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub1_s_net_x14,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x13;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [12:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub1_s_net_x14;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x14;
  wire [0:0]addsub_s_net_x13;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [12:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__25
       (.I0(addsub_s_net_x13),
        .I1(addsub1_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__33
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x13),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_74
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x14,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x13,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x14;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [12:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x13;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x14;
  wire [0:0]addsub_s_net_x13;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [12:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__26
       (.I0(addsub1_s_net_x14),
        .I1(addsub_s_net_x13),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__34
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x14),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_75
   (\op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    S,
    clk);
  output [2:0]\op_mem_91_20_reg[0][20]_0 ;
  output [11:0]\op_mem_91_20_reg[0][3] ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  input [10:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][13]_0 ;
  input [3:0]\op_mem_91_20_reg[0][17]_0 ;
  input [1:0]S;
  input clk;

  wire [1:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [9:9]addsub2_s_net_x14;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [10:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [11:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:2]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_0 [4:2],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][13]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [8:5]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][17]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [3:2],\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20_reg[0][19]_0 [10:9]}),
        .O({\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3],\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S({1'b0,1'b1,S}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__58
       (.I0(\op_mem_91_20_reg[0][3] [7]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__58
       (.I0(\op_mem_91_20_reg[0][3] [6]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__58
       (.I0(\op_mem_91_20_reg[0][3] [5]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__58
       (.I0(\op_mem_91_20_reg[0][3] [4]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__58
       (.I0(\op_mem_91_20_reg[0][3] [10]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][20]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__57
       (.I0(\op_mem_91_20_reg[0][3] [9]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][20]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__55
       (.I0(\op_mem_91_20_reg[0][3] [8]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][20]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__26
       (.I0(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][3]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__58
       (.I0(\op_mem_91_20_reg[0][3] [3]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__58
       (.I0(\op_mem_91_20_reg[0][3] [2]),
        .I1(\op_mem_91_20_reg[0][3] [11]),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__35
       (.I0(\op_mem_91_20_reg[0][3] [1]),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__53
       (.I0(addsub2_s_net_x14),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][19]_0 [0]),
        .Q(\op_mem_91_20_reg[0][3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][19]_0 [1]),
        .Q(addsub2_s_net_x14),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_76
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x14,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub1_s_net_x15,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x14;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [13:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub1_s_net_x15;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x15;
  wire [0:0]addsub_s_net_x14;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [13:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__23
       (.I0(addsub_s_net_x14),
        .I1(addsub1_s_net_x15),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__30
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x14),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_77
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x15,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x14,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x15;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [13:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x14;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x15;
  wire [0:0]addsub_s_net_x14;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [13:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__24
       (.I0(addsub1_s_net_x15),
        .I1(addsub_s_net_x14),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__31
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x15),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_78
   (\op_mem_91_20_reg[0][6]_0 ,
    \op_mem_91_20_reg[0][5]_0 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][2]_0 ,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    S,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    inverter_op_net,
    clk,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][14]_1 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][18]_0 );
  output \op_mem_91_20_reg[0][6]_0 ;
  output \op_mem_91_20_reg[0][5]_0 ;
  output \op_mem_91_20_reg[0][4]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output \op_mem_91_20_reg[0][2]_0 ;
  output \op_mem_91_20_reg[0][1]_0 ;
  output \op_mem_91_20_reg[0][7]_0 ;
  output [1:0]S;
  output [11:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][17]_0 ;
  output [3:0]\op_mem_91_20_reg[0][13]_0 ;
  output inverter_op_net;
  input clk;
  input [10:0]\op_mem_91_20_reg[0][20]_0 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [2:0]\op_mem_91_20_reg[0][14]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_1 ;
  input [2:0]\op_mem_91_20_reg[0][17]_1 ;
  input [3:0]\op_mem_91_20_reg[0][18]_0 ;

  wire [1:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_1 ;
  wire \_inferred__0/i___1_carry__3_n_2 ;
  wire \_inferred__0/i___1_carry__3_n_3 ;
  wire \_inferred__0/i___1_carry__3_n_4 ;
  wire \_inferred__0/i___1_carry__3_n_5 ;
  wire \_inferred__0/i___1_carry__3_n_6 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire [10:10]addsub2_s_net_x15;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire [10:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [11:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire \op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:3]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_0 [0]),
        .DI({\op_mem_91_20_reg[0][20]_0 [2:1],\op_mem_91_20_reg[0][20]_1 ,\op_mem_91_20_reg[0][20]_0 [10]}),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][20]_0 [6:3]),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][20]_0 [9:7]}),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][14]_0 ,1'b1}),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO({\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3],\_inferred__0/i___1_carry__3_n_1 ,\_inferred__0/i___1_carry__3_n_2 ,\_inferred__0/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][17]_1 }),
        .O({\_inferred__0/i___1_carry__3_n_4 ,\_inferred__0/i___1_carry__3_n_5 ,\_inferred__0/i___1_carry__3_n_6 ,\_inferred__0/i___1_carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][18]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__57
       (.I0(\op_mem_91_20_reg[0][3]_1 [8]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(\op_mem_91_20_reg[0][17]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__57
       (.I0(\op_mem_91_20_reg[0][3]_1 [7]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(\op_mem_91_20_reg[0][17]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__57
       (.I0(\op_mem_91_20_reg[0][3]_1 [6]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(\op_mem_91_20_reg[0][17]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__57
       (.I0(\op_mem_91_20_reg[0][3]_1 [5]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(\op_mem_91_20_reg[0][17]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__57
       (.I0(\op_mem_91_20_reg[0][3]_1 [10]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__56
       (.I0(\op_mem_91_20_reg[0][3]_1 [9]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__24
       (.I0(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(inverter_op_net));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__57
       (.I0(\op_mem_91_20_reg[0][3]_1 [4]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(\op_mem_91_20_reg[0][13]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__57
       (.I0(\op_mem_91_20_reg[0][3]_1 [3]),
        .I1(\op_mem_91_20_reg[0][3]_1 [11]),
        .O(\op_mem_91_20_reg[0][13]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__32
       (.I0(\op_mem_91_20_reg[0][3]_1 [2]),
        .O(\op_mem_91_20_reg[0][13]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__52
       (.I0(addsub2_s_net_x15),
        .O(\op_mem_91_20_reg[0][13]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(addsub2_s_net_x15),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_1 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_79
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_0,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub1_s_net_1,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_0;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [14:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub1_s_net_1;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_1;
  wire [0:0]addsub_s_net_0;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [14:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_4 [14]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__21
       (.I0(addsub_s_net_0),
        .I1(addsub1_s_net_1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__28
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__10
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_80
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_1,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_0,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_1;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [14:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_0;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_1;
  wire [0:0]addsub_s_net_0;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [14:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_4 [14]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__22
       (.I0(addsub1_s_net_1),
        .I1(addsub_s_net_0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__29
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_81
   (\op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][4]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][4]_2 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    DI,
    S,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][18]_0 ,
    clk,
    \op_mem_91_20_reg[0][0]_0 );
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output \op_mem_91_20_reg[0][4]_0 ;
  output [2:0]\op_mem_91_20_reg[0][16]_1 ;
  output [3:0]\op_mem_91_20_reg[0][4]_1 ;
  output [9:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_1 ;
  output [2:0]\op_mem_91_20_reg[0][20]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20]_1 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]\op_mem_91_20_reg[0][4]_2 ;
  input [11:0]\op_mem_91_20_reg[0][20]_2 ;
  input [3:0]\op_mem_91_20_reg[0][20]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [1:0]DI;
  input [3:0]S;
  input [2:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][18]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][0]_0 ;

  wire [1:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_1 ;
  wire \_inferred__0/i___1_carry__3_n_2 ;
  wire \_inferred__0/i___1_carry__3_n_3 ;
  wire \_inferred__0/i___1_carry__3_n_4 ;
  wire \_inferred__0/i___1_carry__3_n_5 ;
  wire \_inferred__0/i___1_carry__3_n_6 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire [19:1]addsub2_s_net;
  wire clk;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [9:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [11:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][4]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [3:3]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_2 [0]),
        .DI({\op_mem_91_20_reg[0][20]_2 [11],\op_mem_91_20_reg[0][20]_2 [3:1]}),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(\op_mem_91_20_reg[0][20]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][20]_2 [6:4],\op_mem_91_20_reg[0][20]_4 }),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][20]_2 [10:7]),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,1'b1,1'b0}),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO({\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3],\_inferred__0/i___1_carry__3_n_1 ,\_inferred__0/i___1_carry__3_n_2 ,\_inferred__0/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\_inferred__0/i___1_carry__3_n_4 ,\_inferred__0/i___1_carry__3_n_5 ,\_inferred__0/i___1_carry__3_n_6 ,\_inferred__0/i___1_carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][18]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_1__5
       (.I0(\op_mem_91_20_reg[0][12]_0 [6]),
        .I1(\op_mem_91_20_reg[0][12]_0 [7]),
        .O(\op_mem_91_20_reg[0][8]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_2__5
       (.I0(\op_mem_91_20_reg[0][12]_0 [5]),
        .I1(\op_mem_91_20_reg[0][12]_0 [6]),
        .O(\op_mem_91_20_reg[0][8]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_3__3
       (.I0(\op_mem_91_20_reg[0][12]_0 [4]),
        .I1(\op_mem_91_20_reg[0][12]_0 [5]),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_4__4
       (.I0(\op_mem_91_20_reg[0][12]_0 [3]),
        .I1(\op_mem_91_20_reg[0][12]_0 [4]),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_1__2
       (.I0(addsub2_s_net[11]),
        .I1(addsub2_s_net[12]),
        .O(\op_mem_91_20_reg[0][12]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_2__5
       (.I0(\op_mem_91_20_reg[0][12]_0 [9]),
        .I1(addsub2_s_net[11]),
        .O(\op_mem_91_20_reg[0][12]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__4
       (.I0(\op_mem_91_20_reg[0][12]_0 [8]),
        .I1(\op_mem_91_20_reg[0][12]_0 [9]),
        .O(\op_mem_91_20_reg[0][12]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_4__2
       (.I0(\op_mem_91_20_reg[0][12]_0 [7]),
        .I1(\op_mem_91_20_reg[0][12]_0 [8]),
        .O(\op_mem_91_20_reg[0][12]_1 [0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__2_i_1__7
       (.I0(addsub2_s_net[14]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net[15]),
        .O(\op_mem_91_20_reg[0][16]_1 [2]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__2_i_2__7
       (.I0(addsub2_s_net[13]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net[14]),
        .O(\op_mem_91_20_reg[0][16]_1 [1]));
  LUT4 #(
    .INIT(16'h0880)) 
    i___1_carry__2_i_3__3
       (.I0(addsub2_s_net[11]),
        .I1(addsub2_s_net[12]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net[13]),
        .O(\op_mem_91_20_reg[0][16]_1 [0]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__2_i_4__1
       (.I0(addsub2_s_net[14]),
        .I1(addsub2_s_net[16]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net[15]),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__2_i_5__0
       (.I0(addsub2_s_net[13]),
        .I1(addsub2_s_net[15]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net[14]),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT5 #(
    .INIT(32'hF087870F)) 
    i___1_carry__2_i_6__0
       (.I0(addsub2_s_net[12]),
        .I1(addsub2_s_net[11]),
        .I2(addsub2_s_net[14]),
        .I3(\op_mem_91_20_reg[0][4]_0 ),
        .I4(addsub2_s_net[13]),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___1_carry__2_i_7__0
       (.I0(addsub2_s_net[11]),
        .I1(addsub2_s_net[12]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net[13]),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_1__7
       (.I0(addsub2_s_net[17]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net[18]),
        .O(\op_mem_91_20_reg[0][20]_0 [2]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_2__3
       (.I0(addsub2_s_net[16]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net[17]),
        .O(\op_mem_91_20_reg[0][20]_0 [1]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_3__3
       (.I0(addsub2_s_net[15]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net[16]),
        .O(\op_mem_91_20_reg[0][20]_0 [0]));
  LUT3 #(
    .INIT(8'hCB)) 
    i___1_carry__3_i_4__3
       (.I0(addsub2_s_net[18]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net[19]),
        .O(\op_mem_91_20_reg[0][20]_1 [3]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_5__3
       (.I0(addsub2_s_net[17]),
        .I1(addsub2_s_net[19]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net[18]),
        .O(\op_mem_91_20_reg[0][20]_1 [2]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_6__2
       (.I0(addsub2_s_net[16]),
        .I1(addsub2_s_net[18]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net[17]),
        .O(\op_mem_91_20_reg[0][20]_1 [1]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_7__1
       (.I0(addsub2_s_net[15]),
        .I1(addsub2_s_net[17]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net[16]),
        .O(\op_mem_91_20_reg[0][20]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry_i_1__1
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .O(\op_mem_91_20_reg[0][4]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_2__4
       (.I0(\op_mem_91_20_reg[0][12]_0 [2]),
        .I1(\op_mem_91_20_reg[0][12]_0 [3]),
        .O(\op_mem_91_20_reg[0][4]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_3__6
       (.I0(\op_mem_91_20_reg[0][12]_0 [1]),
        .I1(\op_mem_91_20_reg[0][12]_0 [2]),
        .O(\op_mem_91_20_reg[0][4]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_4__5
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .I1(\op_mem_91_20_reg[0][12]_0 [1]),
        .O(\op_mem_91_20_reg[0][4]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_5
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .I1(addsub2_s_net[1]),
        .O(\op_mem_91_20_reg[0][4]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__22
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .O(\op_mem_91_20_reg[0][3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][0]_0 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(addsub2_s_net[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(addsub2_s_net[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(addsub2_s_net[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(addsub2_s_net[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(addsub2_s_net[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(addsub2_s_net[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(addsub2_s_net[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_6 ),
        .Q(addsub2_s_net[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_5 ),
        .Q(addsub2_s_net[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(addsub2_s_net[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_82
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x0,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub1_s_net_x0,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x0;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [15:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub1_s_net_x0;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x0;
  wire [0:0]addsub_s_net_x0;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [15:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(\op_mem_91_20_reg[0][19]_4 [15]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_4 [14]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__19
       (.I0(addsub_s_net_x0),
        .I1(addsub1_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__26
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_83
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x0,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x0,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x0;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [15:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x0;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x0;
  wire [0:0]addsub_s_net_x0;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [15:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(\op_mem_91_20_reg[0][19]_4 [15]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_4 [14]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__20
       (.I0(addsub1_s_net_x0),
        .I1(addsub_s_net_x0),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__19
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__27
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_84
   (S,
    \op_mem_91_20_reg[0][4]_0 ,
    DI,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][4]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][20]_1 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][8]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][4]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][18]_0 ,
    clk,
    \op_mem_91_20_reg[0][0]_1 );
  output [3:0]S;
  output \op_mem_91_20_reg[0][4]_0 ;
  output [1:0]DI;
  output [2:0]\op_mem_91_20_reg[0][20]_0 ;
  output [3:0]\op_mem_91_20_reg[0][4]_1 ;
  output [10:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_1 ;
  output [3:0]\op_mem_91_20_reg[0][20]_1 ;
  output inverter_op_net;
  output \op_mem_91_20_reg[0][0]_0 ;
  output [0:0]\op_mem_91_20_reg[0][8]_1 ;
  input [12:0]\op_mem_91_20_reg[0][20]_2 ;
  input [3:0]\op_mem_91_20_reg[0][4]_2 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [3:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [0:0]\op_mem_91_20_reg[0][13]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [2:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][18]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][0]_1 ;

  wire [1:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_1 ;
  wire \_inferred__0/i___1_carry__3_n_2 ;
  wire \_inferred__0/i___1_carry__3_n_3 ;
  wire \_inferred__0/i___1_carry__3_n_4 ;
  wire \_inferred__0/i___1_carry__3_n_5 ;
  wire \_inferred__0/i___1_carry__3_n_6 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire [19:4]addsub2_s_net_x0;
  wire clk;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire \op_mem_91_20_reg[0][0]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [10:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [12:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_4 ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][8]_1 ;
  wire [3:3]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_2 [0]),
        .DI(\op_mem_91_20_reg[0][20]_2 [4:1]),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(\op_mem_91_20_reg[0][4]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][20]_3 ,\op_mem_91_20_reg[0][20]_2 [12],\op_mem_91_20_reg[0][20]_2 [6:5]}),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][20]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][20]_2 [10:7]),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][13]_0 ,1'b1,1'b0,\op_mem_91_20_reg[0][20]_2 [11]}),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO({\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3],\_inferred__0/i___1_carry__3_n_1 ,\_inferred__0/i___1_carry__3_n_2 ,\_inferred__0/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\_inferred__0/i___1_carry__3_n_4 ,\_inferred__0/i___1_carry__3_n_5 ,\_inferred__0/i___1_carry__3_n_6 ,\_inferred__0/i___1_carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][18]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__0_i_1__2
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .O(\op_mem_91_20_reg[0][8]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_2__4
       (.I0(\op_mem_91_20_reg[0][12]_0 [6]),
        .I1(\op_mem_91_20_reg[0][12]_0 [7]),
        .O(\op_mem_91_20_reg[0][8]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_3__2
       (.I0(\op_mem_91_20_reg[0][12]_0 [5]),
        .I1(\op_mem_91_20_reg[0][12]_0 [6]),
        .O(\op_mem_91_20_reg[0][8]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_4__3
       (.I0(\op_mem_91_20_reg[0][12]_0 [4]),
        .I1(\op_mem_91_20_reg[0][12]_0 [5]),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_5__2
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .I1(\op_mem_91_20_reg[0][12]_0 [4]),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_1__6
       (.I0(\op_mem_91_20_reg[0][12]_0 [10]),
        .I1(addsub2_s_net_x0[12]),
        .O(\op_mem_91_20_reg[0][12]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_2__4
       (.I0(\op_mem_91_20_reg[0][12]_0 [9]),
        .I1(\op_mem_91_20_reg[0][12]_0 [10]),
        .O(\op_mem_91_20_reg[0][12]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__3
       (.I0(\op_mem_91_20_reg[0][12]_0 [8]),
        .I1(\op_mem_91_20_reg[0][12]_0 [9]),
        .O(\op_mem_91_20_reg[0][12]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_4__1
       (.I0(\op_mem_91_20_reg[0][12]_0 [7]),
        .I1(\op_mem_91_20_reg[0][12]_0 [8]),
        .O(\op_mem_91_20_reg[0][12]_1 [0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__2_i_1__6
       (.I0(addsub2_s_net_x0[14]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net_x0[15]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h0880)) 
    i___1_carry__2_i_2__2
       (.I0(addsub2_s_net_x0[12]),
        .I1(addsub2_s_net_x0[13]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net_x0[14]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__2_i_3__0
       (.I0(addsub2_s_net_x0[14]),
        .I1(addsub2_s_net_x0[16]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net_x0[15]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hF087870F)) 
    i___1_carry__2_i_4__0
       (.I0(addsub2_s_net_x0[13]),
        .I1(addsub2_s_net_x0[12]),
        .I2(addsub2_s_net_x0[15]),
        .I3(\op_mem_91_20_reg[0][4]_0 ),
        .I4(addsub2_s_net_x0[14]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___1_carry__2_i_5__3
       (.I0(addsub2_s_net_x0[12]),
        .I1(addsub2_s_net_x0[13]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net_x0[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_6
       (.I0(addsub2_s_net_x0[12]),
        .I1(addsub2_s_net_x0[13]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_1__6
       (.I0(addsub2_s_net_x0[17]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net_x0[18]),
        .O(\op_mem_91_20_reg[0][20]_0 [2]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_2__2
       (.I0(addsub2_s_net_x0[16]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net_x0[17]),
        .O(\op_mem_91_20_reg[0][20]_0 [1]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_3__2
       (.I0(addsub2_s_net_x0[15]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net_x0[16]),
        .O(\op_mem_91_20_reg[0][20]_0 [0]));
  LUT3 #(
    .INIT(8'hCB)) 
    i___1_carry__3_i_4__2
       (.I0(addsub2_s_net_x0[18]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .I2(addsub2_s_net_x0[19]),
        .O(\op_mem_91_20_reg[0][20]_1 [3]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_5__2
       (.I0(addsub2_s_net_x0[17]),
        .I1(addsub2_s_net_x0[19]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net_x0[18]),
        .O(\op_mem_91_20_reg[0][20]_1 [2]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_6__1
       (.I0(addsub2_s_net_x0[16]),
        .I1(addsub2_s_net_x0[18]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net_x0[17]),
        .O(\op_mem_91_20_reg[0][20]_1 [1]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_7__0
       (.I0(addsub2_s_net_x0[15]),
        .I1(addsub2_s_net_x0[17]),
        .I2(\op_mem_91_20_reg[0][4]_0 ),
        .I3(addsub2_s_net_x0[16]),
        .O(\op_mem_91_20_reg[0][20]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_1__0
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .I1(addsub2_s_net_x0[4]),
        .O(\op_mem_91_20_reg[0][4]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_2__3
       (.I0(\op_mem_91_20_reg[0][12]_0 [3]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .O(\op_mem_91_20_reg[0][4]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_3__1
       (.I0(\op_mem_91_20_reg[0][12]_0 [2]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .O(\op_mem_91_20_reg[0][4]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_4__4
       (.I0(\op_mem_91_20_reg[0][12]_0 [1]),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .O(\op_mem_91_20_reg[0][4]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__20
       (.I0(\op_mem_91_20_reg[0][4]_0 ),
        .O(inverter_op_net));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][0]_i_1__1 
       (.I0(\op_mem_91_20_reg[0][12]_0 [0]),
        .O(\op_mem_91_20_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][0]_1 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(addsub2_s_net_x0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(addsub2_s_net_x0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(addsub2_s_net_x0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(addsub2_s_net_x0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(addsub2_s_net_x0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(addsub2_s_net_x0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_6 ),
        .Q(addsub2_s_net_x0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_5 ),
        .Q(addsub2_s_net_x0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(addsub2_s_net_x0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_85
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x1,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub1_s_net_x1,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x1;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [16:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub1_s_net_x1;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x1;
  wire [0:0]addsub_s_net_x1;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [16:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(\op_mem_91_20_reg[0][19]_4 [15]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_4 [14]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(\op_mem_91_20_reg[0][19]_4 [16]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__17
       (.I0(addsub_s_net_x1),
        .I1(addsub1_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__24
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__8
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_86
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x1,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x1,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x1;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [16:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x1;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x1;
  wire [0:0]addsub_s_net_x1;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [16:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_4 [7]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_4 [6]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_4 [11]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_4 [10]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_4 [9]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_4 [8]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(\op_mem_91_20_reg[0][19]_4 [15]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_4 [14]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_4 [13]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_4 [12]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(\op_mem_91_20_reg[0][19]_4 [16]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__18
       (.I0(addsub1_s_net_x1),
        .I1(addsub_s_net_x1),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__25
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_87
   (\op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][8]_1 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][8]_2 ,
    DI,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    S,
    \op_mem_91_20_reg[0][18]_0 ,
    clk);
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output \op_mem_91_20_reg[0][8]_0 ;
  output [0:0]\op_mem_91_20_reg[0][16]_1 ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [11:0]\op_mem_91_20_reg[0][16]_2 ;
  output [2:0]\op_mem_91_20_reg[0][20]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8]_1 ;
  output [3:0]\op_mem_91_20_reg[0][4]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20]_1 ;
  output \op_mem_91_20_reg[0][0]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]\op_mem_91_20_reg[0][8]_2 ;
  input [2:0]DI;
  input [3:0]\op_mem_91_20_reg[0][20]_2 ;
  input [7:0]\op_mem_91_20_reg[0][13]_0 ;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [1:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][10]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [2:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]S;
  input [0:0]\op_mem_91_20_reg[0][18]_0 ;
  input clk;

  wire [2:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_0 ;
  wire \_inferred__0/i___1_carry__3_n_1 ;
  wire \_inferred__0/i___1_carry__3_n_2 ;
  wire \_inferred__0/i___1_carry__3_n_3 ;
  wire \_inferred__0/i___1_carry__3_n_4 ;
  wire \_inferred__0/i___1_carry__3_n_5 ;
  wire \_inferred__0/i___1_carry__3_n_6 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry__4_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire [19:7]addsub2_s_net_x1;
  wire clk;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [7:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [11:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [1:0]\op_mem_91_20_reg[0][20]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire \op_mem_91_20_reg[0][8]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][8]_2 ;
  wire [3:0]\NLW__inferred__0/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i___1_carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(\op_mem_91_20_reg[0][20]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][13]_0 [2:1],\op_mem_91_20_reg[0][20]_3 ,\op_mem_91_20_reg[0][13]_0 [0]}),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][13]_0 [4],\op_mem_91_20_reg[0][20]_4 [1],\op_mem_91_20_reg[0][13]_0 [3],\op_mem_91_20_reg[0][20]_4 [0]}),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][13]_0 [7:5]}),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO({\_inferred__0/i___1_carry__3_n_0 ,\_inferred__0/i___1_carry__3_n_1 ,\_inferred__0/i___1_carry__3_n_2 ,\_inferred__0/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][17]_0 ,1'b1}),
        .O({\_inferred__0/i___1_carry__3_n_4 ,\_inferred__0/i___1_carry__3_n_5 ,\_inferred__0/i___1_carry__3_n_6 ,\_inferred__0/i___1_carry__3_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__4 
       (.CI(\_inferred__0/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__0/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i___1_carry__4_O_UNCONNECTED [3:1],\_inferred__0/i___1_carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][18]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__0_i_1__1
       (.I0(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][8]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_2__3
       (.I0(\op_mem_91_20_reg[0][8]_0 ),
        .I1(\op_mem_91_20_reg[0][16]_2 [7]),
        .O(\op_mem_91_20_reg[0][8]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_3__0
       (.I0(\op_mem_91_20_reg[0][8]_0 ),
        .I1(addsub2_s_net_x1[7]),
        .O(\op_mem_91_20_reg[0][8]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_4__2
       (.I0(\op_mem_91_20_reg[0][16]_2 [6]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][8]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_5__0
       (.I0(\op_mem_91_20_reg[0][16]_2 [5]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][8]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_1__5
       (.I0(\op_mem_91_20_reg[0][16]_2 [10]),
        .I1(\op_mem_91_20_reg[0][16]_2 [11]),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_2__3
       (.I0(\op_mem_91_20_reg[0][16]_2 [9]),
        .I1(\op_mem_91_20_reg[0][16]_2 [10]),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__2
       (.I0(\op_mem_91_20_reg[0][16]_2 [8]),
        .I1(\op_mem_91_20_reg[0][16]_2 [9]),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_4__0
       (.I0(\op_mem_91_20_reg[0][16]_2 [7]),
        .I1(\op_mem_91_20_reg[0][16]_2 [8]),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  LUT4 #(
    .INIT(16'h0880)) 
    i___1_carry__2_i_1__2
       (.I0(addsub2_s_net_x1[13]),
        .I1(addsub2_s_net_x1[14]),
        .I2(\op_mem_91_20_reg[0][8]_0 ),
        .I3(addsub2_s_net_x1[15]),
        .O(\op_mem_91_20_reg[0][16]_1 ));
  LUT5 #(
    .INIT(32'hF087870F)) 
    i___1_carry__2_i_2__1
       (.I0(addsub2_s_net_x1[14]),
        .I1(addsub2_s_net_x1[13]),
        .I2(addsub2_s_net_x1[16]),
        .I3(\op_mem_91_20_reg[0][8]_0 ),
        .I4(addsub2_s_net_x1[15]),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___1_carry__2_i_3__2
       (.I0(addsub2_s_net_x1[13]),
        .I1(addsub2_s_net_x1[14]),
        .I2(\op_mem_91_20_reg[0][8]_0 ),
        .I3(addsub2_s_net_x1[15]),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_4
       (.I0(addsub2_s_net_x1[13]),
        .I1(addsub2_s_net_x1[14]),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__2_i_5__5
       (.I0(\op_mem_91_20_reg[0][16]_2 [11]),
        .I1(addsub2_s_net_x1[13]),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_1__5
       (.I0(addsub2_s_net_x1[17]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .I2(addsub2_s_net_x1[18]),
        .O(\op_mem_91_20_reg[0][20]_0 [2]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_2__1
       (.I0(addsub2_s_net_x1[16]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .I2(addsub2_s_net_x1[17]),
        .O(\op_mem_91_20_reg[0][20]_0 [1]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_3__1
       (.I0(addsub2_s_net_x1[15]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .I2(addsub2_s_net_x1[16]),
        .O(\op_mem_91_20_reg[0][20]_0 [0]));
  LUT3 #(
    .INIT(8'hCB)) 
    i___1_carry__3_i_4__1
       (.I0(addsub2_s_net_x1[18]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .I2(addsub2_s_net_x1[19]),
        .O(\op_mem_91_20_reg[0][20]_1 [3]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_5__1
       (.I0(addsub2_s_net_x1[17]),
        .I1(addsub2_s_net_x1[19]),
        .I2(\op_mem_91_20_reg[0][8]_0 ),
        .I3(addsub2_s_net_x1[18]),
        .O(\op_mem_91_20_reg[0][20]_1 [2]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_6__0
       (.I0(addsub2_s_net_x1[16]),
        .I1(addsub2_s_net_x1[18]),
        .I2(\op_mem_91_20_reg[0][8]_0 ),
        .I3(addsub2_s_net_x1[17]),
        .O(\op_mem_91_20_reg[0][20]_1 [1]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_7
       (.I0(addsub2_s_net_x1[15]),
        .I1(addsub2_s_net_x1[17]),
        .I2(\op_mem_91_20_reg[0][8]_0 ),
        .I3(addsub2_s_net_x1[16]),
        .O(\op_mem_91_20_reg[0][20]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_1__5
       (.I0(\op_mem_91_20_reg[0][16]_2 [4]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][4]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_2
       (.I0(\op_mem_91_20_reg[0][16]_2 [3]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][4]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_3__5
       (.I0(\op_mem_91_20_reg[0][16]_2 [2]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][4]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_4__1
       (.I0(\op_mem_91_20_reg[0][16]_2 [1]),
        .I1(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__18
       (.I0(\op_mem_91_20_reg[0][8]_0 ),
        .O(\op_mem_91_20_reg[0][3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][0]_i_1__0 
       (.I0(\op_mem_91_20_reg[0][16]_2 [0]),
        .O(\op_mem_91_20_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(addsub2_s_net_x1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(addsub2_s_net_x1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(addsub2_s_net_x1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(addsub2_s_net_x1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_6 ),
        .Q(addsub2_s_net_x1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_5 ),
        .Q(addsub2_s_net_x1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_4 ),
        .Q(addsub2_s_net_x1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__4_n_7 ),
        .Q(\op_mem_91_20_reg[0][8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(addsub2_s_net_x1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][16]_2 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_88
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x2,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    addsub1_s_net_x2,
    internal_s_69_5_addsub,
    clk,
    addsub_s_net_x10,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][20]_2 );
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x2;
  output [1:0]\op_mem_91_20_reg[0][3]_1 ;
  output [2:0]\op_mem_91_20_reg[0][7]_1 ;
  output [1:0]\op_mem_91_20_reg[0][11]_1 ;
  output [1:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][19]_2 ;
  input [17:0]\op_mem_91_20_reg[0][19]_3 ;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [0:0]addsub1_s_net_x2;
  input [20:0]internal_s_69_5_addsub;
  input clk;
  input [9:0]addsub_s_net_x10;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;

  wire [0:0]addsub1_s_net_x2;
  wire [9:0]addsub_s_net_x10;
  wire [0:0]addsub_s_net_x2;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [17:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][7]_1 ;

  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_3 [7]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_3 [6]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_3 [5]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_3 [4]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_3 [11]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_3 [10]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_3 [9]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_3 [8]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(\op_mem_91_20_reg[0][19]_3 [15]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_3 [14]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_3 [13]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_3 [12]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x2),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x2),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(\op_mem_91_20_reg[0][19]_3 [17]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(\op_mem_91_20_reg[0][19]_3 [16]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__15
       (.I0(addsub_s_net_x2),
        .I1(addsub1_s_net_x2),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_3 [3]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__22
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_3 [2]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_3 [1]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__7
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_3 [0]),
        .I2(\op_mem_91_20_reg[0][20]_1 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(addsub_s_net_x10[6]),
        .I1(\op_mem_91_20_reg[0][16]_0 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(addsub_s_net_x10[5]),
        .I1(\op_mem_91_20_reg[0][16]_0 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(addsub_s_net_x10[8]),
        .I1(\op_mem_91_20_reg[0][16]_0 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(addsub_s_net_x10[7]),
        .I1(\op_mem_91_20_reg[0][16]_0 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][19]_i_5 
       (.I0(addsub_s_net_x10[9]),
        .I1(\op_mem_91_20_reg[0][16]_0 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(addsub_s_net_x10[1]),
        .I1(\op_mem_91_20_reg[0][16]_0 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(addsub_s_net_x10[0]),
        .I1(\op_mem_91_20_reg[0][16]_0 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(addsub_s_net_x10[4]),
        .I1(\op_mem_91_20_reg[0][16]_0 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(addsub_s_net_x10[3]),
        .I1(\op_mem_91_20_reg[0][16]_0 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(addsub_s_net_x10[2]),
        .I1(\op_mem_91_20_reg[0][16]_0 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_89
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x2,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub_s_net_x2,
    \op_mem_91_20_reg[0][20]_3 ,
    clk,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][20]_6 ,
    \op_mem_91_20_reg[0][16]_0 ,
    O,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][20]_7 ,
    addsub_s_net_x10);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x2;
  output [2:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][19]_2 ;
  output [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [17:0]\op_mem_91_20_reg[0][19]_3 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub_s_net_x2;
  input [0:0]\op_mem_91_20_reg[0][20]_3 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][20]_5 ;
  input [3:0]\op_mem_91_20_reg[0][20]_6 ;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]O;
  input [2:0]\op_mem_91_20_reg[0][16]_1 ;
  input [0:0]\op_mem_91_20_reg[0][20]_7 ;
  input [8:0]addsub_s_net_x10;

  wire [3:0]O;
  wire [0:0]addsub1_s_net_x2;
  wire [8:0]addsub_s_net_x10;
  wire [0:0]addsub_s_net_x2;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [17:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_6 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;

  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(\op_mem_91_20_reg[0][19]_3 [7]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(\op_mem_91_20_reg[0][19]_3 [6]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_3 [5]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_3 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(\op_mem_91_20_reg[0][19]_3 [11]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(\op_mem_91_20_reg[0][19]_3 [10]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(\op_mem_91_20_reg[0][19]_3 [9]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(\op_mem_91_20_reg[0][19]_3 [8]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(\op_mem_91_20_reg[0][19]_3 [15]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(\op_mem_91_20_reg[0][19]_3 [14]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(\op_mem_91_20_reg[0][19]_3 [13]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(\op_mem_91_20_reg[0][19]_3 [12]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x2),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x2),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(\op_mem_91_20_reg[0][19]_3 [17]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(\op_mem_91_20_reg[0][19]_3 [16]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__16
       (.I0(addsub1_s_net_x2),
        .I1(addsub_s_net_x2),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__15
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_3 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_3 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__23
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_3 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__16
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_3 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(addsub_s_net_x10[6]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(addsub_s_net_x10[5]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(addsub_s_net_x10[4]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(addsub_s_net_x10[8]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(addsub_s_net_x10[7]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_2 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][19]_2 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_3 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][19]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_4 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][19]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_5 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][19]_2 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][20]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(addsub_s_net_x10[0]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][16]_1 [0]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(addsub_s_net_x10[3]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(addsub_s_net_x10[2]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(addsub_s_net_x10[1]),
        .I2(\op_mem_91_20_reg[0][20]_7 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(O[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_6 [2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_6 [3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_5 [0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_5 [1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_5 [2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_5 [3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_4 [0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_4 [1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_4 [2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_4 [3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(O[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_3 ),
        .Q(addsub1_s_net_x2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(O[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(O[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_6 [0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_6 [1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_90
   (S,
    \op_mem_91_20_reg[0][3]_0 ,
    DI,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][20]_4 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][20]_5 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][18]_0 ,
    clk,
    \op_mem_91_20_reg[0][0]_0 );
  output [3:0]S;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [2:0]DI;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [8:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [1:0]\op_mem_91_20_reg[0][11]_1 ;
  output [0:0]\op_mem_91_20_reg[0][3]_2 ;
  output [0:0]\op_mem_91_20_reg[0][7]_1 ;
  input [11:0]\op_mem_91_20_reg[0][20]_1 ;
  input [3:0]\op_mem_91_20_reg[0][4]_0 ;
  input [1:0]\op_mem_91_20_reg[0][20]_2 ;
  input [3:0]\op_mem_91_20_reg[0][20]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_4 ;
  input [3:0]\op_mem_91_20_reg[0][12]_0 ;
  input [0:0]\op_mem_91_20_reg[0][20]_5 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [1:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][18]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][0]_0 ;

  wire [2:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_1 ;
  wire \_inferred__0/i___1_carry__3_n_2 ;
  wire \_inferred__0/i___1_carry__3_n_3 ;
  wire \_inferred__0/i___1_carry__3_n_4 ;
  wire \_inferred__0/i___1_carry__3_n_5 ;
  wire \_inferred__0/i___1_carry__3_n_6 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire [19:0]addsub2_s_net_x2;
  wire clk;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [8:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][18]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [11:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_5 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:3]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 [0]),
        .DI(\op_mem_91_20_reg[0][20]_1 [4:1]),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(\op_mem_91_20_reg[0][4]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][20]_2 [1],\op_mem_91_20_reg[0][20]_1 [5],\op_mem_91_20_reg[0][20]_2 [0],\op_mem_91_20_reg[0][20]_1 [11]}),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][20]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][20]_1 [8:7],\op_mem_91_20_reg[0][20]_4 ,\op_mem_91_20_reg[0][20]_1 [6]}),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][20]_1 [10:9],\op_mem_91_20_reg[0][20]_5 }),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO({\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3],\_inferred__0/i___1_carry__3_n_1 ,\_inferred__0/i___1_carry__3_n_2 ,\_inferred__0/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][17]_0 ,1'b1}),
        .O({\_inferred__0/i___1_carry__3_n_4 ,\_inferred__0/i___1_carry__3_n_5 ,\_inferred__0/i___1_carry__3_n_6 ,\_inferred__0/i___1_carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][18]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__0_i_1__0
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_2__0
       (.I0(\op_mem_91_20_reg[0][15]_0 [3]),
        .I1(addsub2_s_net_x2[6]),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_3__1
       (.I0(\op_mem_91_20_reg[0][15]_0 [2]),
        .I1(addsub2_s_net_x2[6]),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_4__7
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][15]_0 [2]),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_5
       (.I0(\op_mem_91_20_reg[0][15]_0 [1]),
        .I1(addsub2_s_net_x2[3]),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__1_i_1__1
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__1_i_2__0
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__1
       (.I0(\op_mem_91_20_reg[0][15]_0 [5]),
        .I1(\op_mem_91_20_reg[0][15]_0 [6]),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_4__7
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][15]_0 [5]),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_5__0
       (.I0(\op_mem_91_20_reg[0][15]_0 [4]),
        .I1(addsub2_s_net_x2[8]),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_6
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(addsub2_s_net_x2[8]),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_1__0
       (.I0(addsub2_s_net_x2[14]),
        .I1(addsub2_s_net_x2[15]),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__2_i_2__6
       (.I0(\op_mem_91_20_reg[0][15]_0 [8]),
        .I1(addsub2_s_net_x2[14]),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__2_i_3__7
       (.I0(\op_mem_91_20_reg[0][15]_0 [7]),
        .I1(\op_mem_91_20_reg[0][15]_0 [8]),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__2_i_4__7
       (.I0(\op_mem_91_20_reg[0][15]_0 [6]),
        .I1(\op_mem_91_20_reg[0][15]_0 [7]),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_1__4
       (.I0(addsub2_s_net_x2[17]),
        .I1(\op_mem_91_20_reg[0][3]_0 ),
        .I2(addsub2_s_net_x2[18]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h38)) 
    i___1_carry__3_i_2__0
       (.I0(addsub2_s_net_x2[16]),
        .I1(\op_mem_91_20_reg[0][3]_0 ),
        .I2(addsub2_s_net_x2[17]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h0880)) 
    i___1_carry__3_i_3__0
       (.I0(addsub2_s_net_x2[14]),
        .I1(addsub2_s_net_x2[15]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .I3(addsub2_s_net_x2[16]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_4__0
       (.I0(addsub2_s_net_x2[17]),
        .I1(addsub2_s_net_x2[19]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .I3(addsub2_s_net_x2[18]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hCC93)) 
    i___1_carry__3_i_5__0
       (.I0(addsub2_s_net_x2[16]),
        .I1(addsub2_s_net_x2[18]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .I3(addsub2_s_net_x2[17]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hF087870F)) 
    i___1_carry__3_i_6
       (.I0(addsub2_s_net_x2[15]),
        .I1(addsub2_s_net_x2[14]),
        .I2(addsub2_s_net_x2[17]),
        .I3(\op_mem_91_20_reg[0][3]_0 ),
        .I4(addsub2_s_net_x2[16]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___1_carry__3_i_7__2
       (.I0(addsub2_s_net_x2[14]),
        .I1(addsub2_s_net_x2[15]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .I3(addsub2_s_net_x2[16]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hCB)) 
    i___1_carry__4_i_1
       (.I0(addsub2_s_net_x2[18]),
        .I1(\op_mem_91_20_reg[0][3]_0 ),
        .I2(addsub2_s_net_x2[19]),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry_i_1
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_2__2
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(addsub2_s_net_x2[3]),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_3__0
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(addsub2_s_net_x2[2]),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry_i_4__0
       (.I0(\op_mem_91_20_reg[0][15]_0 [0]),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i___1_carry_i_5__0
       (.I0(addsub2_s_net_x2[0]),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__16
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(inverter_op_net));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][0]_0 ),
        .Q(addsub2_s_net_x2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(addsub2_s_net_x2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(addsub2_s_net_x2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(addsub2_s_net_x2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(addsub2_s_net_x2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_6 ),
        .Q(addsub2_s_net_x2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_5 ),
        .Q(addsub2_s_net_x2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(addsub2_s_net_x2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(addsub2_s_net_x2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(addsub2_s_net_x2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(addsub2_s_net_x2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_0 [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_91
   (\pipe_16_22_reg[0][3] ,
    addsub_s_net,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][20] ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    clk);
  output [3:0]\pipe_16_22_reg[0][3] ;
  output [20:0]addsub_s_net;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [3:0]\pipe_16_22_reg[0][19] ;
  output [0:0]\pipe_16_22_reg[0][20] ;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_1 ;
  input [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [20:0]addsub_s_net;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][19] ;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_0 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_1__0
       (.I0(addsub_s_net[7]),
        .O(\pipe_16_22_reg[0][7] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_2__0
       (.I0(addsub_s_net[6]),
        .O(\pipe_16_22_reg[0][7] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_3__0
       (.I0(addsub_s_net[5]),
        .O(\pipe_16_22_reg[0][7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_4__0
       (.I0(addsub_s_net[4]),
        .O(\pipe_16_22_reg[0][7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_1__0
       (.I0(addsub_s_net[11]),
        .O(\pipe_16_22_reg[0][11] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_2__0
       (.I0(addsub_s_net[10]),
        .O(\pipe_16_22_reg[0][11] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_3__0
       (.I0(addsub_s_net[9]),
        .O(\pipe_16_22_reg[0][11] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_4__0
       (.I0(addsub_s_net[8]),
        .O(\pipe_16_22_reg[0][11] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_1__0
       (.I0(addsub_s_net[15]),
        .O(\pipe_16_22_reg[0][15] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_2__0
       (.I0(addsub_s_net[14]),
        .O(\pipe_16_22_reg[0][15] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_3__0
       (.I0(addsub_s_net[13]),
        .O(\pipe_16_22_reg[0][15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_4__0
       (.I0(addsub_s_net[12]),
        .O(\pipe_16_22_reg[0][15] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_1__0
       (.I0(addsub_s_net[19]),
        .O(\pipe_16_22_reg[0][19] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_2__0
       (.I0(addsub_s_net[18]),
        .O(\pipe_16_22_reg[0][19] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_3__0
       (.I0(addsub_s_net[17]),
        .O(\pipe_16_22_reg[0][19] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_4__0
       (.I0(addsub_s_net[16]),
        .O(\pipe_16_22_reg[0][19] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__4_i_1__0
       (.I0(addsub_s_net[20]),
        .O(\pipe_16_22_reg[0][20] ));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_1__0
       (.I0(addsub_s_net[3]),
        .O(\pipe_16_22_reg[0][3] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_2__0
       (.I0(addsub_s_net[2]),
        .O(\pipe_16_22_reg[0][3] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_3__0
       (.I0(addsub_s_net[1]),
        .O(\pipe_16_22_reg[0][3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    internal_ip_35_9_neg_carry_i_4__0
       (.I0(addsub_s_net[0]),
        .O(\pipe_16_22_reg[0][3] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(addsub_s_net[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(addsub_s_net[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(addsub_s_net[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(addsub_s_net[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(addsub_s_net[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(addsub_s_net[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(addsub_s_net[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(addsub_s_net[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(addsub_s_net[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(addsub_s_net[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(addsub_s_net[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(addsub_s_net[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(addsub_s_net[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(addsub_s_net[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(addsub_s_net[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(addsub_s_net[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(addsub_s_net[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(addsub_s_net[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(addsub_s_net[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(addsub_s_net[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_92
   (\pipe_16_22_reg[0][3] ,
    addsub1_s_net,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][20] ,
    addsub2_s_net_x4,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    clk);
  output [3:0]\pipe_16_22_reg[0][3] ;
  output [20:0]addsub1_s_net;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [3:0]\pipe_16_22_reg[0][19] ;
  output [0:0]\pipe_16_22_reg[0][20] ;
  input [0:0]addsub2_s_net_x4;
  input [19:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_1 ;
  input [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [20:0]addsub1_s_net;
  wire [0:0]addsub2_s_net_x4;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][19] ;
  wire [0:0]\pipe_16_22_reg[0][20] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(addsub2_s_net_x4),
        .DI(\op_mem_91_20_reg[0][19]_0 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_1
       (.I0(addsub1_s_net[7]),
        .O(\pipe_16_22_reg[0][7] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_2
       (.I0(addsub1_s_net[6]),
        .O(\pipe_16_22_reg[0][7] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_3
       (.I0(addsub1_s_net[5]),
        .O(\pipe_16_22_reg[0][7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_4
       (.I0(addsub1_s_net[4]),
        .O(\pipe_16_22_reg[0][7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_1
       (.I0(addsub1_s_net[11]),
        .O(\pipe_16_22_reg[0][11] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_2
       (.I0(addsub1_s_net[10]),
        .O(\pipe_16_22_reg[0][11] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_3
       (.I0(addsub1_s_net[9]),
        .O(\pipe_16_22_reg[0][11] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_4
       (.I0(addsub1_s_net[8]),
        .O(\pipe_16_22_reg[0][11] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_1
       (.I0(addsub1_s_net[15]),
        .O(\pipe_16_22_reg[0][15] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_2
       (.I0(addsub1_s_net[14]),
        .O(\pipe_16_22_reg[0][15] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_3
       (.I0(addsub1_s_net[13]),
        .O(\pipe_16_22_reg[0][15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_4
       (.I0(addsub1_s_net[12]),
        .O(\pipe_16_22_reg[0][15] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_1
       (.I0(addsub1_s_net[19]),
        .O(\pipe_16_22_reg[0][19] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_2
       (.I0(addsub1_s_net[18]),
        .O(\pipe_16_22_reg[0][19] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_3
       (.I0(addsub1_s_net[17]),
        .O(\pipe_16_22_reg[0][19] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_4
       (.I0(addsub1_s_net[16]),
        .O(\pipe_16_22_reg[0][19] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__4_i_1
       (.I0(addsub1_s_net[20]),
        .O(\pipe_16_22_reg[0][20] ));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_1
       (.I0(addsub1_s_net[3]),
        .O(\pipe_16_22_reg[0][3] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_2
       (.I0(addsub1_s_net[2]),
        .O(\pipe_16_22_reg[0][3] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_3
       (.I0(addsub1_s_net[1]),
        .O(\pipe_16_22_reg[0][3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    internal_ip_35_9_neg_carry_i_4
       (.I0(addsub1_s_net[0]),
        .O(\pipe_16_22_reg[0][3] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(addsub1_s_net[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(addsub1_s_net[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(addsub1_s_net[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(addsub1_s_net[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(addsub1_s_net[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(addsub1_s_net[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(addsub1_s_net[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(addsub1_s_net[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(addsub1_s_net[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(addsub1_s_net[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(addsub1_s_net[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(addsub1_s_net[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(addsub1_s_net[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(addsub1_s_net[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(addsub1_s_net[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(addsub1_s_net[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(addsub1_s_net[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(addsub1_s_net[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(addsub1_s_net[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(addsub1_s_net[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_93
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x4,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub1_s_net_x12,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x4;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub1_s_net_x12;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x12;
  wire [0:0]addsub_s_net_x4;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__13
       (.I0(addsub_s_net_x4),
        .I1(addsub1_s_net_x12),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__20
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__6
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_94
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x12,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x4,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x12;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [3:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x4;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x12;
  wire [0:0]addsub_s_net_x4;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__14
       (.I0(addsub1_s_net_x12),
        .I1(addsub_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__13
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__21
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_95
   (\op_mem_91_20_reg[0][3] ,
    inverter_op_net,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][8] ,
    \op_mem_91_20_reg[0][12] ,
    \op_mem_91_20_reg[0][16] ,
    S,
    clk);
  output \op_mem_91_20_reg[0][3] ;
  output inverter_op_net;
  input [17:0]\op_mem_91_20_reg[0][19] ;
  input [3:0]\op_mem_91_20_reg[0][4] ;
  input [3:0]\op_mem_91_20_reg[0][8] ;
  input [3:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [2:0]S;
  input clk;

  wire [2:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire clk;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][12] ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [17:0]\op_mem_91_20_reg[0][19] ;
  wire \op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][4] ;
  wire [3:0]\op_mem_91_20_reg[0][8] ;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:3]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19] [2:0],1'b0}),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\op_mem_91_20_reg[0][4] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19] [6:3]),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\op_mem_91_20_reg[0][8] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19] [10:7]),
        .O(\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\op_mem_91_20_reg[0][12] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19] [14:11]),
        .O(\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\op_mem_91_20_reg[0][16] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3],\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][19] [17:15]}),
        .O({\_inferred__0/i__carry__3_n_4 ,\NLW__inferred__0/i__carry__3_O_UNCONNECTED [2:0]}),
        .S({1'b1,S}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__14
       (.I0(\op_mem_91_20_reg[0][3] ),
        .O(inverter_op_net));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][3] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_96
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x5,
    inverter_op_net,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_2 ,
    addsub1_s_net_x4,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x5;
  input inverter_op_net;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [4:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_2 ;
  input [0:0]addsub1_s_net_x4;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x4;
  wire [0:0]addsub_s_net_x5;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire inverter_op_net;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [4:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire \op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_1 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__11
       (.I0(addsub_s_net_x5),
        .I1(addsub1_s_net_x4),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__17
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__5
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_2 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_97
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub1_s_net_x4,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub_s_net_x5,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub1_s_net_x4;
  input [0:0]\op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [4:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub_s_net_x5;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_4 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry__4_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [0:0]addsub1_s_net_x4;
  wire [0:0]addsub_s_net_x5;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [4:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O({\_inferred__0/i__carry__3_n_4 ,\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],\_inferred__0/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_1__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_2__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_3__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_4__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_1__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_2__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_3__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_4__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_1__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_2__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_3__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__3_i_4__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__4_i_1__12
       (.I0(addsub1_s_net_x4),
        .I1(addsub_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1__11
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__18
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_4__12
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__4_n_7 ),
        .Q(addsub1_s_net_x4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_98
   (S,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][20]_0 ,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][20]_3 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][1]_0 ,
    clk,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][5]_0 ,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][19]_1 );
  output [2:0]S;
  output [18:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20]_0 ;
  output [3:0]\op_mem_91_20_reg[0][20]_1 ;
  output [3:0]\op_mem_91_20_reg[0][20]_2 ;
  output [3:0]\op_mem_91_20_reg[0][20]_3 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  input \op_mem_91_20_reg[0][1]_0 ;
  input clk;
  input [16:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][5]_0 ;
  input [3:0]\op_mem_91_20_reg[0][9]_0 ;
  input [3:0]\op_mem_91_20_reg[0][13]_0 ;
  input [3:0]\op_mem_91_20_reg[0][17]_0 ;
  input [1:0]\op_mem_91_20_reg[0][19]_1 ;

  wire [2:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_5 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [1:1]addsub2_s_net_x5;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [16:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][19]_1 ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][20]_3 ;
  wire [18:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][5]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [3:2]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][19]_0 [2:0],1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][5]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [6:3]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [10:7]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][13]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_0 [14:11]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][17]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20_reg[0][19]_0 [16:15]}),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3],\_inferred__0/i__carry__3_n_5 ,\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][19]_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__56
       (.I0(\op_mem_91_20_reg[0][3]_0 [6]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__56
       (.I0(\op_mem_91_20_reg[0][3]_0 [5]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__56
       (.I0(\op_mem_91_20_reg[0][3]_0 [4]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__56
       (.I0(\op_mem_91_20_reg[0][3]_0 [3]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__56
       (.I0(\op_mem_91_20_reg[0][3]_0 [10]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__55
       (.I0(\op_mem_91_20_reg[0][3]_0 [9]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__54
       (.I0(\op_mem_91_20_reg[0][3]_0 [8]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__53
       (.I0(\op_mem_91_20_reg[0][3]_0 [7]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__52
       (.I0(\op_mem_91_20_reg[0][3]_0 [14]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__50
       (.I0(\op_mem_91_20_reg[0][3]_0 [13]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__49
       (.I0(\op_mem_91_20_reg[0][3]_0 [12]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__48
       (.I0(\op_mem_91_20_reg[0][3]_0 [11]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_1__47
       (.I0(\op_mem_91_20_reg[0][3]_0 [17]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__46
       (.I0(\op_mem_91_20_reg[0][3]_0 [16]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_3__29
       (.I0(\op_mem_91_20_reg[0][3]_0 [15]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__12
       (.I0(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][3]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__56
       (.I0(\op_mem_91_20_reg[0][3]_0 [2]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__56
       (.I0(\op_mem_91_20_reg[0][3]_0 [1]),
        .I1(\op_mem_91_20_reg[0][3]_0 [18]),
        .O(\op_mem_91_20_reg[0][20]_3 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__19
       (.I0(\op_mem_91_20_reg[0][3]_0 [0]),
        .O(\op_mem_91_20_reg[0][20]_3 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__51
       (.I0(addsub2_s_net_x5),
        .O(\op_mem_91_20_reg[0][20]_3 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][1]_0 ),
        .Q(addsub2_s_net_x5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_0378e36815" *) 
module complexphasedetector_0_sysgen_addsub_0378e36815_99
   (\op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_1 ,
    \op_mem_91_20_reg[0][20]_0 ,
    addsub_s_net_x6,
    \op_mem_91_20_reg[0][20]_1 ,
    \op_mem_91_20_reg[0][19]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][19]_3 ,
    \op_mem_91_20_reg[0][20]_2 ,
    \op_mem_91_20_reg[0][19]_4 ,
    \op_mem_91_20_reg[0][20]_3 ,
    addsub1_s_net_x5,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [19:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][19]_1 ;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  output [0:0]addsub_s_net_x6;
  input \op_mem_91_20_reg[0][20]_1 ;
  input [19:0]\op_mem_91_20_reg[0][19]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][19]_3 ;
  input [0:0]\op_mem_91_20_reg[0][20]_2 ;
  input [5:0]\op_mem_91_20_reg[0][19]_4 ;
  input \op_mem_91_20_reg[0][20]_3 ;
  input [0:0]addsub1_s_net_x5;
  input clk;

  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_0 ;
  wire \_inferred__0/i__carry__3_n_1 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x5;
  wire [0:0]addsub_s_net_x6;
  wire clk;
  wire [20:0]internal_s_69_5_addsub;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_1 ;
  wire [19:0]\op_mem_91_20_reg[0][19]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_3 ;
  wire [5:0]\op_mem_91_20_reg[0][19]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire \op_mem_91_20_reg[0][20]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][20]_2 ;
  wire \op_mem_91_20_reg[0][20]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][20]_1 ),
        .DI(\op_mem_91_20_reg[0][19]_2 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\_inferred__0/i__carry__3_n_0 ,\_inferred__0/i__carry__3_n_1 ,\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][19]_2 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__4 
       (.CI(\_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW__inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__4_O_UNCONNECTED [3:1],internal_s_69_5_addsub[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20]_2 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [7]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [6]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [5]),
        .I1(\op_mem_91_20_reg[0][19]_4 [5]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [4]),
        .I1(\op_mem_91_20_reg[0][19]_4 [4]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [11]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [10]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [9]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [8]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [15]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [14]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [13]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [12]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_1__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [19]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [18]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_3__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [17]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_4__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [16]),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][19]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__4_i_1__9
       (.I0(addsub_s_net_x6),
        .I1(addsub1_s_net_x5),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [3]),
        .I1(\op_mem_91_20_reg[0][19]_4 [3]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__14
       (.I0(\op_mem_91_20_reg[0][19]_0 [2]),
        .I1(\op_mem_91_20_reg[0][19]_4 [2]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__9
       (.I0(\op_mem_91_20_reg[0][19]_0 [1]),
        .I1(\op_mem_91_20_reg[0][19]_4 [1]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__4
       (.I0(\op_mem_91_20_reg[0][19]_0 [0]),
        .I1(\op_mem_91_20_reg[0][19]_4 [0]),
        .I2(\op_mem_91_20_reg[0][20]_3 ),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(\op_mem_91_20_reg[0][19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(\op_mem_91_20_reg[0][19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(\op_mem_91_20_reg[0][19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(\op_mem_91_20_reg[0][19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(addsub_s_net_x6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][19]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_5fc93c972f" *) 
module complexphasedetector_0_sysgen_addsub_5fc93c972f
   (d1,
    b,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][12] ,
    S,
    DI,
    \op_mem_91_20_reg[0][16] ,
    \op_mem_91_20_reg[0][14] );
  output [16:0]d1;
  input [12:0]b;
  input [3:0]\op_mem_91_20_reg[0][7] ;
  input [1:0]\op_mem_91_20_reg[0][12] ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]\op_mem_91_20_reg[0][16] ;
  input [0:0]\op_mem_91_20_reg[0][14] ;

  wire [1:0]DI;
  wire [3:0]S;
  wire [12:0]b;
  wire [16:0]d1;
  wire internal_s_71_5_addsub__0_carry__0_i_1_n_0;
  wire internal_s_71_5_addsub__0_carry__0_n_0;
  wire internal_s_71_5_addsub__0_carry__0_n_1;
  wire internal_s_71_5_addsub__0_carry__0_n_2;
  wire internal_s_71_5_addsub__0_carry__0_n_3;
  wire internal_s_71_5_addsub__0_carry__1_n_0;
  wire internal_s_71_5_addsub__0_carry__1_n_1;
  wire internal_s_71_5_addsub__0_carry__1_n_2;
  wire internal_s_71_5_addsub__0_carry__1_n_3;
  wire internal_s_71_5_addsub__0_carry__2_n_0;
  wire internal_s_71_5_addsub__0_carry__2_n_1;
  wire internal_s_71_5_addsub__0_carry__2_n_2;
  wire internal_s_71_5_addsub__0_carry__2_n_3;
  wire internal_s_71_5_addsub__0_carry_i_1_n_0;
  wire internal_s_71_5_addsub__0_carry_i_2_n_0;
  wire internal_s_71_5_addsub__0_carry_i_3_n_0;
  wire internal_s_71_5_addsub__0_carry_i_4_n_0;
  wire internal_s_71_5_addsub__0_carry_i_5_n_0;
  wire internal_s_71_5_addsub__0_carry_n_0;
  wire internal_s_71_5_addsub__0_carry_n_1;
  wire internal_s_71_5_addsub__0_carry_n_2;
  wire internal_s_71_5_addsub__0_carry_n_3;
  wire [1:0]\op_mem_91_20_reg[0][12] ;
  wire [0:0]\op_mem_91_20_reg[0][14] ;
  wire [3:0]\op_mem_91_20_reg[0][16] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]NLW_internal_s_71_5_addsub__0_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_internal_s_71_5_addsub__0_carry__3_O_UNCONNECTED;

  CARRY4 internal_s_71_5_addsub__0_carry
       (.CI(1'b0),
        .CO({internal_s_71_5_addsub__0_carry_n_0,internal_s_71_5_addsub__0_carry_n_1,internal_s_71_5_addsub__0_carry_n_2,internal_s_71_5_addsub__0_carry_n_3}),
        .CYINIT(internal_s_71_5_addsub__0_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d1[3:0]),
        .S({internal_s_71_5_addsub__0_carry_i_2_n_0,internal_s_71_5_addsub__0_carry_i_3_n_0,internal_s_71_5_addsub__0_carry_i_4_n_0,internal_s_71_5_addsub__0_carry_i_5_n_0}));
  CARRY4 internal_s_71_5_addsub__0_carry__0
       (.CI(internal_s_71_5_addsub__0_carry_n_0),
        .CO({internal_s_71_5_addsub__0_carry__0_n_0,internal_s_71_5_addsub__0_carry__0_n_1,internal_s_71_5_addsub__0_carry__0_n_2,internal_s_71_5_addsub__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({b[8:6],internal_s_71_5_addsub__0_carry__0_i_1_n_0}),
        .O(d1[7:4]),
        .S(\op_mem_91_20_reg[0][7] ));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry__0_i_1
       (.I0(b[5]),
        .O(internal_s_71_5_addsub__0_carry__0_i_1_n_0));
  CARRY4 internal_s_71_5_addsub__0_carry__1
       (.CI(internal_s_71_5_addsub__0_carry__0_n_0),
        .CO({internal_s_71_5_addsub__0_carry__1_n_0,internal_s_71_5_addsub__0_carry__1_n_1,internal_s_71_5_addsub__0_carry__1_n_2,internal_s_71_5_addsub__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][12] [1],b[10:9],\op_mem_91_20_reg[0][12] [0]}),
        .O(d1[11:8]),
        .S(S));
  CARRY4 internal_s_71_5_addsub__0_carry__2
       (.CI(internal_s_71_5_addsub__0_carry__1_n_0),
        .CO({internal_s_71_5_addsub__0_carry__2_n_0,internal_s_71_5_addsub__0_carry__2_n_1,internal_s_71_5_addsub__0_carry__2_n_2,internal_s_71_5_addsub__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({DI,b[12:11]}),
        .O(d1[15:12]),
        .S(\op_mem_91_20_reg[0][16] ));
  CARRY4 internal_s_71_5_addsub__0_carry__3
       (.CI(internal_s_71_5_addsub__0_carry__2_n_0),
        .CO(NLW_internal_s_71_5_addsub__0_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_internal_s_71_5_addsub__0_carry__3_O_UNCONNECTED[3:1],d1[16]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][14] }));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry_i_1
       (.I0(b[0]),
        .O(internal_s_71_5_addsub__0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry_i_2
       (.I0(b[4]),
        .O(internal_s_71_5_addsub__0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry_i_3
       (.I0(b[3]),
        .O(internal_s_71_5_addsub__0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry_i_4
       (.I0(b[2]),
        .O(internal_s_71_5_addsub__0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry_i_5
       (.I0(b[1]),
        .O(internal_s_71_5_addsub__0_carry_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c
   (d,
    S,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    O,
    DI,
    \op_mem_91_20_reg[0]_2 ,
    addsub1_s_net_x6,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][9]_0 );
  output [17:0]d;
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [1:0]\op_mem_91_20_reg[0][11]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]O;
  input [3:0]DI;
  input [9:0]\op_mem_91_20_reg[0]_2 ;
  input [0:0]addsub1_s_net_x6;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [1:0]\op_mem_91_20_reg[0][9]_0 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [0:0]addsub1_s_net_x6;
  wire clk;
  wire [17:0]d;
  wire [1:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [9:0]\op_mem_91_20_reg[0]_2 ;

  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][9]_0 [1]),
        .I1(\op_mem_91_20_reg[0]_2 [9]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][9]_0 [0]),
        .I1(\op_mem_91_20_reg[0]_2 [8]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(DI[3]),
        .I1(\op_mem_91_20_reg[0]_2 [3]),
        .I2(addsub1_s_net_x6),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(DI[2]),
        .I1(\op_mem_91_20_reg[0]_2 [2]),
        .I2(addsub1_s_net_x6),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(DI[1]),
        .I1(\op_mem_91_20_reg[0]_2 [1]),
        .I2(addsub1_s_net_x6),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(DI[0]),
        .I1(\op_mem_91_20_reg[0]_2 [0]),
        .I2(addsub1_s_net_x6),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0]_2 [7]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0]_2 [6]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0]_2 [5]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0]_2 [4]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(O[0]),
        .Q(d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_1 [2]),
        .Q(d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_1 [3]),
        .Q(d[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [0]),
        .Q(d[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [1]),
        .Q(d[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [2]),
        .Q(d[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [3]),
        .Q(d[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(d[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(d[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(O[1]),
        .Q(d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(O[2]),
        .Q(d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(O[3]),
        .Q(d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [0]),
        .Q(d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [1]),
        .Q(d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [2]),
        .Q(d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [3]),
        .Q(d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_1 [0]),
        .Q(d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_1 [1]),
        .Q(d[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_11
   (\op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    DI,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    CO,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_3 ,
    addsub1_s_net_x4,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [1:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [2:0]\op_mem_91_20_reg[0][11]_2 ;
  input [0:0]CO;
  input [1:0]\op_mem_91_20_reg[0][9]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [1:0]\op_mem_91_20_reg[0][7]_3 ;
  input [0:0]addsub1_s_net_x4;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [2:0]\op_mem_91_20_reg[0][10]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x4;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2__1_n_0 ;
  wire \op_mem_91_20[0][11]_i_3_n_0 ;
  wire \op_mem_91_20[0][15]_i_2__5_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__4_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__2_n_0 ;
  wire \op_mem_91_20[0][15]_i_5__1_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__6_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__5_n_0 ;
  wire [2:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1__8_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__8_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__8_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__8_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__8_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__8_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__8_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__8_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_i_1__6_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;
  wire \op_mem_91_20_reg_n_0_[0][10] ;
  wire \op_mem_91_20_reg_n_0_[0][11] ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__6_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_2__1 
       (.I0(\op_mem_91_20_reg_n_0_[0][11] ),
        .O(\op_mem_91_20[0][11]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg_n_0_[0][10] ),
        .O(\op_mem_91_20[0][11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3__0 
       (.I0(\op_mem_91_20_reg[0][10]_0 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][11]_2 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][10]_0 [1]),
        .I1(\op_mem_91_20_reg[0][15]_2 [3]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][11]_2 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][10]_0 [0]),
        .I1(\op_mem_91_20_reg[0][15]_2 [2]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][11]_2 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__5 
       (.I0(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20[0][15]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__4 
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20[0][15]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__2 
       (.I0(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20[0][15]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5__1 
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .O(\op_mem_91_20[0][15]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__6 
       (.I0(\op_mem_91_20_reg_n_0_[0][17] ),
        .O(\op_mem_91_20[0][17]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__5 
       (.I0(\op_mem_91_20_reg_n_0_[0][16] ),
        .O(\op_mem_91_20[0][17]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_1 [3]),
        .I1(\op_mem_91_20_reg[0][11]_4 [1]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_1 [2]),
        .I1(\op_mem_91_20_reg[0][11]_4 [0]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_1 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_1 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_2 [1]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_2 [0]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_4 [3]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_4 [2]),
        .I2(addsub1_s_net_x4),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_1 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_3 [2]),
        .Q(\op_mem_91_20_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_3 [3]),
        .Q(\op_mem_91_20_reg_n_0_[0][11] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__8 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][11]_i_1__8_n_0 ,\op_mem_91_20_reg[0][11]_i_1__8_n_1 ,\op_mem_91_20_reg[0][11]_i_1__8_n_2 ,\op_mem_91_20_reg[0][11]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg_n_0_[0][11] ,\op_mem_91_20_reg_n_0_[0][10] ,\op_mem_91_20_reg[0][11]_1 }),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S({\op_mem_91_20[0][11]_i_2__1_n_0 ,\op_mem_91_20[0][11]_i_3_n_0 ,\op_mem_91_20_reg[0][9]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [0]),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [1]),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [2]),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [3]),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__8 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__8_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__8_n_0 ,\op_mem_91_20_reg[0][15]_i_1__8_n_1 ,\op_mem_91_20_reg[0][15]_i_1__8_n_2 ,\op_mem_91_20_reg[0][15]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg_n_0_[0][15] ,\op_mem_91_20_reg_n_0_[0][14] ,\op_mem_91_20_reg_n_0_[0][13] ,\op_mem_91_20_reg_n_0_[0][12] }),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__5_n_0 ,\op_mem_91_20[0][15]_i_3__4_n_0 ,\op_mem_91_20[0][15]_i_4__2_n_0 ,\op_mem_91_20[0][15]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__6 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__8_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__6_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg_n_0_[0][16] }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__6_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_0 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__6_n_0 ,\op_mem_91_20[0][17]_i_3__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_1 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_1 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_1 [3]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_3 [0]),
        .Q(\op_mem_91_20_reg[0][11]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_3 [1]),
        .Q(\op_mem_91_20_reg[0][11]_1 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_12
   (O,
    addsub1_s_net_x6,
    CO,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    DI,
    S,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    clk);
  output [3:0]O;
  output [0:0]addsub1_s_net_x6;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [9:0]\op_mem_91_20_reg[0]_2 ;
  input \op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3] ;
  input [3:0]\op_mem_91_20_reg[0][3]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_1 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire [0:0]addsub1_s_net_x6;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire \op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__8_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__8_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__8_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__8_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1__8_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__8_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__8_n_3 ;
  wire [9:0]\op_mem_91_20_reg[0]_2 ;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_0 ),
        .DI(\op_mem_91_20_reg[0][3] ),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\op_mem_91_20_reg[0][3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_1 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\NLW__inferred__0/i__carry__0_O_UNCONNECTED [2:0]}),
        .S(\op_mem_91_20_reg[0][7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_0 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_0 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(addsub1_s_net_x6),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__8 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__8_n_0 ,\op_mem_91_20_reg[0][3]_i_1__8_n_1 ,\op_mem_91_20_reg[0][3]_i_1__8_n_2 ,\op_mem_91_20_reg[0][3]_i_1__8_n_3 }),
        .CYINIT(addsub1_s_net_x6),
        .DI(DI),
        .O(O),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0]_2 [0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__8 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__8_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][7]_i_1__8_n_1 ,\op_mem_91_20_reg[0][7]_i_1__8_n_2 ,\op_mem_91_20_reg[0][7]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0]_2 [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_13
   (DI,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    CO,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    addsub1_s_net_x5,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [0:0]CO;
  input [2:0]\op_mem_91_20_reg[0][10]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [2:0]\op_mem_91_20_reg[0][7]_3 ;
  input [0:0]addsub1_s_net_x5;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x5;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2__0_n_0 ;
  wire \op_mem_91_20[0][15]_i_2__4_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__3_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__1_n_0 ;
  wire \op_mem_91_20[0][15]_i_5__0_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__5_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__4_n_0 ;
  wire [2:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1__7_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__7_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__7_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__7_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__7_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__7_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__7_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__7_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__5_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__35
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_2__0 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__4 
       (.I0(\op_mem_91_20_reg[0][15]_0 [3]),
        .O(\op_mem_91_20[0][15]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__3 
       (.I0(\op_mem_91_20_reg[0][15]_0 [2]),
        .O(\op_mem_91_20[0][15]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__1 
       (.I0(\op_mem_91_20_reg[0][15]_0 [1]),
        .O(\op_mem_91_20[0][15]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5__0 
       (.I0(\op_mem_91_20_reg[0][15]_0 [0]),
        .O(\op_mem_91_20[0][15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__5 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__4 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__7 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][11]_i_1__7_n_0 ,\op_mem_91_20_reg[0][11]_i_1__7_n_1 ,\op_mem_91_20_reg[0][11]_i_1__7_n_2 ,\op_mem_91_20_reg[0][11]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S({\op_mem_91_20[0][11]_i_2__0_n_0 ,\op_mem_91_20_reg[0][10]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(\op_mem_91_20_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(\op_mem_91_20_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(\op_mem_91_20_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(\op_mem_91_20_reg[0][15]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__7 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__7_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__7_n_0 ,\op_mem_91_20_reg[0][15]_i_1__7_n_1 ,\op_mem_91_20_reg[0][15]_i_1__7_n_2 ,\op_mem_91_20_reg[0][15]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 ),
        .S({\op_mem_91_20[0][15]_i_2__4_n_0 ,\op_mem_91_20[0][15]_i_3__3_n_0 ,\op_mem_91_20[0][15]_i_4__1_n_0 ,\op_mem_91_20[0][15]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__5 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__7_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__5_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__5_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__5_n_0 ,\op_mem_91_20[0][17]_i_3__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_14
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    CO,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][7]_7 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    DI,
    S,
    \op_mem_91_20_reg[0][7]_8 ,
    \op_mem_91_20_reg[0][7]_9 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_4 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][7]_5 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_9 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__7_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__7_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__7_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__7_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire \op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_9 ;
  wire \op_mem_91_20_reg[0][7]_i_1__7_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__7_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__7_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_1 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_6 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_2 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__35
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_3 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__35
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_3 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__35
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_3 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__35
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_3 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__35
       (.I0(\op_mem_91_20_reg[0][11]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__35
       (.I0(\op_mem_91_20_reg[0][11]_1 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__35
       (.I0(\op_mem_91_20_reg[0][11]_1 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__35
       (.I0(\op_mem_91_20_reg[0][11]_1 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__35
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__35
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__35
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__35
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__35
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__35
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__35
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__45
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__35
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_8 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__20
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_8 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__7 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__7_n_0 ,\op_mem_91_20_reg[0][3]_i_1__7_n_1 ,\op_mem_91_20_reg[0][3]_i_1__7_n_2 ,\op_mem_91_20_reg[0][3]_i_1__7_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(DI),
        .O(O),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_4 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__7 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__7_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][7]_i_1__7_n_1 ,\op_mem_91_20_reg[0][7]_i_1__7_n_2 ,\op_mem_91_20_reg[0][7]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_8 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_15
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    addsub1_s_net_x0,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [0:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [0:0]addsub1_s_net_x0;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][12]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x0;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__3_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__2_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__0_n_0 ;
  wire \op_mem_91_20[0][15]_i_5_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__4_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__3_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__6_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__6_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__6_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__6_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__4_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__4_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__34
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__3 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__2 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][15]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__0 
       (.I0(DI[1]),
        .O(\op_mem_91_20[0][15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(DI[0]),
        .O(\op_mem_91_20[0][15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5__0 
       (.I0(\op_mem_91_20_reg[0][12]_0 ),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][15]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__4 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__3 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__6 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__6_n_0 ,\op_mem_91_20_reg[0][15]_i_1__6_n_1 ,\op_mem_91_20_reg[0][15]_i_1__6_n_2 ,\op_mem_91_20_reg[0][15]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__3_n_0 ,\op_mem_91_20[0][15]_i_3__2_n_0 ,\op_mem_91_20[0][15]_i_4__0_n_0 ,\op_mem_91_20[0][15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__4 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__6_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__4_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__4_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__4_n_0 ,\op_mem_91_20[0][17]_i_3__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_16
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    DI,
    S,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__6_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__6_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__6_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1__6_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__6_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__6_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__6_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__6_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__6_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__6_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__6_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__34
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__34
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__34
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__34
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__34
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__34
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__34
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__34
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__34
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__34
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__34
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__34
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__34
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__34
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__34
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__44
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__34
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__19
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__6 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__6_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__6_n_1 ,\op_mem_91_20_reg[0][11]_i_1__6_n_2 ,\op_mem_91_20_reg[0][11]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__6 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__6_n_0 ,\op_mem_91_20_reg[0][3]_i_1__6_n_1 ,\op_mem_91_20_reg[0][3]_i_1__6_n_2 ,\op_mem_91_20_reg[0][3]_i_1__6_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(DI),
        .O(O),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__6 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__6_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__6_n_0 ,\op_mem_91_20_reg[0][7]_i_1__6_n_1 ,\op_mem_91_20_reg[0][7]_i_1__6_n_2 ,\op_mem_91_20_reg[0][7]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_17
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    addsub1_s_net_x1,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [1:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [0:0]\op_mem_91_20_reg[0][12]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [0:0]\op_mem_91_20_reg[0][3]_3 ;
  input [0:0]addsub1_s_net_x1;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [1:0]\op_mem_91_20_reg[0][13]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x1;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__2_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__1_n_0 ;
  wire \op_mem_91_20[0][15]_i_4_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__3_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__2_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__5_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__5_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__5_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__5_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__3_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__33
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__2 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__1 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][15]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(DI[1]),
        .O(\op_mem_91_20[0][15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4__0 
       (.I0(\op_mem_91_20_reg[0][13]_0 [1]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][13]_0 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__3 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__2 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][3]_3 ),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(addsub1_s_net_x1),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__5 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__5_n_0 ,\op_mem_91_20_reg[0][15]_i_1__5_n_1 ,\op_mem_91_20_reg[0][15]_i_1__5_n_2 ,\op_mem_91_20_reg[0][15]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__2_n_0 ,\op_mem_91_20[0][15]_i_3__1_n_0 ,\op_mem_91_20[0][15]_i_4_n_0 ,\op_mem_91_20_reg[0][12]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__3 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__5_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__3_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__3_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__3_n_0 ,\op_mem_91_20[0][17]_i_3__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_18
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    DI,
    S,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__5_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__5_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__5_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1__5_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__5_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__5_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__5_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__5_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__5_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__5_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__5_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__33
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__33
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__33
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__33
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__33
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__33
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__33
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__33
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__33
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__33
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__33
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__33
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__33
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__33
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__33
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__43
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__33
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__18
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__5 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__5_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__5_n_1 ,\op_mem_91_20_reg[0][11]_i_1__5_n_2 ,\op_mem_91_20_reg[0][11]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__5 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__5_n_0 ,\op_mem_91_20_reg[0][3]_i_1__5_n_1 ,\op_mem_91_20_reg[0][3]_i_1__5_n_2 ,\op_mem_91_20_reg[0][3]_i_1__5_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(DI),
        .O(O),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__5 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__5_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__5_n_0 ,\op_mem_91_20_reg[0][7]_i_1__5_n_1 ,\op_mem_91_20_reg[0][7]_i_1__5_n_2 ,\op_mem_91_20_reg[0][7]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_19
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    addsub1_s_net_x2,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [2:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [1:0]\op_mem_91_20_reg[0][13]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [1:0]\op_mem_91_20_reg[0][3]_3 ;
  input [0:0]addsub1_s_net_x2;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [2:0]\op_mem_91_20_reg[0][14]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x2;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__1_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__0_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__2_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__1_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__4_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__4_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__4_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__4_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__2_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__32
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__1 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_91_20_reg[0][14]_0 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__0 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_91_20_reg[0][14]_0 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][14]_0 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__2 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__1 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][3]_3 [1]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][3]_3 [0]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x2),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__4 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__4_n_0 ,\op_mem_91_20_reg[0][15]_i_1__4_n_1 ,\op_mem_91_20_reg[0][15]_i_1__4_n_2 ,\op_mem_91_20_reg[0][15]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__1_n_0 ,\op_mem_91_20[0][15]_i_3__0_n_0 ,\op_mem_91_20_reg[0][13]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__2 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__4_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__2_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__2_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__2_n_0 ,\op_mem_91_20[0][17]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_20
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    DI,
    S,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__4_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__4_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__4_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1__4_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__4_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__4_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__4_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__4_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__4_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__4_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__4_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__32
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__32
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__32
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__32
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__32
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__32
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__32
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__32
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__32
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__32
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__32
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__32
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__32
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__32
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__32
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__42
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__32
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__17
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(DI[3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__4 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__4_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__4_n_1 ,\op_mem_91_20_reg[0][11]_i_1__4_n_2 ,\op_mem_91_20_reg[0][11]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__4 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__4_n_0 ,\op_mem_91_20_reg[0][3]_i_1__4_n_1 ,\op_mem_91_20_reg[0][3]_i_1__4_n_2 ,\op_mem_91_20_reg[0][3]_i_1__4_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(DI),
        .O(O),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__4 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__4_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__4_n_0 ,\op_mem_91_20_reg[0][7]_i_1__4_n_1 ,\op_mem_91_20_reg[0][7]_i_1__4_n_2 ,\op_mem_91_20_reg[0][7]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_21
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    b0,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][3]_2 ,
    addsub1_s_net_x3,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output b0;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [2:0]\op_mem_91_20_reg[0][14]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_3 ;
  input [15:0]\op_mem_91_20_reg[0][15]_3 ;
  input [2:0]\op_mem_91_20_reg[0][3]_2 ;
  input [0:0]addsub1_s_net_x3;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x3;
  wire b0;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__0_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__1_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__0_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [2:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire \op_mem_91_20_reg[0][15]_i_1__3_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__3_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__3_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__3_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_i_1__1_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__31
       (.I0(b0),
        .O(\op_mem_91_20_reg[0][17]_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [11]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [10]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [9]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [8]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [15]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__0 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [14]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [13]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [12]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__1 
       (.I0(b0),
        .O(\op_mem_91_20[0][17]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__0 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [2]),
        .I1(\op_mem_91_20_reg[0][3]_2 [2]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [1]),
        .I1(\op_mem_91_20_reg[0][3]_2 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [0]),
        .I1(\op_mem_91_20_reg[0][3]_2 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [7]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [6]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [5]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [4]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__3 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__3_n_0 ,\op_mem_91_20_reg[0][15]_i_1__3_n_1 ,\op_mem_91_20_reg[0][15]_i_1__3_n_2 ,\op_mem_91_20_reg[0][15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__0_n_0 ,\op_mem_91_20_reg[0][14]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(b0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__1 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__3_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__1_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__1_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_1 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__1_n_0 ,\op_mem_91_20[0][17]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_22
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    DI,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_5 ,
    S,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    b0,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input b0;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire b0;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__3_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__3_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__3_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1__3_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__3_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__3_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__3_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__3_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__3_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__3_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__3_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(DI),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__31
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__31
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__31
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__31
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__31
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__31
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__31
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__31
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__31
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(b0),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__31
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__31
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__31
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__31
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(b0),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__31
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__31
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__41
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__31
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][3]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__16
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][3]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__3 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__3_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__3_n_1 ,\op_mem_91_20_reg[0][11]_i_1__3_n_2 ,\op_mem_91_20_reg[0][11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__3 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__3_n_0 ,\op_mem_91_20_reg[0][3]_i_1__3_n_1 ,\op_mem_91_20_reg[0][3]_i_1__3_n_2 ,\op_mem_91_20_reg[0][3]_i_1__3_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(\op_mem_91_20_reg[0][3]_5 ),
        .O(O),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__3 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__3_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__3_n_0 ,\op_mem_91_20_reg[0][7]_i_1__3_n_1 ,\op_mem_91_20_reg[0][7]_i_1__3_n_2 ,\op_mem_91_20_reg[0][7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_23
   (a,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    CO,
    internal_s_69_5_addsub,
    clk,
    \pipe_16_22_reg[0]_1 ,
    q);
  output [1:0]a;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [15:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  input [0:0]CO;
  input [17:0]internal_s_69_5_addsub;
  input clk;
  input [16:0]\pipe_16_22_reg[0]_1 ;
  input [17:0]q;

  wire [0:0]CO;
  wire [1:0]a;
  wire clk;
  wire [17:0]internal_s_69_5_addsub;
  wire \op_mem_91_20[0][17]_i_2__0_n_0 ;
  wire \op_mem_91_20[0][17]_i_3_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_i_1__0_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [16:0]\pipe_16_22_reg[0]_1 ;
  wire [17:0]q;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__30
       (.I0(a[1]),
        .O(\op_mem_91_20_reg[0][17]_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\pipe_16_22_reg[0]_1 [11]),
        .I1(q[11]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\pipe_16_22_reg[0]_1 [10]),
        .I1(q[10]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\pipe_16_22_reg[0]_1 [9]),
        .I1(q[9]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\pipe_16_22_reg[0]_1 [8]),
        .I1(q[8]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\pipe_16_22_reg[0]_1 [15]),
        .I1(q[15]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\pipe_16_22_reg[0]_1 [14]),
        .I1(q[14]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\pipe_16_22_reg[0]_1 [13]),
        .I1(q[13]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\pipe_16_22_reg[0]_1 [12]),
        .I1(q[12]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__0 
       (.I0(a[1]),
        .O(\op_mem_91_20[0][17]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3 
       (.I0(a[0]),
        .O(\op_mem_91_20[0][17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][17]_i_3__0 
       (.I0(\pipe_16_22_reg[0]_1 [16]),
        .I1(q[16]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][17]_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\pipe_16_22_reg[0]_1 [3]),
        .I1(q[3]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\pipe_16_22_reg[0]_1 [2]),
        .I1(q[2]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\pipe_16_22_reg[0]_1 [1]),
        .I1(q[1]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\pipe_16_22_reg[0]_1 [0]),
        .I1(q[0]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\pipe_16_22_reg[0]_1 [7]),
        .I1(q[7]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\pipe_16_22_reg[0]_1 [6]),
        .I1(q[6]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\pipe_16_22_reg[0]_1 [5]),
        .I1(q[5]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\pipe_16_22_reg[0]_1 [4]),
        .I1(q[4]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(a[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__0 
       (.CI(CO),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__0_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,a[0]}),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__0_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_0 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__0_n_0 ,\op_mem_91_20[0][17]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][15]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_9fd9abb21c" *) 
module complexphasedetector_0_sysgen_addsub_9fd9abb21c_24
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    CO,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    DI,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \reg_array[17].fde_used.u2 ,
    q,
    S,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \pipe_16_22_reg[0][17] ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    a,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  input \reg_array[17].fde_used.u2 ;
  input [16:0]q;
  input [3:0]S;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [1:0]\pipe_16_22_reg[0][17] ;
  input [15:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [1:0]a;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [1:0]a;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1__2_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__2_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__2_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__2_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire \op_mem_91_20_reg[0][15]_i_1__2_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__2_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__2_n_3 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1__2_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__2_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__2_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__2_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1__2_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__2_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__2_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__2_n_3 ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [16:0]q;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire \reg_array[17].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\reg_array[17].fde_used.u2 ),
        .DI(q[3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\reg_array[7].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\reg_array[11].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(q[15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\reg_array[15].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q[16]}),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\pipe_16_22_reg[0][17] }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__30
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [8]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__30
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [7]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__30
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [6]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__30
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [5]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__30
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [12]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__30
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [11]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__30
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [10]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__30
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [9]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__30
       (.I0(\op_mem_91_20_reg[0][15]_2 [3]),
        .I1(a[0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__30
       (.I0(\op_mem_91_20_reg[0][15]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [15]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__30
       (.I0(\op_mem_91_20_reg[0][15]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [14]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__30
       (.I0(\op_mem_91_20_reg[0][15]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [13]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__30
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(a[1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__30
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__30
       (.I0(DI[3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [4]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__40
       (.I0(DI[2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__30
       (.I0(DI[1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__15
       (.I0(DI[0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__2 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__2_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1__2_n_0 ,\op_mem_91_20_reg[0][11]_i_1__2_n_1 ,\op_mem_91_20_reg[0][11]_i_1__2_n_2 ,\op_mem_91_20_reg[0][11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_3 [11:8]),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__2 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__2_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][15]_i_1__2_n_1 ,\op_mem_91_20_reg[0][15]_i_1__2_n_2 ,\op_mem_91_20_reg[0][15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_3 [15:12]),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S(\op_mem_91_20_reg[0][15]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__2 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__2_n_0 ,\op_mem_91_20_reg[0][3]_i_1__2_n_1 ,\op_mem_91_20_reg[0][3]_i_1__2_n_2 ,\op_mem_91_20_reg[0][3]_i_1__2_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(\op_mem_91_20_reg[0][15]_3 [3:0]),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__2 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__2_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__2_n_0 ,\op_mem_91_20_reg[0][7]_i_1__2_n_1 ,\op_mem_91_20_reg[0][7]_i_1__2_n_2 ,\op_mem_91_20_reg[0][7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_3 [7:4]),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f
   (\op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    O,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    CO,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    addsub1_s_net_x0,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]O;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [0:0]\op_mem_91_20_reg[0][11]_1 ;
  input [0:0]CO;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [0:0]addsub1_s_net_x0;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [0:0]\op_mem_91_20_reg[0][8]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [1:0]O;
  wire [0:0]addsub1_s_net_x0;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2__5_n_0 ;
  wire \op_mem_91_20[0][11]_i_3__2_n_0 ;
  wire \op_mem_91_20[0][11]_i_4__0_n_0 ;
  wire \op_mem_91_20[0][11]_i_5__0_n_0 ;
  wire \op_mem_91_20[0][15]_i_2__13_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__11_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__8_n_0 ;
  wire \op_mem_91_20[0][15]_i_5__6_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__16_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__14_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1__18_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__18_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__18_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__18_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__18_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__18_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__18_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__18_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_i_1__16_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][8]_0 ;
  wire \op_mem_91_20_reg_n_0_[0][10] ;
  wire \op_mem_91_20_reg_n_0_[0][11] ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][8] ;
  wire \op_mem_91_20_reg_n_0_[0][9] ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__16_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__16_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_2__5 
       (.I0(\op_mem_91_20_reg_n_0_[0][11] ),
        .O(\op_mem_91_20[0][11]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_3__2 
       (.I0(\op_mem_91_20_reg_n_0_[0][10] ),
        .O(\op_mem_91_20[0][11]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_4__0 
       (.I0(\op_mem_91_20_reg_n_0_[0][9] ),
        .O(\op_mem_91_20[0][11]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][8]_0 ),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][11]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_5__0 
       (.I0(\op_mem_91_20_reg_n_0_[0][8] ),
        .O(\op_mem_91_20[0][11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__13 
       (.I0(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20[0][15]_i_2__13_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__11 
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20[0][15]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__8 
       (.I0(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20[0][15]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5__6 
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .O(\op_mem_91_20[0][15]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__16 
       (.I0(\op_mem_91_20_reg_n_0_[0][17] ),
        .O(\op_mem_91_20[0][17]_i_2__16_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__14 
       (.I0(\op_mem_91_20_reg_n_0_[0][16] ),
        .O(\op_mem_91_20[0][17]_i_3__14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_3 [3]),
        .I1(\op_mem_91_20_reg[0][15]_2 [3]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_3 [2]),
        .I1(\op_mem_91_20_reg[0][15]_2 [2]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_3 [1]),
        .I1(\op_mem_91_20_reg[0][15]_2 [1]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_3 [0]),
        .I1(\op_mem_91_20_reg[0][15]_2 [0]),
        .I2(addsub1_s_net_x0),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg_n_0_[0][11] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__18 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][11]_i_1__18_n_0 ,\op_mem_91_20_reg[0][11]_i_1__18_n_1 ,\op_mem_91_20_reg[0][11]_i_1__18_n_2 ,\op_mem_91_20_reg[0][11]_i_1__18_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg_n_0_[0][11] ,\op_mem_91_20_reg_n_0_[0][10] ,\op_mem_91_20_reg_n_0_[0][9] ,\op_mem_91_20_reg_n_0_[0][8] }),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S({\op_mem_91_20[0][11]_i_2__5_n_0 ,\op_mem_91_20[0][11]_i_3__2_n_0 ,\op_mem_91_20[0][11]_i_4__0_n_0 ,\op_mem_91_20[0][11]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [0]),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [1]),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [2]),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_1 [3]),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__18 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__18_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__18_n_0 ,\op_mem_91_20_reg[0][15]_i_1__18_n_1 ,\op_mem_91_20_reg[0][15]_i_1__18_n_2 ,\op_mem_91_20_reg[0][15]_i_1__18_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg_n_0_[0][15] ,\op_mem_91_20_reg_n_0_[0][14] ,\op_mem_91_20_reg_n_0_[0][13] ,\op_mem_91_20_reg_n_0_[0][12] }),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__13_n_0 ,\op_mem_91_20[0][15]_i_3__11_n_0 ,\op_mem_91_20[0][15]_i_4__8_n_0 ,\op_mem_91_20[0][15]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__16 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__18_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__16_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg_n_0_[0][16] }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__16_O_UNCONNECTED [3:2],O}),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__16_n_0 ,\op_mem_91_20[0][17]_i_3__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_28
   (\op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][3]_0 ,
    CO,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][3]_8 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][7]_7 ,
    clk);
  output [3:0]\op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output \op_mem_91_20_reg[0][7]_0 ;
  output \op_mem_91_20_reg[0][7]_1 ;
  output \op_mem_91_20_reg[0][7]_2 ;
  output \op_mem_91_20_reg[0][7]_3 ;
  output \op_mem_91_20_reg[0][3]_1 ;
  output \op_mem_91_20_reg[0][3]_2 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  output \op_mem_91_20_reg[0][3]_4 ;
  input \op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][3]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_7 ;
  input clk;

  wire [0:0]CO;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire \op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire \op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_8 ;
  wire \op_mem_91_20_reg[0][3]_i_1__18_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__18_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__18_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__18_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire \op_mem_91_20_reg[0][7]_0 ;
  wire \op_mem_91_20_reg[0][7]_1 ;
  wire \op_mem_91_20_reg[0][7]_2 ;
  wire \op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1__18_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__18_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__18_n_3 ;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [0:0]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_0 ),
        .DI(\op_mem_91_20_reg[0][3]_5 ),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\op_mem_91_20_reg[0][3]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_4 ),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\op_mem_91_20_reg[0][7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_0 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\NLW__inferred__0/i__carry__1_O_UNCONNECTED [0]}),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_0 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__18 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__18_n_0 ,\op_mem_91_20_reg[0][3]_i_1__18_n_1 ,\op_mem_91_20_reg[0][3]_i_1__18_n_2 ,\op_mem_91_20_reg[0][3]_i_1__18_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(\op_mem_91_20_reg[0][3]_7 ),
        .O(\op_mem_91_20_reg[0][3] ),
        .S(\op_mem_91_20_reg[0][3]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__18 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__18_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][7]_i_1__18_n_1 ,\op_mem_91_20_reg[0][7]_i_1__18_n_2 ,\op_mem_91_20_reg[0][7]_i_1__18_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_6 ),
        .O(\op_mem_91_20_reg[0][7] ),
        .S(\op_mem_91_20_reg[0][7]_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_4 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_29
   (\op_mem_91_20_reg[0][4] ,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][2] ,
    \op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][0] ,
    \op_mem_91_20_reg[0][8]_0 ,
    DI,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][5]_0 ,
    clk,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][2]_0 ,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][9]_0 ,
    S,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][13]_1 ,
    \op_mem_91_20_reg[0][16]_2 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][17]_2 );
  output \op_mem_91_20_reg[0][4] ;
  output \op_mem_91_20_reg[0][3] ;
  output \op_mem_91_20_reg[0][2] ;
  output \op_mem_91_20_reg[0][1] ;
  output \op_mem_91_20_reg[0][0] ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [2:0]DI;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_1 ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][16]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  input \op_mem_91_20_reg[0][5]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][4]_0 ;
  input \op_mem_91_20_reg[0][3]_0 ;
  input \op_mem_91_20_reg[0][2]_0 ;
  input \op_mem_91_20_reg[0][1]_0 ;
  input \op_mem_91_20_reg[0][0]_0 ;
  input [2:0]\op_mem_91_20_reg[0][9]_0 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][13]_0 ;
  input [3:0]\op_mem_91_20_reg[0][13]_1 ;
  input [2:0]\op_mem_91_20_reg[0][16]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_1 ;
  input \op_mem_91_20_reg[0][17]_2 ;

  wire [2:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire \op_mem_91_20_reg[0][0] ;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][16]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][1] ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire \op_mem_91_20_reg[0][2] ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire \op_mem_91_20_reg[0][3] ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][4] ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][9]_0 ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][5] ;
  wire [3:3]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][9]_0 ,1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][13]_0 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][13]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [3],\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][16]_2 }),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][17]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__49
       (.I0(\op_mem_91_20_reg[0][12]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__49
       (.I0(\op_mem_91_20_reg[0][12]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__49
       (.I0(\op_mem_91_20_reg[0][12]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__49
       (.I0(\op_mem_91_20_reg[0][12]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__49
       (.I0(\op_mem_91_20_reg[0][16]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__48
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__47
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__46
       (.I0(\op_mem_91_20_reg[0][16]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__45
       (.I0(\op_mem_91_20_reg_n_0_[0][17] ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__49
       (.I0(DI[2]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][8]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__49
       (.I0(DI[1]),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__59
       (.I0(DI[0]),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__59
       (.I0(\op_mem_91_20_reg_n_0_[0][5] ),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][0]_0 ),
        .Q(\op_mem_91_20_reg[0][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][1]_0 ),
        .Q(\op_mem_91_20_reg[0][1] ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][2]_0 ),
        .Q(\op_mem_91_20_reg[0][2] ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][3]_0 ),
        .Q(\op_mem_91_20_reg[0][3] ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe9/addsub2/op_mem_91_20_reg[0][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][4]_0 ),
        .Q(\op_mem_91_20_reg[0][4] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][5]_0 ),
        .Q(\op_mem_91_20_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_30
   (DI,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    CO,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    addsub1_s_net_x8,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [1:0]\op_mem_91_20_reg[0][11]_1 ;
  input [0:0]CO;
  input [0:0]\op_mem_91_20_reg[0][8]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [0:0]\op_mem_91_20_reg[0][7]_3 ;
  input [0:0]addsub1_s_net_x8;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [1:0]\op_mem_91_20_reg[0][9]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x8;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2__4_n_0 ;
  wire \op_mem_91_20[0][11]_i_3__1_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][15]_i_2__12_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__10_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__7_n_0 ;
  wire \op_mem_91_20[0][15]_i_5__5_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__15_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__13_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1__17_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__17_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__17_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__17_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__17_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__17_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__17_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__17_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__15_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__15_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__15_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__44
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_2__4 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][11]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_3__1 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][11]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(DI[1]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4__0 
       (.I0(\op_mem_91_20_reg[0][9]_0 [1]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][9]_0 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__12 
       (.I0(\op_mem_91_20_reg[0][15]_0 [3]),
        .O(\op_mem_91_20[0][15]_i_2__12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__10 
       (.I0(\op_mem_91_20_reg[0][15]_0 [2]),
        .O(\op_mem_91_20[0][15]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__7 
       (.I0(\op_mem_91_20_reg[0][15]_0 [1]),
        .O(\op_mem_91_20[0][15]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5__5 
       (.I0(\op_mem_91_20_reg[0][15]_0 [0]),
        .O(\op_mem_91_20[0][15]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__15 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__15_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__13 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 ),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x8),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__17 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][11]_i_1__17_n_0 ,\op_mem_91_20_reg[0][11]_i_1__17_n_1 ,\op_mem_91_20_reg[0][11]_i_1__17_n_2 ,\op_mem_91_20_reg[0][11]_i_1__17_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S({\op_mem_91_20[0][11]_i_2__4_n_0 ,\op_mem_91_20[0][11]_i_3__1_n_0 ,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20_reg[0][8]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(\op_mem_91_20_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(\op_mem_91_20_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(\op_mem_91_20_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(\op_mem_91_20_reg[0][15]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__17 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__17_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__17_n_0 ,\op_mem_91_20_reg[0][15]_i_1__17_n_1 ,\op_mem_91_20_reg[0][15]_i_1__17_n_2 ,\op_mem_91_20_reg[0][15]_i_1__17_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 ),
        .S({\op_mem_91_20[0][15]_i_2__12_n_0 ,\op_mem_91_20[0][15]_i_3__10_n_0 ,\op_mem_91_20[0][15]_i_4__7_n_0 ,\op_mem_91_20[0][15]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__15 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__17_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__15_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__15_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__15_n_0 ,\op_mem_91_20[0][17]_i_3__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_31
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    CO,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][11]_6 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_7 ,
    \op_mem_91_20_reg[0][11]_8 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    DI,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_9 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_4 ;
  output [3:0]\op_mem_91_20_reg[0][11]_5 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][11]_6 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_7 ;
  input [3:0]\op_mem_91_20_reg[0][11]_8 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][3]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_9 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire \op_mem_91_20_reg[0][11]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_8 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_9 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1__17_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__17_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__17_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__17_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1__17_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__17_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__17_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_1 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_1 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_7 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__47
       (.I0(\op_mem_91_20_reg[0][11]_3 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_2 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__47
       (.I0(\op_mem_91_20_reg[0][11]_3 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_2 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__47
       (.I0(\op_mem_91_20_reg[0][11]_3 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_2 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__47
       (.I0(\op_mem_91_20_reg[0][11]_3 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_2 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__47
       (.I0(\op_mem_91_20_reg[0][11]_5 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_4 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__46
       (.I0(\op_mem_91_20_reg[0][11]_5 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_4 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__45
       (.I0(\op_mem_91_20_reg[0][11]_5 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_4 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__44
       (.I0(\op_mem_91_20_reg[0][11]_5 [0]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_4 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__44
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__48
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__47
       (.I0(\op_mem_91_20_reg[0][11]_1 [3]),
        .I1(\op_mem_91_20_reg[0][11]_9 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__57
       (.I0(\op_mem_91_20_reg[0][11]_1 [2]),
        .I1(\op_mem_91_20_reg[0][11]_9 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__44
       (.I0(\op_mem_91_20_reg[0][11]_1 [1]),
        .I1(\op_mem_91_20_reg[0][11]_9 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__28
       (.I0(\op_mem_91_20_reg[0][11]_1 [0]),
        .I1(\op_mem_91_20_reg[0][11]_9 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_5 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_5 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__17 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__17_n_0 ,\op_mem_91_20_reg[0][3]_i_1__17_n_1 ,\op_mem_91_20_reg[0][3]_i_1__17_n_2 ,\op_mem_91_20_reg[0][3]_i_1__17_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(DI),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_3 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__17 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__17_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][7]_i_1__17_n_1 ,\op_mem_91_20_reg[0][7]_i_1__17_n_2 ,\op_mem_91_20_reg[0][7]_i_1__17_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_5 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_5 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_32
   (\op_mem_91_20_reg[0][5] ,
    S,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][13]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][6]_0 ,
    clk,
    \op_mem_91_20_reg[0][5]_0 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][10]_1 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][14]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 );
  output \op_mem_91_20_reg[0][5] ;
  output [3:0]S;
  output [2:0]\op_mem_91_20_reg[0][9]_0 ;
  output [3:0]\op_mem_91_20_reg[0][13]_0 ;
  output [3:0]\op_mem_91_20_reg[0][13]_1 ;
  output [3:0]\op_mem_91_20_reg[0][17]_0 ;
  output [2:0]\op_mem_91_20_reg[0][17]_1 ;
  input \op_mem_91_20_reg[0][6]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][5]_0 ;
  input [2:0]\op_mem_91_20_reg[0][10]_0 ;
  input [3:0]\op_mem_91_20_reg[0][10]_1 ;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_1 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input [2:0]\op_mem_91_20_reg[0][17]_2 ;
  input \op_mem_91_20_reg[0][17]_3 ;

  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [2:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][10]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][13]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][5] ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][9]_0 ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][6] ;
  wire [3:2]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][10]_0 ,1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][14]_0 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [3:2],\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3],\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S({1'b0,\op_mem_91_20_reg[0][17]_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__48
       (.I0(\op_mem_91_20_reg[0][13]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][13]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__48
       (.I0(\op_mem_91_20_reg[0][13]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][13]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__48
       (.I0(\op_mem_91_20_reg[0][13]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][13]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__48
       (.I0(\op_mem_91_20_reg[0][13]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][13]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__48
       (.I0(\op_mem_91_20_reg_n_0_[0][17] ),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__47
       (.I0(\op_mem_91_20_reg[0][17]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__46
       (.I0(\op_mem_91_20_reg[0][17]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__45
       (.I0(\op_mem_91_20_reg[0][17]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__47
       (.I0(\op_mem_91_20_reg[0][9]_0 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__48
       (.I0(\op_mem_91_20_reg[0][9]_0 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__58
       (.I0(\op_mem_91_20_reg[0][9]_0 [0]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__58
       (.I0(\op_mem_91_20_reg_n_0_[0][6] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][13]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][13]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][13]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][13]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][17]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][17]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe8/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe8/addsub2/op_mem_91_20_reg[0][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][5]_0 ),
        .Q(\op_mem_91_20_reg[0][5] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][6]_0 ),
        .Q(\op_mem_91_20_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][9]_0 [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_33
   (DI,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    CO,
    \op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    addsub1_s_net_x7,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [2:0]\op_mem_91_20_reg[0][11]_1 ;
  input [0:0]CO;
  input [1:0]\op_mem_91_20_reg[0][9]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [1:0]\op_mem_91_20_reg[0][7]_3 ;
  input [0:0]addsub1_s_net_x7;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [2:0]\op_mem_91_20_reg[0][10]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x7;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2__3_n_0 ;
  wire \op_mem_91_20[0][11]_i_3__0_n_0 ;
  wire \op_mem_91_20[0][15]_i_2__11_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__9_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__6_n_0 ;
  wire \op_mem_91_20[0][15]_i_5__4_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__14_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__12_n_0 ;
  wire [2:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1__16_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__16_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__16_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__16_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__16_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__16_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__16_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__16_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__14_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__14_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__14_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__43
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_2__3 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][11]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][10]_0 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_3__0 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][11]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][10]_0 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][10]_0 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__11 
       (.I0(\op_mem_91_20_reg[0][15]_0 [3]),
        .O(\op_mem_91_20[0][15]_i_2__11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__9 
       (.I0(\op_mem_91_20_reg[0][15]_0 [2]),
        .O(\op_mem_91_20[0][15]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__6 
       (.I0(\op_mem_91_20_reg[0][15]_0 [1]),
        .O(\op_mem_91_20[0][15]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5__4 
       (.I0(\op_mem_91_20_reg[0][15]_0 [0]),
        .O(\op_mem_91_20[0][15]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__14 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__14_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__12 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x7),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__16 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][11]_i_1__16_n_0 ,\op_mem_91_20_reg[0][11]_i_1__16_n_1 ,\op_mem_91_20_reg[0][11]_i_1__16_n_2 ,\op_mem_91_20_reg[0][11]_i_1__16_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S({\op_mem_91_20[0][11]_i_2__3_n_0 ,\op_mem_91_20[0][11]_i_3__0_n_0 ,\op_mem_91_20_reg[0][9]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(\op_mem_91_20_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(\op_mem_91_20_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(\op_mem_91_20_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(\op_mem_91_20_reg[0][15]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__16 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__16_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__16_n_0 ,\op_mem_91_20_reg[0][15]_i_1__16_n_1 ,\op_mem_91_20_reg[0][15]_i_1__16_n_2 ,\op_mem_91_20_reg[0][15]_i_1__16_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 ),
        .S({\op_mem_91_20[0][15]_i_2__11_n_0 ,\op_mem_91_20[0][15]_i_3__9_n_0 ,\op_mem_91_20[0][15]_i_4__6_n_0 ,\op_mem_91_20[0][15]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__14 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__16_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__14_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__14_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__14_n_0 ,\op_mem_91_20[0][17]_i_3__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_34
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    CO,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    DI,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1__16_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__16_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__16_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__16_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__16_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__16_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__16_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_2 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__45
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__45
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__45
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__45
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__45
       (.I0(\op_mem_91_20_reg[0][11]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__44
       (.I0(\op_mem_91_20_reg[0][11]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__43
       (.I0(\op_mem_91_20_reg[0][11]_1 [1]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__43
       (.I0(\op_mem_91_20_reg[0][11]_1 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__43
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__43
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__43
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__43
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__43
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__46
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__45
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__55
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__43
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__27
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__16 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__16_n_0 ,\op_mem_91_20_reg[0][3]_i_1__16_n_1 ,\op_mem_91_20_reg[0][3]_i_1__16_n_2 ,\op_mem_91_20_reg[0][3]_i_1__16_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(DI),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__16 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__16_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][7]_i_1__16_n_1 ,\op_mem_91_20_reg[0][7]_i_1__16_n_2 ,\op_mem_91_20_reg[0][7]_i_1__16_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_35
   (\op_mem_91_20_reg[0][6] ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][10]_1 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][14]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][6]_0 ,
    clk,
    \op_mem_91_20_reg[0][11]_0 ,
    S,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][7]_0 );
  output \op_mem_91_20_reg[0][6] ;
  output [3:0]\op_mem_91_20_reg[0][10]_0 ;
  output [2:0]\op_mem_91_20_reg[0][10]_1 ;
  output [3:0]\op_mem_91_20_reg[0][14]_0 ;
  output [3:0]\op_mem_91_20_reg[0][14]_1 ;
  output [2:0]\op_mem_91_20_reg[0][17]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_1 ;
  input \op_mem_91_20_reg[0][6]_0 ;
  input clk;
  input [2:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_2 ;
  input \op_mem_91_20_reg[0][17]_3 ;
  input \op_mem_91_20_reg[0][7]_0 ;

  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][10]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][6] ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire \op_mem_91_20_reg[0][7]_0 ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][7] ;
  wire [3:1]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][11]_0 ,1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_0 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3:2],\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__46
       (.I0(\op_mem_91_20_reg[0][14]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][14]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__46
       (.I0(\op_mem_91_20_reg[0][14]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][14]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__46
       (.I0(\op_mem_91_20_reg[0][14]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][14]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__46
       (.I0(\op_mem_91_20_reg[0][14]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][14]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__46
       (.I0(\op_mem_91_20_reg_n_0_[0][17] ),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__45
       (.I0(\op_mem_91_20_reg[0][17]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__44
       (.I0(\op_mem_91_20_reg[0][17]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__45
       (.I0(\op_mem_91_20_reg[0][10]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][10]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__46
       (.I0(\op_mem_91_20_reg[0][10]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][10]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__56
       (.I0(\op_mem_91_20_reg[0][10]_1 [0]),
        .O(\op_mem_91_20_reg[0][10]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__57
       (.I0(\op_mem_91_20_reg_n_0_[0][7] ),
        .O(\op_mem_91_20_reg[0][10]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][10]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][14]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][14]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][14]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][14]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][17]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe7/addsub2/op_mem_91_20_reg[0] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/cordic_atan/cordic_atan/cordic_fine_angle_pe/cordic_pe7/addsub2/op_mem_91_20_reg[0][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \op_mem_91_20_reg[0][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\op_mem_91_20_reg[0][6]_0 ),
        .Q(\op_mem_91_20_reg[0][6] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_0 ),
        .Q(\op_mem_91_20_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][10]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][10]_1 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_36
   (DI,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    CO,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    addsub1_s_net_x5,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [0:0]CO;
  input [2:0]\op_mem_91_20_reg[0][10]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [2:0]\op_mem_91_20_reg[0][7]_3 ;
  input [0:0]addsub1_s_net_x5;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x5;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2__2_n_0 ;
  wire \op_mem_91_20[0][15]_i_2__10_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__8_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__5_n_0 ;
  wire \op_mem_91_20[0][15]_i_5__3_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__13_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__11_n_0 ;
  wire [2:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1__15_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__15_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__15_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__15_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__15_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__15_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__15_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__15_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__13_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__13_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__13_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__42
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][11]_i_2__2 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][11]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__10 
       (.I0(\op_mem_91_20_reg[0][15]_0 [3]),
        .O(\op_mem_91_20[0][15]_i_2__10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__8 
       (.I0(\op_mem_91_20_reg[0][15]_0 [2]),
        .O(\op_mem_91_20[0][15]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__5 
       (.I0(\op_mem_91_20_reg[0][15]_0 [1]),
        .O(\op_mem_91_20[0][15]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5__3 
       (.I0(\op_mem_91_20_reg[0][15]_0 [0]),
        .O(\op_mem_91_20[0][15]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__13 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__13_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__11 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x5),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__15 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][11]_i_1__15_n_0 ,\op_mem_91_20_reg[0][11]_i_1__15_n_1 ,\op_mem_91_20_reg[0][11]_i_1__15_n_2 ,\op_mem_91_20_reg[0][11]_i_1__15_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S({\op_mem_91_20[0][11]_i_2__2_n_0 ,\op_mem_91_20_reg[0][10]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(\op_mem_91_20_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(\op_mem_91_20_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(\op_mem_91_20_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(\op_mem_91_20_reg[0][15]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__15 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__15_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1__15_n_0 ,\op_mem_91_20_reg[0][15]_i_1__15_n_1 ,\op_mem_91_20_reg[0][15]_i_1__15_n_2 ,\op_mem_91_20_reg[0][15]_i_1__15_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 ),
        .S({\op_mem_91_20[0][15]_i_2__10_n_0 ,\op_mem_91_20[0][15]_i_3__8_n_0 ,\op_mem_91_20[0][15]_i_4__5_n_0 ,\op_mem_91_20[0][15]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__13 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__15_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__13_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__13_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__13_n_0 ,\op_mem_91_20[0][17]_i_3__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_37
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    CO,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    DI,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1__15_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__15_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__15_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__15_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__15_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__15_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__15_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_2 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__43
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__43
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__43
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__43
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__43
       (.I0(\op_mem_91_20_reg[0][11]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__42
       (.I0(\op_mem_91_20_reg[0][11]_1 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__42
       (.I0(\op_mem_91_20_reg[0][11]_1 [1]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__42
       (.I0(\op_mem_91_20_reg[0][11]_1 [0]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__42
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__42
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__42
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__42
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__42
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__44
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__43
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_4 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__53
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_4 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__42
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__26
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__15 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__15_n_0 ,\op_mem_91_20_reg[0][3]_i_1__15_n_1 ,\op_mem_91_20_reg[0][3]_i_1__15_n_2 ,\op_mem_91_20_reg[0][3]_i_1__15_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(DI),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__15 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__15_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][7]_i_1__15_n_1 ,\op_mem_91_20_reg[0][7]_i_1__15_n_2 ,\op_mem_91_20_reg[0][7]_i_1__15_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_1 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_38
   (S,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    clk,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][7]_1 );
  output [3:0]S;
  output [2:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][7]_0 ;
  input [2:0]\op_mem_91_20_reg[0][12]_0 ;
  input [3:0]\op_mem_91_20_reg[0][12]_1 ;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][16]_1 ;
  input [0:0]\op_mem_91_20_reg[0][17]_2 ;
  input \op_mem_91_20_reg[0][17]_3 ;
  input clk;
  input \op_mem_91_20_reg[0][8]_0 ;
  input \op_mem_91_20_reg[0][7]_1 ;

  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [2:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][7]_0 ;
  wire \op_mem_91_20_reg[0][7]_1 ;
  wire \op_mem_91_20_reg[0][8]_0 ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][8] ;
  wire [3:0]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][12]_0 ,1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][16]_0 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][16]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO(\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3:1],\_inferred__0/i__carry__1_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__44
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__44
       (.I0(\op_mem_91_20_reg_n_0_[0][17] ),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__43
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][17]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__43
       (.I0(\op_mem_91_20_reg[0][11]_0 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__44
       (.I0(\op_mem_91_20_reg[0][11]_0 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__54
       (.I0(\op_mem_91_20_reg[0][11]_0 [0]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__56
       (.I0(\op_mem_91_20_reg_n_0_[0][8] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 ),
        .Q(\op_mem_91_20_reg[0][7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_0 ),
        .Q(\op_mem_91_20_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_39
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [0:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [0:0]\op_mem_91_20_reg[0][17]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][12]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__9_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__7_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__4_n_0 ;
  wire \op_mem_91_20[0][15]_i_5__2_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__12_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__10_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__14_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__14_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__14_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__14_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_5 ;
  wire \op_mem_91_20_reg[0][17]_i_1__12_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__12_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__12_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__41
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__9 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__7 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][15]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__4 
       (.I0(DI[1]),
        .O(\op_mem_91_20[0][15]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][12]_0 ),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][15]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_5__2 
       (.I0(DI[0]),
        .O(\op_mem_91_20[0][15]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__12 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__10 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__14 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__14_n_0 ,\op_mem_91_20_reg[0][15]_i_1__14_n_1 ,\op_mem_91_20_reg[0][15]_i_1__14_n_2 ,\op_mem_91_20_reg[0][15]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__9_n_0 ,\op_mem_91_20[0][15]_i_3__7_n_0 ,\op_mem_91_20[0][15]_i_4__4_n_0 ,\op_mem_91_20[0][15]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__12 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__14_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__12_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__12_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__12_n_0 ,\op_mem_91_20[0][17]_i_3__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_40
   (O,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    DI,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [3:0]O;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]DI;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__14_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__14_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__14_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1__14_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__14_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__14_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__14_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__14_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__14_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__14_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__14_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__41
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(DI[0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__41
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__41
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__41
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__41
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__41
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(DI[3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__41
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(DI[2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__41
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(DI[1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__41
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__41
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__41
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__41
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__41
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__42
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__41
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__51
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__41
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__25
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__14 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__14_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__14_n_1 ,\op_mem_91_20_reg[0][11]_i_1__14_n_2 ,\op_mem_91_20_reg[0][11]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__14 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__14_n_0 ,\op_mem_91_20_reg[0][3]_i_1__14_n_1 ,\op_mem_91_20_reg[0][3]_i_1__14_n_2 ,\op_mem_91_20_reg[0][3]_i_1__14_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(\op_mem_91_20_reg[0][3]_6 ),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__14 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__14_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__14_n_0 ,\op_mem_91_20_reg[0][7]_i_1__14_n_1 ,\op_mem_91_20_reg[0][7]_i_1__14_n_2 ,\op_mem_91_20_reg[0][7]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_41
   (\op_mem_91_20_reg[0][6]_0 ,
    \op_mem_91_20_reg[0][5]_0 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][2]_0 ,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    clk,
    \op_mem_91_20_reg[0][0] ,
    DI,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][9]_0 ,
    S,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][14]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_1 );
  output \op_mem_91_20_reg[0][6]_0 ;
  output \op_mem_91_20_reg[0][5]_0 ;
  output \op_mem_91_20_reg[0][4]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output \op_mem_91_20_reg[0][2]_0 ;
  output \op_mem_91_20_reg[0][1]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [2:0]\op_mem_91_20_reg[0][12]_1 ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [3:0]\op_mem_91_20_reg[0][16]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][8]_0 ;
  output \op_mem_91_20_reg[0][7]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][0] ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [1:0]\op_mem_91_20_reg[0][9]_0 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][14]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_1 ;
  input [0:0]\op_mem_91_20_reg[0][15]_0 ;
  input \op_mem_91_20_reg[0][17]_1 ;

  wire [3:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire clk;
  wire \op_mem_91_20_reg[0][0] ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][5]_0 ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire \op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire \op_mem_91_20_reg[0][8]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][9] ;
  wire [3:0]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][0] ),
        .DI(DI),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_1 ),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,\op_mem_91_20_reg[0][9]_0 }),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][14]_0 ),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO(\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED [3:1],\_inferred__0/i___1_carry__3_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][15]_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__42
       (.I0(\op_mem_91_20_reg[0][16]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__42
       (.I0(\op_mem_91_20_reg[0][16]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__42
       (.I0(\op_mem_91_20_reg[0][16]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__42
       (.I0(\op_mem_91_20_reg[0][16]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__42
       (.I0(\op_mem_91_20_reg_n_0_[0][17] ),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__41
       (.I0(\op_mem_91_20_reg[0][12]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__42
       (.I0(\op_mem_91_20_reg[0][12]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__52
       (.I0(\op_mem_91_20_reg[0][12]_1 [0]),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_4__55
       (.I0(\op_mem_91_20_reg_n_0_[0][9] ),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][16]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_42
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [1:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [0:0]\op_mem_91_20_reg[0][12]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [0:0]\op_mem_91_20_reg[0][3]_3 ;
  input [0:0]\op_mem_91_20_reg[0][17]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [1:0]\op_mem_91_20_reg[0][13]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__8_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__6_n_0 ;
  wire \op_mem_91_20[0][15]_i_4__3_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__11_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__9_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__13_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__13_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__13_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__13_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_5 ;
  wire \op_mem_91_20_reg[0][17]_i_1__11_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__11_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__11_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__40
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__8 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__6 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][15]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_91_20_reg[0][13]_0 [1]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_4__3 
       (.I0(DI[1]),
        .O(\op_mem_91_20[0][15]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][13]_0 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__11 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__9 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][3]_3 ),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__13 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__13_n_0 ,\op_mem_91_20_reg[0][15]_i_1__13_n_1 ,\op_mem_91_20_reg[0][15]_i_1__13_n_2 ,\op_mem_91_20_reg[0][15]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__8_n_0 ,\op_mem_91_20[0][15]_i_3__6_n_0 ,\op_mem_91_20[0][15]_i_4__3_n_0 ,\op_mem_91_20_reg[0][12]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__11 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__13_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__11_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__11_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__11_n_0 ,\op_mem_91_20[0][17]_i_3__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_43
   (\op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    O,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][3]_8 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    DI,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [1:0]\op_mem_91_20_reg[0][4]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [1:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][3]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]DI;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__13_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__13_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__13_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_8 ;
  wire \op_mem_91_20_reg[0][3]_i_1__13_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__13_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__13_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__13_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__13_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__13_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__13_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__13_n_3 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_2__7
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][3]_6 [1]),
        .O(\op_mem_91_20_reg[0][4]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_3__7
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][3]_6 [0]),
        .O(\op_mem_91_20_reg[0][4]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__40
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__40
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__40
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__40
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__40
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(DI[3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__40
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(DI[2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__40
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(DI[1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__40
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(DI[0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__40
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__40
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__40
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__40
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__40
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__40
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__40
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__50
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__40
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__24
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__13 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__13_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__13_n_1 ,\op_mem_91_20_reg[0][11]_i_1__13_n_2 ,\op_mem_91_20_reg[0][11]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__13 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__13_n_0 ,\op_mem_91_20_reg[0][3]_i_1__13_n_1 ,\op_mem_91_20_reg[0][3]_i_1__13_n_2 ,\op_mem_91_20_reg[0][3]_i_1__13_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(\op_mem_91_20_reg[0][3]_7 ),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__13 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__13_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__13_n_0 ,\op_mem_91_20_reg[0][7]_i_1__13_n_1 ,\op_mem_91_20_reg[0][7]_i_1__13_n_2 ,\op_mem_91_20_reg[0][7]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_44
   (S,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][4]_1 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][8]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][4]_2 ,
    \op_mem_91_20_reg[0][0]_1 ,
    \op_mem_91_20_reg[0][4]_3 ,
    \op_mem_91_20_reg[0][4]_4 ,
    DI,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][14]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    clk,
    \op_mem_91_20_reg[0][0]_2 );
  output [3:0]S;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [1:0]\op_mem_91_20_reg[0][4]_0 ;
  output [2:0]\op_mem_91_20_reg[0][4]_1 ;
  output [3:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]\op_mem_91_20_reg[0][8]_1 ;
  output [1:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][16]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][0]_0 ;
  output \op_mem_91_20_reg[0][4]_2 ;
  input \op_mem_91_20_reg[0][0]_1 ;
  input [3:0]\op_mem_91_20_reg[0][4]_3 ;
  input [3:0]\op_mem_91_20_reg[0][4]_4 ;
  input [3:0]DI;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [2:0]\op_mem_91_20_reg[0][10]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [2:0]\op_mem_91_20_reg[0][14]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_1 ;
  input [0:0]\op_mem_91_20_reg[0][15]_0 ;
  input \op_mem_91_20_reg[0][17]_1 ;
  input clk;
  input \op_mem_91_20_reg[0][0]_2 ;

  wire [3:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire clk;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire \op_mem_91_20_reg[0][0]_1 ;
  wire \op_mem_91_20_reg[0][0]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][4]_1 ;
  wire \op_mem_91_20_reg[0][4]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][8]_1 ;
  wire \op_mem_91_20_reg_n_0_[0][10] ;
  wire \op_mem_91_20_reg_n_0_[0][11] ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire [3:0]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][0]_1 ),
        .DI(\op_mem_91_20_reg[0][4]_3 ),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(\op_mem_91_20_reg[0][4]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20_reg[0][10]_0 }),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][14]_0 ,1'b1}),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO(\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED [3:1],\_inferred__0/i___1_carry__3_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][15]_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_1__7
       (.I0(\op_mem_91_20_reg[0][8]_0 [3]),
        .I1(\op_mem_91_20_reg[0][12]_0 [0]),
        .O(\op_mem_91_20_reg[0][8]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_2__7
       (.I0(\op_mem_91_20_reg[0][8]_0 [2]),
        .I1(\op_mem_91_20_reg[0][8]_0 [3]),
        .O(\op_mem_91_20_reg[0][8]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_3__5
       (.I0(\op_mem_91_20_reg[0][8]_0 [1]),
        .I1(\op_mem_91_20_reg[0][8]_0 [2]),
        .O(\op_mem_91_20_reg[0][8]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_4__6
       (.I0(\op_mem_91_20_reg[0][8]_0 [0]),
        .I1(\op_mem_91_20_reg[0][8]_0 [1]),
        .O(\op_mem_91_20_reg[0][8]_1 [0]));
  LUT4 #(
    .INIT(16'h8778)) 
    i___1_carry__1_i_1__4
       (.I0(\op_mem_91_20_reg_n_0_[0][10] ),
        .I1(\op_mem_91_20_reg_n_0_[0][11] ),
        .I2(\op_mem_91_20_reg[0][17]_1 ),
        .I3(\op_mem_91_20_reg_n_0_[0][12] ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_2__1
       (.I0(\op_mem_91_20_reg_n_0_[0][10] ),
        .I1(\op_mem_91_20_reg_n_0_[0][11] ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__7
       (.I0(\op_mem_91_20_reg[0][12]_0 [1]),
        .I1(\op_mem_91_20_reg_n_0_[0][10] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_4__5
       (.I0(\op_mem_91_20_reg[0][12]_0 [0]),
        .I1(\op_mem_91_20_reg[0][12]_0 [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hC2)) 
    i___1_carry__2_i_1__5
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .I2(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT3 #(
    .INIT(8'hC2)) 
    i___1_carry__2_i_2__5
       (.I0(\op_mem_91_20_reg_n_0_[0][13] ),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .I2(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT3 #(
    .INIT(8'hC2)) 
    i___1_carry__2_i_3__5
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .I2(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'h8008)) 
    i___1_carry__2_i_4__5
       (.I0(\op_mem_91_20_reg_n_0_[0][10] ),
        .I1(\op_mem_91_20_reg_n_0_[0][11] ),
        .I2(\op_mem_91_20_reg[0][17]_1 ),
        .I3(\op_mem_91_20_reg_n_0_[0][12] ),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__2_i_5__2
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .I1(\op_mem_91_20_reg_n_0_[0][16] ),
        .I2(\op_mem_91_20_reg[0][17]_1 ),
        .I3(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20_reg[0][16]_1 [3]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__2_i_6__3
       (.I0(\op_mem_91_20_reg_n_0_[0][13] ),
        .I1(\op_mem_91_20_reg_n_0_[0][15] ),
        .I2(\op_mem_91_20_reg[0][17]_1 ),
        .I3(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20_reg[0][16]_1 [2]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__2_i_7
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .I1(\op_mem_91_20_reg_n_0_[0][14] ),
        .I2(\op_mem_91_20_reg[0][17]_1 ),
        .I3(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20_reg[0][16]_1 [1]));
  LUT5 #(
    .INIT(32'h87F00F87)) 
    i___1_carry__2_i_8
       (.I0(\op_mem_91_20_reg_n_0_[0][11] ),
        .I1(\op_mem_91_20_reg_n_0_[0][10] ),
        .I2(\op_mem_91_20_reg_n_0_[0][13] ),
        .I3(\op_mem_91_20_reg[0][17]_1 ),
        .I4(\op_mem_91_20_reg_n_0_[0][12] ),
        .O(\op_mem_91_20_reg[0][16]_1 [0]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__3_i_1__2
       (.I0(\op_mem_91_20_reg_n_0_[0][15] ),
        .I1(\op_mem_91_20_reg_n_0_[0][17] ),
        .I2(\op_mem_91_20_reg[0][17]_1 ),
        .I3(\op_mem_91_20_reg_n_0_[0][16] ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_1__7
       (.I0(\op_mem_91_20_reg[0][4]_1 [2]),
        .I1(\op_mem_91_20_reg[0][8]_0 [0]),
        .O(\op_mem_91_20_reg[0][4]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_4__2
       (.I0(\op_mem_91_20_reg[0][4]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][4]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][0]_2 ),
        .Q(\op_mem_91_20_reg[0][4]_2 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20_reg[0][0]_srl5_i_1 
       (.I0(\op_mem_91_20_reg[0][4]_2 ),
        .O(\op_mem_91_20_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_45
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][3]_3 ,
    addsub1_s_net_x3,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][17]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_3 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [2:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [1:0]\op_mem_91_20_reg[0][13]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_2 ;
  input [1:0]\op_mem_91_20_reg[0][3]_3 ;
  input [0:0]addsub1_s_net_x3;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [2:0]\op_mem_91_20_reg[0][14]_0 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x3;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__7_n_0 ;
  wire \op_mem_91_20[0][15]_i_3__5_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__10_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__8_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [1:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1__12_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__12_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__12_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__12_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_i_1__10_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__10_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__10_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__39
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20_reg[0][17]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][11]_4 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][11]_4 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][11]_4 [1]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][11]_4 [0]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__7 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_91_20_reg[0][14]_0 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_3__5 
       (.I0(DI[2]),
        .O(\op_mem_91_20[0][15]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_91_20_reg[0][14]_0 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][14]_0 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__10 
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .O(\op_mem_91_20[0][17]_i_2__10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__8 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][3]_3 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][3]_3 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_4 [3]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_4 [2]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_4 [1]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_4 [0]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x3),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__12 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__12_n_0 ,\op_mem_91_20_reg[0][15]_i_1__12_n_1 ,\op_mem_91_20_reg[0][15]_i_1__12_n_2 ,\op_mem_91_20_reg[0][15]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__7_n_0 ,\op_mem_91_20[0][15]_i_3__5_n_0 ,\op_mem_91_20_reg[0][13]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__10 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__12_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__10_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__10_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_2 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__10_n_0 ,\op_mem_91_20[0][17]_i_3__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_4 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_46
   (\op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    O,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][6]_0 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    DI,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_4 ,
    clk);
  output [1:0]\op_mem_91_20_reg[0][8]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [1:0]\op_mem_91_20_reg[0][6]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_6 ;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]DI;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input \op_mem_91_20_reg[0][17]_4 ;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__12_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__12_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__12_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1__12_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__12_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__12_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__12_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][6]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__12_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__12_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__12_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__12_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_3__4
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][6]_0 [1]),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_4__5
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][6]_0 [0]),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__39
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__39
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__39
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__39
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__39
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(DI[2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__39
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(DI[1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__39
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(DI[0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__39
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__39
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__39
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__39
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__39
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(DI[3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__39
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(\op_mem_91_20_reg[0][17]_4 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__39
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__39
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__49
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__39
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__23
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][3]_6 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__12 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__12_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__12_n_1 ,\op_mem_91_20_reg[0][11]_i_1__12_n_2 ,\op_mem_91_20_reg[0][11]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__12 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__12_n_0 ,\op_mem_91_20_reg[0][3]_i_1__12_n_1 ,\op_mem_91_20_reg[0][3]_i_1__12_n_2 ,\op_mem_91_20_reg[0][3]_i_1__12_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(\op_mem_91_20_reg[0][3]_6 ),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__12 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__12_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__12_n_0 ,\op_mem_91_20_reg[0][7]_i_1__12_n_1 ,\op_mem_91_20_reg[0][7]_i_1__12_n_2 ,\op_mem_91_20_reg[0][7]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_47
   (\op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][8]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][4]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][0]_1 ,
    \op_mem_91_20_reg[0][0]_2 ,
    DI,
    S,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][14]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    clk,
    \op_mem_91_20_reg[0][0]_3 );
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [2:0]\op_mem_91_20_reg[0][16]_1 ;
  output [1:0]\op_mem_91_20_reg[0][8]_0 ;
  output [2:0]\op_mem_91_20_reg[0][8]_1 ;
  output [2:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_1 ;
  output [3:0]\op_mem_91_20_reg[0][4]_0 ;
  output [3:0]\op_mem_91_20_reg[0][4]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][0]_0 ;
  output \op_mem_91_20_reg[0][0]_1 ;
  input \op_mem_91_20_reg[0][0]_2 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][17]_1 ;
  input [3:0]\op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_1 ;
  input [1:0]\op_mem_91_20_reg[0][14]_0 ;
  input [3:0]\op_mem_91_20_reg[0][14]_1 ;
  input [0:0]\op_mem_91_20_reg[0][15]_0 ;
  input \op_mem_91_20_reg[0][17]_3 ;
  input clk;
  input \op_mem_91_20_reg[0][0]_3 ;

  wire [2:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i___1_carry__0_n_0 ;
  wire \_inferred__0/i___1_carry__0_n_1 ;
  wire \_inferred__0/i___1_carry__0_n_2 ;
  wire \_inferred__0/i___1_carry__0_n_3 ;
  wire \_inferred__0/i___1_carry__0_n_4 ;
  wire \_inferred__0/i___1_carry__0_n_5 ;
  wire \_inferred__0/i___1_carry__0_n_6 ;
  wire \_inferred__0/i___1_carry__0_n_7 ;
  wire \_inferred__0/i___1_carry__1_n_0 ;
  wire \_inferred__0/i___1_carry__1_n_1 ;
  wire \_inferred__0/i___1_carry__1_n_2 ;
  wire \_inferred__0/i___1_carry__1_n_3 ;
  wire \_inferred__0/i___1_carry__1_n_4 ;
  wire \_inferred__0/i___1_carry__1_n_5 ;
  wire \_inferred__0/i___1_carry__1_n_6 ;
  wire \_inferred__0/i___1_carry__1_n_7 ;
  wire \_inferred__0/i___1_carry__2_n_0 ;
  wire \_inferred__0/i___1_carry__2_n_1 ;
  wire \_inferred__0/i___1_carry__2_n_2 ;
  wire \_inferred__0/i___1_carry__2_n_3 ;
  wire \_inferred__0/i___1_carry__2_n_4 ;
  wire \_inferred__0/i___1_carry__2_n_5 ;
  wire \_inferred__0/i___1_carry__2_n_6 ;
  wire \_inferred__0/i___1_carry__2_n_7 ;
  wire \_inferred__0/i___1_carry__3_n_7 ;
  wire \_inferred__0/i___1_carry_n_0 ;
  wire \_inferred__0/i___1_carry_n_1 ;
  wire \_inferred__0/i___1_carry_n_2 ;
  wire \_inferred__0/i___1_carry_n_3 ;
  wire \_inferred__0/i___1_carry_n_4 ;
  wire \_inferred__0/i___1_carry_n_5 ;
  wire \_inferred__0/i___1_carry_n_6 ;
  wire \_inferred__0/i___1_carry_n_7 ;
  wire clk;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire \op_mem_91_20_reg[0][0]_1 ;
  wire \op_mem_91_20_reg[0][0]_2 ;
  wire \op_mem_91_20_reg[0][0]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][14]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][4]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][8]_1 ;
  wire \op_mem_91_20_reg_n_0_[0][11] ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire [3:0]\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___1_carry_n_0 ,\_inferred__0/i___1_carry_n_1 ,\_inferred__0/i___1_carry_n_2 ,\_inferred__0/i___1_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][0]_2 ),
        .DI({DI,DI[0]}),
        .O({\_inferred__0/i___1_carry_n_4 ,\_inferred__0/i___1_carry_n_5 ,\_inferred__0/i___1_carry_n_6 ,\_inferred__0/i___1_carry_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__0 
       (.CI(\_inferred__0/i___1_carry_n_0 ),
        .CO({\_inferred__0/i___1_carry__0_n_0 ,\_inferred__0/i___1_carry__0_n_1 ,\_inferred__0/i___1_carry__0_n_2 ,\_inferred__0/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][17]_1 ),
        .O({\_inferred__0/i___1_carry__0_n_4 ,\_inferred__0/i___1_carry__0_n_5 ,\_inferred__0/i___1_carry__0_n_6 ,\_inferred__0/i___1_carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][17]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__1 
       (.CI(\_inferred__0/i___1_carry__0_n_0 ),
        .CO({\_inferred__0/i___1_carry__1_n_0 ,\_inferred__0/i___1_carry__1_n_1 ,\_inferred__0/i___1_carry__1_n_2 ,\_inferred__0/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_0 ),
        .O({\_inferred__0/i___1_carry__1_n_4 ,\_inferred__0/i___1_carry__1_n_5 ,\_inferred__0/i___1_carry__1_n_6 ,\_inferred__0/i___1_carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__2 
       (.CI(\_inferred__0/i___1_carry__1_n_0 ),
        .CO({\_inferred__0/i___1_carry__2_n_0 ,\_inferred__0/i___1_carry__2_n_1 ,\_inferred__0/i___1_carry__2_n_2 ,\_inferred__0/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\op_mem_91_20_reg[0][14]_0 ,1'b1,1'b0}),
        .O({\_inferred__0/i___1_carry__2_n_4 ,\_inferred__0/i___1_carry__2_n_5 ,\_inferred__0/i___1_carry__2_n_6 ,\_inferred__0/i___1_carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][14]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___1_carry__3 
       (.CI(\_inferred__0/i___1_carry__2_n_0 ),
        .CO(\NLW__inferred__0/i___1_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i___1_carry__3_O_UNCONNECTED [3:1],\_inferred__0/i___1_carry__3_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][15]_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_1__6
       (.I0(\op_mem_91_20_reg[0][8]_1 [2]),
        .I1(\op_mem_91_20_reg[0][12]_0 [0]),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_2__6
       (.I0(\op_mem_91_20_reg[0][8]_1 [1]),
        .I1(\op_mem_91_20_reg[0][8]_1 [2]),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_1__3
       (.I0(\op_mem_91_20_reg_n_0_[0][11] ),
        .I1(\op_mem_91_20_reg_n_0_[0][12] ),
        .O(\op_mem_91_20_reg[0][12]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_2__7
       (.I0(\op_mem_91_20_reg[0][12]_0 [2]),
        .I1(\op_mem_91_20_reg_n_0_[0][11] ),
        .O(\op_mem_91_20_reg[0][12]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__6
       (.I0(\op_mem_91_20_reg[0][12]_0 [1]),
        .I1(\op_mem_91_20_reg[0][12]_0 [2]),
        .O(\op_mem_91_20_reg[0][12]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_4__4
       (.I0(\op_mem_91_20_reg[0][12]_0 [0]),
        .I1(\op_mem_91_20_reg[0][12]_0 [1]),
        .O(\op_mem_91_20_reg[0][12]_1 [0]));
  LUT3 #(
    .INIT(8'hC2)) 
    i___1_carry__2_i_1__4
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .I2(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20_reg[0][16]_1 [2]));
  LUT3 #(
    .INIT(8'hC2)) 
    i___1_carry__2_i_2__4
       (.I0(\op_mem_91_20_reg_n_0_[0][13] ),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .I2(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20_reg[0][16]_1 [1]));
  LUT4 #(
    .INIT(16'h8008)) 
    i___1_carry__2_i_3__4
       (.I0(\op_mem_91_20_reg_n_0_[0][11] ),
        .I1(\op_mem_91_20_reg_n_0_[0][12] ),
        .I2(\op_mem_91_20_reg[0][17]_3 ),
        .I3(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20_reg[0][16]_1 [0]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__2_i_4__3
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .I1(\op_mem_91_20_reg_n_0_[0][16] ),
        .I2(\op_mem_91_20_reg[0][17]_3 ),
        .I3(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__2_i_5__1
       (.I0(\op_mem_91_20_reg_n_0_[0][13] ),
        .I1(\op_mem_91_20_reg_n_0_[0][15] ),
        .I2(\op_mem_91_20_reg[0][17]_3 ),
        .I3(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT5 #(
    .INIT(32'h87F00F87)) 
    i___1_carry__2_i_6__2
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .I1(\op_mem_91_20_reg_n_0_[0][11] ),
        .I2(\op_mem_91_20_reg_n_0_[0][14] ),
        .I3(\op_mem_91_20_reg[0][17]_3 ),
        .I4(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    i___1_carry__2_i_7__1
       (.I0(\op_mem_91_20_reg_n_0_[0][11] ),
        .I1(\op_mem_91_20_reg_n_0_[0][12] ),
        .I2(\op_mem_91_20_reg[0][17]_3 ),
        .I3(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__3_i_1__1
       (.I0(\op_mem_91_20_reg_n_0_[0][15] ),
        .I1(\op_mem_91_20_reg_n_0_[0][17] ),
        .I2(\op_mem_91_20_reg[0][17]_3 ),
        .I3(\op_mem_91_20_reg_n_0_[0][16] ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_1__2
       (.I0(\op_mem_91_20_reg[0][4]_1 [3]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][4]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_2__6
       (.I0(\op_mem_91_20_reg[0][4]_1 [2]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][4]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_3__3
       (.I0(\op_mem_91_20_reg[0][4]_1 [1]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][4]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_4__6
       (.I0(\op_mem_91_20_reg[0][4]_1 [0]),
        .I1(\op_mem_91_20_reg[0][17]_3 ),
        .O(\op_mem_91_20_reg[0][4]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][0]_i_1__4 
       (.I0(\op_mem_91_20_reg[0][0]_1 ),
        .O(\op_mem_91_20_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][0]_3 ),
        .Q(\op_mem_91_20_reg[0][0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__2_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__3_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][8]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][8]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][8]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___1_carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_48
   (DI,
    \op_mem_91_20_reg[0][17]_0 ,
    b0,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    CO,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    clk,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][3]_2 ,
    addsub1_s_net_x6,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    \op_mem_91_20_reg[0][16]_1 );
  output [3:0]DI;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output b0;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [1:0]\op_mem_91_20_reg[0][17]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  input [0:0]CO;
  input [2:0]\op_mem_91_20_reg[0][14]_0 ;
  input [1:0]\op_mem_91_20_reg[0][16]_0 ;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][11]_2 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input [3:0]\op_mem_91_20_reg[0][17]_3 ;
  input [15:0]\op_mem_91_20_reg[0][15]_3 ;
  input [2:0]\op_mem_91_20_reg[0][3]_2 ;
  input [0:0]addsub1_s_net_x6;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]addsub1_s_net_x6;
  wire b0;
  wire clk;
  wire \op_mem_91_20[0][15]_i_2__6_n_0 ;
  wire \op_mem_91_20[0][17]_i_2__9_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__7_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [2:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire \op_mem_91_20_reg[0][15]_i_1__11_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1__11_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__11_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__11_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][17]_i_1__9_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [2:0]\op_mem_91_20_reg[0][3]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__9_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__9_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__38
       (.I0(b0),
        .O(\op_mem_91_20_reg[0][17]_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [11]),
        .I1(\op_mem_91_20_reg[0][15]_4 [0]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [10]),
        .I1(\op_mem_91_20_reg[0][11]_3 [3]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [9]),
        .I1(\op_mem_91_20_reg[0][11]_3 [2]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [8]),
        .I1(\op_mem_91_20_reg[0][11]_3 [1]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [15]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][15]_i_2__6 
       (.I0(DI[3]),
        .O(\op_mem_91_20[0][15]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [14]),
        .I1(\op_mem_91_20_reg[0][15]_4 [3]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [13]),
        .I1(\op_mem_91_20_reg[0][15]_4 [2]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [12]),
        .I1(\op_mem_91_20_reg[0][15]_4 [1]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__9 
       (.I0(b0),
        .O(\op_mem_91_20[0][17]_i_2__9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__7 
       (.I0(\op_mem_91_20_reg[0][17]_0 ),
        .O(\op_mem_91_20[0][17]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [3]),
        .I1(\op_mem_91_20_reg[0][7]_3 [0]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [2]),
        .I1(\op_mem_91_20_reg[0][3]_2 [2]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [1]),
        .I1(\op_mem_91_20_reg[0][3]_2 [1]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [0]),
        .I1(\op_mem_91_20_reg[0][3]_2 [0]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][15]_3 [7]),
        .I1(\op_mem_91_20_reg[0][11]_3 [0]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][15]_3 [6]),
        .I1(\op_mem_91_20_reg[0][7]_3 [3]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][15]_3 [5]),
        .I1(\op_mem_91_20_reg[0][7]_3 [2]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][15]_3 [4]),
        .I1(\op_mem_91_20_reg[0][7]_3 [1]),
        .I2(addsub1_s_net_x6),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [0]),
        .Q(\op_mem_91_20_reg[0][3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [2]),
        .Q(\op_mem_91_20_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [3]),
        .Q(\op_mem_91_20_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_2 [3]),
        .Q(DI[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__11 
       (.CI(CO),
        .CO({\op_mem_91_20_reg[0][15]_i_1__11_n_0 ,\op_mem_91_20_reg[0][15]_i_1__11_n_1 ,\op_mem_91_20_reg[0][15]_i_1__11_n_2 ,\op_mem_91_20_reg[0][15]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S({\op_mem_91_20[0][15]_i_2__6_n_0 ,\op_mem_91_20_reg[0][14]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [0]),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_0 [1]),
        .Q(b0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__9 
       (.CI(\op_mem_91_20_reg[0][15]_i_1__11_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__9_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__9_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_1 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__9_n_0 ,\op_mem_91_20[0][17]_i_3__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [1]),
        .Q(\op_mem_91_20_reg[0][3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [2]),
        .Q(\op_mem_91_20_reg[0][3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_3 [3]),
        .Q(\op_mem_91_20_reg[0][3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [0]),
        .Q(\op_mem_91_20_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [1]),
        .Q(\op_mem_91_20_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [2]),
        .Q(\op_mem_91_20_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_2 [3]),
        .Q(\op_mem_91_20_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [0]),
        .Q(\op_mem_91_20_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_2 [1]),
        .Q(\op_mem_91_20_reg[0][11]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_49
   (S,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    O,
    \op_mem_91_20_reg[0][7]_0 ,
    CO,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][8]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][3]_5 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][7]_4 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][11]_4 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][3]_6 ,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][6]_0 ,
    \op_mem_91_20_reg[0][8]_2 ,
    \op_mem_91_20_reg[0][3]_7 ,
    \op_mem_91_20_reg[0][3]_8 ,
    \op_mem_91_20_reg[0][7]_5 ,
    \op_mem_91_20_reg[0][7]_6 ,
    \op_mem_91_20_reg[0][11]_5 ,
    \op_mem_91_20_reg[0][11]_6 ,
    DI,
    \op_mem_91_20_reg[0][16]_1 ,
    b0,
    clk);
  output [2:0]S;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [1:0]\op_mem_91_20_reg[0][8]_0 ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  output [1:0]\op_mem_91_20_reg[0][8]_1 ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][3]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][7]_4 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_4 ;
  input [3:0]\op_mem_91_20_reg[0][15]_2 ;
  input [3:0]\op_mem_91_20_reg[0][15]_3 ;
  input [0:0]\op_mem_91_20_reg[0][16]_0 ;
  input [1:0]\op_mem_91_20_reg[0][17]_3 ;
  input [1:0]\op_mem_91_20_reg[0][3]_6 ;
  input \op_mem_91_20_reg[0][4]_0 ;
  input \op_mem_91_20_reg[0][6]_0 ;
  input [0:0]\op_mem_91_20_reg[0][8]_2 ;
  input [3:0]\op_mem_91_20_reg[0][3]_7 ;
  input [3:0]\op_mem_91_20_reg[0][3]_8 ;
  input [3:0]\op_mem_91_20_reg[0][7]_5 ;
  input [3:0]\op_mem_91_20_reg[0][7]_6 ;
  input [3:0]\op_mem_91_20_reg[0][11]_5 ;
  input [3:0]\op_mem_91_20_reg[0][11]_6 ;
  input [3:0]DI;
  input [0:0]\op_mem_91_20_reg[0][16]_1 ;
  input b0;
  input clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [2:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire b0;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1__11_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__11_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__11_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_3 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_5 ;
  wire [1:0]\op_mem_91_20_reg[0][3]_6 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_7 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_8 ;
  wire \op_mem_91_20_reg[0][3]_i_1__11_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__11_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__11_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__11_n_3 ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire \op_mem_91_20_reg[0][6]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_4 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_5 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1__11_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__11_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__11_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__11_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][8]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][8]_2 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][17]_2 ),
        .DI(\op_mem_91_20_reg[0][3]_4 ),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(\op_mem_91_20_reg[0][3]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_3 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_3 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_2 ),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\op_mem_91_20_reg[0][15]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][16]_0 }),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\op_mem_91_20_reg[0][17]_3 }));
  LUT1 #(
    .INIT(2'h2)) 
    i___1_carry__0_i_1__3
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][8]_1 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i___1_carry__0_i_2__1
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][8]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_3__7
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][8]_2 ),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_5__3
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][6]_0 ),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_1__6
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][4]_0 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_2__5
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][3]_6 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_4__3
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .I1(\op_mem_91_20_reg[0][3]_6 [0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__38
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][11]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__38
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][11]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__38
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][7]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__38
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][7]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__38
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(DI[1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__38
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(DI[0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__38
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(\op_mem_91_20_reg[0][11]_5 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__38
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][11]_5 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__38
       (.I0(\op_mem_91_20_reg[0][15]_1 [3]),
        .I1(b0),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__38
       (.I0(\op_mem_91_20_reg[0][15]_1 [2]),
        .I1(\op_mem_91_20_reg[0][16]_1 ),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__38
       (.I0(\op_mem_91_20_reg[0][15]_1 [1]),
        .I1(DI[3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__38
       (.I0(\op_mem_91_20_reg[0][15]_1 [0]),
        .I1(DI[2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__38
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(b0),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__37
       (.I0(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__38
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][7]_5 [1]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__48
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][7]_5 [0]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__38
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][3]_7 [3]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__22
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][3]_7 [2]),
        .I2(\op_mem_91_20_reg[0][3]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__11 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__11_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][11]_i_1__11_n_1 ,\op_mem_91_20_reg[0][11]_i_1__11_n_2 ,\op_mem_91_20_reg[0][11]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][11]_5 ),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__11 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__11_n_0 ,\op_mem_91_20_reg[0][3]_i_1__11_n_1 ,\op_mem_91_20_reg[0][3]_i_1__11_n_2 ,\op_mem_91_20_reg[0][3]_i_1__11_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][3]_0 ),
        .DI(\op_mem_91_20_reg[0][3]_7 ),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__11 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__11_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__11_n_0 ,\op_mem_91_20_reg[0][7]_i_1__11_n_1 ,\op_mem_91_20_reg[0][7]_i_1__11_n_2 ,\op_mem_91_20_reg[0][7]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][7]_5 ),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_50
   (\op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    S,
    \op_mem_91_20_reg[0][4]_0 ,
    \op_mem_91_20_reg[0][8]_0 ,
    \op_mem_91_20_reg[0][8]_1 ,
    \op_mem_91_20_reg[0][8]_2 ,
    \op_mem_91_20_reg[0][8]_3 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][0]_1 ,
    clk,
    addsub1_s_net_x6,
    \op_mem_91_20_reg[0][17]_1 ,
    DI,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    \op_mem_91_20_reg[0][17]_4 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][13]_1 ,
    \op_mem_91_20_reg[0][13]_2 ,
    \op_mem_91_20_reg[0][17]_5 ,
    \op_mem_91_20_reg[0][17]_6 ,
    CO,
    \op_mem_91_20_reg[0][17]_7 );
  output \op_mem_91_20_reg[0][0]_0 ;
  output [0:0]\op_mem_91_20_reg[0][14]_0 ;
  output [3:0]\op_mem_91_20_reg[0][16]_0 ;
  output [1:0]\op_mem_91_20_reg[0][16]_1 ;
  output [3:0]\op_mem_91_20_reg[0][12]_0 ;
  output [3:0]\op_mem_91_20_reg[0][12]_1 ;
  output [0:0]S;
  output [1:0]\op_mem_91_20_reg[0][4]_0 ;
  output [1:0]\op_mem_91_20_reg[0][8]_0 ;
  output [1:0]\op_mem_91_20_reg[0][8]_1 ;
  output \op_mem_91_20_reg[0][8]_2 ;
  output \op_mem_91_20_reg[0][8]_3 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output \op_mem_91_20_reg[0][0]_1 ;
  input clk;
  input [0:0]addsub1_s_net_x6;
  input [1:0]\op_mem_91_20_reg[0][17]_1 ;
  input [2:0]DI;
  input [1:0]\op_mem_91_20_reg[0][17]_2 ;
  input [2:0]\op_mem_91_20_reg[0][17]_3 ;
  input [2:0]\op_mem_91_20_reg[0][17]_4 ;
  input \op_mem_91_20_reg[0][13]_0 ;
  input [0:0]\op_mem_91_20_reg[0][13]_1 ;
  input [0:0]\op_mem_91_20_reg[0][13]_2 ;
  input \op_mem_91_20_reg[0][17]_5 ;
  input \op_mem_91_20_reg[0][17]_6 ;
  input [0:0]CO;
  input \op_mem_91_20_reg[0][17]_7 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [0:0]S;
  wire \_inferred__0/i___0_carry_n_1 ;
  wire \_inferred__0/i___0_carry_n_3 ;
  wire \_inferred__0/i___0_carry_n_6 ;
  wire \_inferred__0/i___21_carry_n_3 ;
  wire \_inferred__0/i___21_carry_n_6 ;
  wire \_inferred__0/i___21_carry_n_7 ;
  wire \_inferred__0/i___5_carry__0_n_1 ;
  wire \_inferred__0/i___5_carry__0_n_2 ;
  wire \_inferred__0/i___5_carry__0_n_3 ;
  wire \_inferred__0/i___5_carry__0_n_4 ;
  wire \_inferred__0/i___5_carry__0_n_5 ;
  wire \_inferred__0/i___5_carry__0_n_6 ;
  wire \_inferred__0/i___5_carry__0_n_7 ;
  wire \_inferred__0/i___5_carry_n_0 ;
  wire \_inferred__0/i___5_carry_n_1 ;
  wire \_inferred__0/i___5_carry_n_2 ;
  wire \_inferred__0/i___5_carry_n_3 ;
  wire \_inferred__0/i___5_carry_n_4 ;
  wire \_inferred__0/i___5_carry_n_5 ;
  wire \_inferred__0/i___5_carry_n_6 ;
  wire \_inferred__0/i___5_carry_n_7 ;
  wire [0:0]addsub1_s_net_x6;
  wire clk;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire \op_mem_91_20_reg[0][0]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_1 ;
  wire \op_mem_91_20_reg[0][13]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][13]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][13]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_2 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [2:0]\op_mem_91_20_reg[0][17]_4 ;
  wire \op_mem_91_20_reg[0][17]_5 ;
  wire \op_mem_91_20_reg[0][17]_6 ;
  wire \op_mem_91_20_reg[0][17]_7 ;
  wire [1:0]\op_mem_91_20_reg[0][4]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][8]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][8]_1 ;
  wire \op_mem_91_20_reg[0][8]_2 ;
  wire \op_mem_91_20_reg[0][8]_3 ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire [3:1]\NLW__inferred__0/i___0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i___0_carry_O_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i___21_carry_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i___21_carry_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\NLW__inferred__0/i___0_carry_CO_UNCONNECTED [3],\_inferred__0/i___0_carry_n_1 ,\NLW__inferred__0/i___0_carry_CO_UNCONNECTED [1],\_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addsub1_s_net_x6,\op_mem_91_20_reg[0][0]_0 }),
        .O({\NLW__inferred__0/i___0_carry_O_UNCONNECTED [3:2],\_inferred__0/i___0_carry_n_6 ,\NLW__inferred__0/i___0_carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][17]_1 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___21_carry 
       (.CI(1'b0),
        .CO({\NLW__inferred__0/i___21_carry_CO_UNCONNECTED [3:1],\_inferred__0/i___21_carry_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][13]_0 ),
        .DI({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][13]_1 }),
        .O({\NLW__inferred__0/i___21_carry_O_UNCONNECTED [3:2],\_inferred__0/i___21_carry_n_6 ,\_inferred__0/i___21_carry_n_7 }),
        .S({1'b0,1'b0,1'b1,\op_mem_91_20_reg[0][13]_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___5_carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i___5_carry_n_0 ,\_inferred__0/i___5_carry_n_1 ,\_inferred__0/i___5_carry_n_2 ,\_inferred__0/i___5_carry_n_3 }),
        .CYINIT(DI[2]),
        .DI({1'b0,\op_mem_91_20_reg[0][17]_2 [1],DI[0],\op_mem_91_20_reg[0][17]_2 [0]}),
        .O({\_inferred__0/i___5_carry_n_4 ,\_inferred__0/i___5_carry_n_5 ,\_inferred__0/i___5_carry_n_6 ,\_inferred__0/i___5_carry_n_7 }),
        .S({1'b1,\op_mem_91_20_reg[0][17]_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i___5_carry__0 
       (.CI(\_inferred__0/i___5_carry_n_0 ),
        .CO({\op_mem_91_20_reg[0][14]_0 ,\_inferred__0/i___5_carry__0_n_1 ,\_inferred__0/i___5_carry__0_n_2 ,\_inferred__0/i___5_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[2],1'b0,DI[1:0]}),
        .O({\_inferred__0/i___5_carry__0_n_4 ,\_inferred__0/i___5_carry__0_n_5 ,\_inferred__0/i___5_carry__0_n_6 ,\_inferred__0/i___5_carry__0_n_7 }),
        .S({\op_mem_91_20_reg[0][17]_4 [2],1'b1,\op_mem_91_20_reg[0][17]_4 [1:0]}));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_4__0
       (.I0(\op_mem_91_20_reg[0][8]_1 [1]),
        .I1(\op_mem_91_20_reg[0][8]_3 ),
        .O(\op_mem_91_20_reg[0][8]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_6__0
       (.I0(\op_mem_91_20_reg[0][8]_1 [0]),
        .I1(\op_mem_91_20_reg[0][8]_2 ),
        .O(\op_mem_91_20_reg[0][8]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_1__7
       (.I0(\op_mem_91_20_reg[0][12]_1 [3]),
        .I1(\op_mem_91_20_reg_n_0_[0][12] ),
        .O(\op_mem_91_20_reg[0][12]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_2__6
       (.I0(\op_mem_91_20_reg[0][12]_1 [2]),
        .I1(\op_mem_91_20_reg[0][12]_1 [3]),
        .O(\op_mem_91_20_reg[0][12]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3__5
       (.I0(\op_mem_91_20_reg[0][12]_1 [1]),
        .I1(\op_mem_91_20_reg[0][12]_1 [2]),
        .O(\op_mem_91_20_reg[0][12]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_4__3
       (.I0(\op_mem_91_20_reg[0][12]_1 [0]),
        .I1(\op_mem_91_20_reg[0][12]_1 [1]),
        .O(\op_mem_91_20_reg[0][12]_0 [0]));
  LUT3 #(
    .INIT(8'hC2)) 
    i___1_carry__2_i_1__3
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .I1(\op_mem_91_20_reg[0][17]_5 ),
        .I2(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20_reg[0][16]_1 [1]));
  LUT4 #(
    .INIT(16'h8008)) 
    i___1_carry__2_i_2__3
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .I1(\op_mem_91_20_reg_n_0_[0][13] ),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .I3(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20_reg[0][16]_1 [0]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__2_i_3__1
       (.I0(\op_mem_91_20_reg_n_0_[0][14] ),
        .I1(\op_mem_91_20_reg_n_0_[0][16] ),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .I3(\op_mem_91_20_reg_n_0_[0][15] ),
        .O(\op_mem_91_20_reg[0][16]_0 [3]));
  LUT5 #(
    .INIT(32'h87F00F87)) 
    i___1_carry__2_i_4__2
       (.I0(\op_mem_91_20_reg_n_0_[0][13] ),
        .I1(\op_mem_91_20_reg_n_0_[0][12] ),
        .I2(\op_mem_91_20_reg_n_0_[0][15] ),
        .I3(\op_mem_91_20_reg[0][17]_5 ),
        .I4(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    i___1_carry__2_i_5__4
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .I1(\op_mem_91_20_reg_n_0_[0][13] ),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .I3(\op_mem_91_20_reg_n_0_[0][14] ),
        .O(\op_mem_91_20_reg[0][16]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_6__1
       (.I0(\op_mem_91_20_reg_n_0_[0][12] ),
        .I1(\op_mem_91_20_reg_n_0_[0][13] ),
        .O(\op_mem_91_20_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___1_carry__3_i_1__0
       (.I0(\op_mem_91_20_reg_n_0_[0][15] ),
        .I1(\op_mem_91_20_reg_n_0_[0][17] ),
        .I2(\op_mem_91_20_reg[0][17]_5 ),
        .I3(\op_mem_91_20_reg_n_0_[0][16] ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_3__2
       (.I0(\op_mem_91_20_reg[0][4]_0 [0]),
        .I1(\op_mem_91_20_reg[0][17]_5 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][0]_i_1__3 
       (.I0(\op_mem_91_20_reg[0][0]_0 ),
        .O(\op_mem_91_20_reg[0][0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\op_mem_91_20_reg[0][0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry__0_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry__0_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(CO),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___21_carry_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___21_carry_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(addsub1_s_net_x6),
        .Q(\op_mem_91_20_reg[0][4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_7 ),
        .Q(\op_mem_91_20_reg[0][4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___0_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][8]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___0_carry_n_1 ),
        .Q(\op_mem_91_20_reg[0][8]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][8]_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][8]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i___5_carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][12]_1 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_51
   (d,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    O,
    clk,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][9]_0 ,
    addsub1_s_net,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][14]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][16]_0 );
  output [17:0]d;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [1:0]O;
  input clk;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_1 ;
  input [3:0]\op_mem_91_20_reg[0][17]_0 ;
  input [3:0]\op_mem_91_20_reg[0][3]_1 ;
  input \op_mem_91_20_reg[0][9]_0 ;
  input [0:0]addsub1_s_net;
  input \op_mem_91_20_reg[0][10]_0 ;
  input \op_mem_91_20_reg[0][11]_1 ;
  input \op_mem_91_20_reg[0][12]_0 ;
  input [3:0]\op_mem_91_20_reg[0][7]_2 ;
  input \op_mem_91_20_reg[0][13]_0 ;
  input \op_mem_91_20_reg[0][14]_0 ;
  input \op_mem_91_20_reg[0][15]_1 ;
  input \op_mem_91_20_reg[0][16]_0 ;

  wire [1:0]O;
  wire [0:0]addsub1_s_net;
  wire clk;
  wire [17:0]d;
  wire \op_mem_91_20_reg[0][10]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire \op_mem_91_20_reg[0][11]_1 ;
  wire \op_mem_91_20_reg[0][12]_0 ;
  wire \op_mem_91_20_reg[0][13]_0 ;
  wire \op_mem_91_20_reg[0][14]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire \op_mem_91_20_reg[0][15]_1 ;
  wire \op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire \op_mem_91_20_reg[0][9]_0 ;

  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_91_20_reg[0][3]_1 [3]),
        .I1(\op_mem_91_20_reg[0][12]_0 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_91_20_reg[0][3]_1 [2]),
        .I1(\op_mem_91_20_reg[0][11]_1 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_91_20_reg[0][3]_1 [1]),
        .I1(\op_mem_91_20_reg[0][10]_0 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_91_20_reg[0][3]_1 [0]),
        .I1(\op_mem_91_20_reg[0][9]_0 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][16]_0 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_1 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][14]_0 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][13]_0 ),
        .I2(addsub1_s_net),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [0]),
        .Q(d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_0 [2]),
        .Q(d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_0 [3]),
        .Q(d[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [0]),
        .Q(d[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [1]),
        .Q(d[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [2]),
        .Q(d[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][15]_0 [3]),
        .Q(d[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(O[0]),
        .Q(d[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(O[1]),
        .Q(d[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [1]),
        .Q(d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [2]),
        .Q(d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][17]_0 [3]),
        .Q(d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [0]),
        .Q(d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [1]),
        .Q(d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [2]),
        .Q(d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_1 [3]),
        .Q(d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_0 [0]),
        .Q(d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_0 [1]),
        .Q(d[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_52
   (b,
    \pipe_16_22_reg[0][8] ,
    \pipe_16_22_reg[0][16] ,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][16]_0 ,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][4]_0 ,
    clk,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][2]_0 ,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][0]_0 ,
    DI,
    S,
    \op_mem_91_20_reg[0][12]_0 ,
    \op_mem_91_20_reg[0][12]_1 ,
    \op_mem_91_20_reg[0][16]_0 ,
    \op_mem_91_20_reg[0][16]_1 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \reg_array[0].fde_used.u2 );
  output [17:0]b;
  output [3:0]\pipe_16_22_reg[0][8] ;
  output [1:0]\pipe_16_22_reg[0][16] ;
  output [2:0]\pipe_16_22_reg[0][12] ;
  output [2:0]\pipe_16_22_reg[0][16]_0 ;
  output [0:0]\pipe_16_22_reg[0][17] ;
  output [1:0]\pipe_16_22_reg[0][12]_0 ;
  input \op_mem_91_20_reg[0][4]_0 ;
  input clk;
  input \op_mem_91_20_reg[0][3]_0 ;
  input \op_mem_91_20_reg[0][2]_0 ;
  input \op_mem_91_20_reg[0][1]_0 ;
  input \op_mem_91_20_reg[0][0]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][12]_0 ;
  input [3:0]\op_mem_91_20_reg[0][12]_1 ;
  input [3:0]\op_mem_91_20_reg[0][16]_0 ;
  input [3:0]\op_mem_91_20_reg[0][16]_1 ;
  input [0:0]\op_mem_91_20_reg[0][17]_0 ;
  input [0:0]\reg_array[0].fde_used.u2 ;

  wire [2:0]DI;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [17:0]b;
  wire clk;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][12]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][16]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire \op_mem_91_20_reg[0][1]_0 ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire \op_mem_91_20_reg[0][4]_0 ;
  wire [2:0]\pipe_16_22_reg[0][12] ;
  wire [1:0]\pipe_16_22_reg[0][12]_0 ;
  wire [1:0]\pipe_16_22_reg[0][16] ;
  wire [2:0]\pipe_16_22_reg[0][16]_0 ;
  wire [0:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][8] ;
  wire [0:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][12]_0 ),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\op_mem_91_20_reg[0][12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][16]_0 ),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\op_mem_91_20_reg[0][16]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO(\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3:1],\_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][17]_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__0_i_2
       (.I0(b[7]),
        .I1(b[8]),
        .O(\pipe_16_22_reg[0][8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__0_i_3
       (.I0(b[6]),
        .I1(b[7]),
        .O(\pipe_16_22_reg[0][8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__0_i_4
       (.I0(b[6]),
        .I1(\reg_array[0].fde_used.u2 ),
        .O(\pipe_16_22_reg[0][8] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    internal_s_71_5_addsub__0_carry__0_i_5
       (.I0(b[5]),
        .O(\pipe_16_22_reg[0][8] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry__1_i_1
       (.I0(b[12]),
        .O(\pipe_16_22_reg[0][12]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_s_71_5_addsub__0_carry__1_i_2
       (.I0(b[9]),
        .O(\pipe_16_22_reg[0][12]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    internal_s_71_5_addsub__0_carry__1_i_3
       (.I0(b[12]),
        .I1(b[11]),
        .O(\pipe_16_22_reg[0][12] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__1_i_4
       (.I0(b[10]),
        .I1(b[11]),
        .O(\pipe_16_22_reg[0][12] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    internal_s_71_5_addsub__0_carry__1_i_6
       (.I0(b[9]),
        .I1(b[8]),
        .O(\pipe_16_22_reg[0][12] [0]));
  LUT3 #(
    .INIT(8'h93)) 
    internal_s_71_5_addsub__0_carry__2_i_1
       (.I0(b[14]),
        .I1(b[16]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(\pipe_16_22_reg[0][16] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__2_i_2
       (.I0(b[15]),
        .I1(\reg_array[0].fde_used.u2 ),
        .O(\pipe_16_22_reg[0][16] [0]));
  LUT4 #(
    .INIT(16'h96AA)) 
    internal_s_71_5_addsub__0_carry__2_i_3
       (.I0(b[16]),
        .I1(b[14]),
        .I2(b[15]),
        .I3(\reg_array[0].fde_used.u2 ),
        .O(\pipe_16_22_reg[0][16]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    internal_s_71_5_addsub__0_carry__2_i_4
       (.I0(b[15]),
        .I1(b[14]),
        .O(\pipe_16_22_reg[0][16]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub__0_carry__2_i_5
       (.I0(b[13]),
        .I1(b[14]),
        .O(\pipe_16_22_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'h4BC3)) 
    internal_s_71_5_addsub__0_carry__3_i_1
       (.I0(b[14]),
        .I1(\reg_array[0].fde_used.u2 ),
        .I2(b[17]),
        .I3(b[16]),
        .O(\pipe_16_22_reg[0][17] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][0]_0 ),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(b[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(b[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(b[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(b[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(b[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(b[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(b[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(b[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][1]_0 ),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][2]_0 ),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_0 ),
        .Q(b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_0 ),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(b[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(b[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_53
   (a,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][17]_2 ,
    CO,
    internal_s_69_5_addsub,
    clk,
    \pipe_16_22_reg[0][3] ,
    q,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] );
  output [1:0]a;
  output [1:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output [15:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][17]_2 ;
  input [0:0]CO;
  input [17:0]internal_s_69_5_addsub;
  input clk;
  input [3:0]\pipe_16_22_reg[0][3] ;
  input [17:0]q;
  input [3:0]\pipe_16_22_reg[0][7] ;
  input [3:0]\pipe_16_22_reg[0][11] ;
  input [3:0]\pipe_16_22_reg[0][15] ;
  input [0:0]\pipe_16_22_reg[0][16] ;

  wire [0:0]CO;
  wire [1:0]a;
  wire clk;
  wire [17:0]internal_s_69_5_addsub;
  wire \op_mem_91_20[0][17]_i_2__8_n_0 ;
  wire \op_mem_91_20[0][17]_i_3__6_n_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [1:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][17]_i_1__8_n_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [0:0]\pipe_16_22_reg[0][16] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [17:0]q;
  wire [3:1]\NLW_op_mem_91_20_reg[0][17]_i_1__8_CO_UNCONNECTED ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][17]_i_1__8_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__37
       (.I0(a[1]),
        .O(\op_mem_91_20_reg[0][17]_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\pipe_16_22_reg[0][11] [3]),
        .I1(q[11]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\pipe_16_22_reg[0][11] [2]),
        .I1(q[10]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\pipe_16_22_reg[0][11] [1]),
        .I1(q[9]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\pipe_16_22_reg[0][11] [0]),
        .I1(q[8]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][11]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\pipe_16_22_reg[0][15] [3]),
        .I1(q[15]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\pipe_16_22_reg[0][15] [2]),
        .I1(q[14]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\pipe_16_22_reg[0][15] [1]),
        .I1(q[13]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\pipe_16_22_reg[0][15] [0]),
        .I1(q[12]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__8 
       (.I0(a[1]),
        .O(\op_mem_91_20[0][17]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][17]_i_3 
       (.I0(\pipe_16_22_reg[0][16] ),
        .I1(q[16]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][17]_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_3__6 
       (.I0(a[0]),
        .O(\op_mem_91_20[0][17]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\pipe_16_22_reg[0][3] [3]),
        .I1(q[3]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\pipe_16_22_reg[0][3] [2]),
        .I1(q[2]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\pipe_16_22_reg[0][3] [1]),
        .I1(q[1]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\pipe_16_22_reg[0][3] [0]),
        .I1(q[0]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][3]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\pipe_16_22_reg[0][7] [3]),
        .I1(q[7]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\pipe_16_22_reg[0][7] [2]),
        .I1(q[6]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\pipe_16_22_reg[0][7] [1]),
        .I1(q[5]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\pipe_16_22_reg[0][7] [0]),
        .I1(q[4]),
        .I2(q[17]),
        .O(\op_mem_91_20_reg[0][7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(\op_mem_91_20_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(\op_mem_91_20_reg[0][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(\op_mem_91_20_reg[0][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(\op_mem_91_20_reg[0][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(\op_mem_91_20_reg[0][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(\op_mem_91_20_reg[0][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(\op_mem_91_20_reg[0][15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(a[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][17]_i_1__8 
       (.CI(CO),
        .CO({\NLW_op_mem_91_20_reg[0][17]_i_1__8_CO_UNCONNECTED [3:1],\op_mem_91_20_reg[0][17]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,a[0]}),
        .O({\NLW_op_mem_91_20_reg[0][17]_i_1__8_O_UNCONNECTED [3:2],\op_mem_91_20_reg[0][17]_0 }),
        .S({1'b0,1'b0,\op_mem_91_20[0][17]_i_2__8_n_0 ,\op_mem_91_20[0][17]_i_3__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(\op_mem_91_20_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(\op_mem_91_20_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(\op_mem_91_20_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(\op_mem_91_20_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(\op_mem_91_20_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(\op_mem_91_20_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(\op_mem_91_20_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(\op_mem_91_20_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(\op_mem_91_20_reg[0][15]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_54
   (\op_mem_91_20_reg[0][9]_0 ,
    \op_mem_91_20_reg[0][2]_0 ,
    \op_mem_91_20_reg[0][3]_0 ,
    \op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][5]_0 ,
    O,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    CO,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][3]_1 ,
    \op_mem_91_20_reg[0][3]_2 ,
    \op_mem_91_20_reg[0][7]_1 ,
    \op_mem_91_20_reg[0][7]_2 ,
    \op_mem_91_20_reg[0][11]_1 ,
    \op_mem_91_20_reg[0][11]_2 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][15]_2 ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][3]_3 ,
    \op_mem_91_20_reg[0][13]_1 ,
    \op_mem_91_20_reg[0][9]_1 ,
    inverter_op_net,
    q,
    S,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \pipe_16_22_reg[0][17] ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][0]_0 ,
    \op_mem_91_20_reg[0][15]_3 ,
    \op_mem_91_20_reg[0][3]_4 ,
    \op_mem_91_20_reg[0][7]_3 ,
    \op_mem_91_20_reg[0][11]_3 ,
    \op_mem_91_20_reg[0][15]_4 ,
    a,
    clk);
  output [1:0]\op_mem_91_20_reg[0][9]_0 ;
  output \op_mem_91_20_reg[0][2]_0 ;
  output \op_mem_91_20_reg[0][3]_0 ;
  output [0:0]\op_mem_91_20_reg[0][13]_0 ;
  output [1:0]\op_mem_91_20_reg[0][5]_0 ;
  output [3:0]O;
  output [3:0]\op_mem_91_20_reg[0][7]_0 ;
  output [3:0]\op_mem_91_20_reg[0][11]_0 ;
  output [0:0]CO;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output [3:0]\op_mem_91_20_reg[0][3]_1 ;
  output [3:0]\op_mem_91_20_reg[0][3]_2 ;
  output [3:0]\op_mem_91_20_reg[0][7]_1 ;
  output [3:0]\op_mem_91_20_reg[0][7]_2 ;
  output [3:0]\op_mem_91_20_reg[0][11]_1 ;
  output [3:0]\op_mem_91_20_reg[0][11]_2 ;
  output [3:0]\op_mem_91_20_reg[0][15]_1 ;
  output [3:0]\op_mem_91_20_reg[0][15]_2 ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][3]_3 ;
  output [0:0]\op_mem_91_20_reg[0][13]_1 ;
  output [1:0]\op_mem_91_20_reg[0][9]_1 ;
  input inverter_op_net;
  input [16:0]q;
  input [3:0]S;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [1:0]\pipe_16_22_reg[0][17] ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input \op_mem_91_20_reg[0][0]_0 ;
  input [15:0]\op_mem_91_20_reg[0][15]_3 ;
  input [3:0]\op_mem_91_20_reg[0][3]_4 ;
  input [3:0]\op_mem_91_20_reg[0][7]_3 ;
  input [3:0]\op_mem_91_20_reg[0][11]_3 ;
  input [3:0]\op_mem_91_20_reg[0][15]_4 ;
  input [1:0]a;
  input clk;

  wire [0:0]CO;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry__3_n_6 ;
  wire \_inferred__0/i__carry__3_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [1:0]a;
  wire clk;
  wire inverter_op_net;
  wire \op_mem_91_20_reg[0][0]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1__10_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1__10_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1__10_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1__10_n_3 ;
  wire [0:0]\op_mem_91_20_reg[0][13]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][13]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_2 ;
  wire [15:0]\op_mem_91_20_reg[0][15]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_4 ;
  wire \op_mem_91_20_reg[0][15]_i_1__10_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1__10_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1__10_n_3 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire \op_mem_91_20_reg[0][2]_0 ;
  wire \op_mem_91_20_reg[0][3]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_2 ;
  wire \op_mem_91_20_reg[0][3]_3 ;
  wire [3:0]\op_mem_91_20_reg[0][3]_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1__10_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1__10_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1__10_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1__10_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][5]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_1 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_2 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1__10_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1__10_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1__10_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1__10_n_3 ;
  wire [1:0]\op_mem_91_20_reg[0][9]_0 ;
  wire [1:0]\op_mem_91_20_reg[0][9]_1 ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [16:0]q;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;
  wire [3:1]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(inverter_op_net),
        .DI(q[3:0]),
        .O({\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O({\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .S(\reg_array[7].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[11:8]),
        .O({\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .S(\reg_array[11].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(q[15:12]),
        .O({\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .S(\reg_array[15].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q[16]}),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_6 ,\_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,1'b0,\pipe_16_22_reg[0][17] }));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry_i_1
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry_i_2
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .I1(\op_mem_91_20_reg[0][0]_0 ),
        .O(\op_mem_91_20_reg[0][5]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i___5_carry__0_i_1
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][13]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___5_carry__0_i_3
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][13]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i___5_carry_i_1
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][9]_1 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i___5_carry_i_2
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][9]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i___5_carry_i_3
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][9]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___5_carry_i_5
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][9]_0 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_1__37
       (.I0(\op_mem_91_20_reg[0][7]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [8]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_2__37
       (.I0(\op_mem_91_20_reg[0][7]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [7]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_3__37
       (.I0(\op_mem_91_20_reg[0][7]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [6]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_4__37
       (.I0(\op_mem_91_20_reg[0][7]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [5]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][7]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_1__37
       (.I0(\op_mem_91_20_reg[0][11]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [12]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_2__37
       (.I0(\op_mem_91_20_reg[0][11]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [11]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_3__37
       (.I0(\op_mem_91_20_reg[0][11]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [10]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_4__37
       (.I0(\op_mem_91_20_reg[0][11]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [9]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][11]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_1__37
       (.I0(\op_mem_91_20_reg[0][15]_2 [3]),
        .I1(a[0]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_2__37
       (.I0(\op_mem_91_20_reg[0][15]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [15]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_3__37
       (.I0(\op_mem_91_20_reg[0][15]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [14]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__2_i_4__37
       (.I0(\op_mem_91_20_reg[0][15]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [13]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__3_i_2__37
       (.I0(\op_mem_91_20_reg[0][17]_1 ),
        .I1(a[1]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__38
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][3]_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__37
       (.I0(\op_mem_91_20_reg[0][3]_2 [3]),
        .I1(\op_mem_91_20_reg[0][15]_3 [4]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_3__47
       (.I0(\op_mem_91_20_reg[0][3]_2 [2]),
        .I1(\op_mem_91_20_reg[0][15]_3 [3]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__37
       (.I0(\op_mem_91_20_reg[0][3]_2 [1]),
        .I1(\op_mem_91_20_reg[0][15]_3 [2]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_5__21
       (.I0(\op_mem_91_20_reg[0][3]_2 [0]),
        .I1(\op_mem_91_20_reg[0][15]_3 [1]),
        .I2(\op_mem_91_20_reg[0][2]_0 ),
        .O(\op_mem_91_20_reg[0][3]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \op_mem_91_20[0][3]_i_1 
       (.I0(\op_mem_91_20_reg[0][2]_0 ),
        .I1(\op_mem_91_20_reg[0][0]_0 ),
        .O(\op_mem_91_20_reg[0][3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_7 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_5 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_4 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][11]_i_1__10 
       (.CI(\op_mem_91_20_reg[0][7]_i_1__10_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1__10_n_0 ,\op_mem_91_20_reg[0][11]_i_1__10_n_1 ,\op_mem_91_20_reg[0][11]_i_1__10_n_2 ,\op_mem_91_20_reg[0][11]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_3 [11:8]),
        .O(\op_mem_91_20_reg[0][11]_0 ),
        .S(\op_mem_91_20_reg[0][11]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_7 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_6 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_5 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__2_n_4 ),
        .Q(\op_mem_91_20_reg[0][15]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][15]_i_1__10 
       (.CI(\op_mem_91_20_reg[0][11]_i_1__10_n_0 ),
        .CO({CO,\op_mem_91_20_reg[0][15]_i_1__10_n_1 ,\op_mem_91_20_reg[0][15]_i_1__10_n_2 ,\op_mem_91_20_reg[0][15]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_3 [15:12]),
        .O(\op_mem_91_20_reg[0][15]_0 ),
        .S(\op_mem_91_20_reg[0][15]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_7 ),
        .Q(\op_mem_91_20_reg[0][17]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__3_n_6 ),
        .Q(\op_mem_91_20_reg[0][2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_6 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_5 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry_n_4 ),
        .Q(\op_mem_91_20_reg[0][3]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][3]_i_1__10 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1__10_n_0 ,\op_mem_91_20_reg[0][3]_i_1__10_n_1 ,\op_mem_91_20_reg[0][3]_i_1__10_n_2 ,\op_mem_91_20_reg[0][3]_i_1__10_n_3 }),
        .CYINIT(\op_mem_91_20_reg[0][2]_0 ),
        .DI(\op_mem_91_20_reg[0][15]_3 [3:0]),
        .O(O),
        .S(\op_mem_91_20_reg[0][3]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_7 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_6 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_5 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__0_n_4 ),
        .Q(\op_mem_91_20_reg[0][7]_2 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \op_mem_91_20_reg[0][7]_i_1__10 
       (.CI(\op_mem_91_20_reg[0][3]_i_1__10_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1__10_n_0 ,\op_mem_91_20_reg[0][7]_i_1__10_n_1 ,\op_mem_91_20_reg[0][7]_i_1__10_n_2 ,\op_mem_91_20_reg[0][7]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_91_20_reg[0][15]_3 [7:4]),
        .O(\op_mem_91_20_reg[0][7]_0 ),
        .S(\op_mem_91_20_reg[0][7]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_7 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\_inferred__0/i__carry__1_n_6 ),
        .Q(\op_mem_91_20_reg[0][11]_2 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_e0e49a700f" *) 
module complexphasedetector_0_sysgen_addsub_e0e49a700f_55
   (\op_mem_91_20_reg[0][13]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][17]_0 ,
    DI,
    CO,
    \op_mem_91_20_reg[0][17]_1 ,
    \op_mem_91_20_reg[0][15]_1 ,
    \op_mem_91_20_reg[0][9] ,
    \op_mem_91_20_reg[0][17]_2 ,
    \op_mem_91_20_reg[0][17]_3 ,
    q,
    clk,
    inverter_op_net);
  output [1:0]\op_mem_91_20_reg[0][13]_0 ;
  output \op_mem_91_20_reg[0][15] ;
  output \op_mem_91_20_reg[0][15]_0 ;
  output \op_mem_91_20_reg[0][17]_0 ;
  output [0:0]DI;
  output [0:0]CO;
  output [0:0]\op_mem_91_20_reg[0][17]_1 ;
  output \op_mem_91_20_reg[0][15]_1 ;
  output [0:0]\op_mem_91_20_reg[0][9] ;
  input \op_mem_91_20_reg[0][17]_2 ;
  input [0:0]\op_mem_91_20_reg[0][17]_3 ;
  input [0:0]q;
  input clk;
  input inverter_op_net;

  wire [0:0]CO;
  wire [0:0]DI;
  wire clk;
  wire inverter_op_net;
  wire [1:0]\op_mem_91_20_reg[0][13]_0 ;
  wire \op_mem_91_20_reg[0][15] ;
  wire \op_mem_91_20_reg[0][15]_0 ;
  wire \op_mem_91_20_reg[0][15]_1 ;
  wire \op_mem_91_20_reg[0][17]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_1 ;
  wire \op_mem_91_20_reg[0][17]_2 ;
  wire [0:0]\op_mem_91_20_reg[0][17]_3 ;
  wire [0:0]\op_mem_91_20_reg[0][9] ;
  wire [0:0]q;
  wire [3:1]\NLW_op_mem_91_20_reg[0][14]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_91_20_reg[0][14]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h69)) 
    i___21_carry_i_1
       (.I0(\op_mem_91_20_reg[0][15]_0 ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .I2(\op_mem_91_20_reg[0][15] ),
        .O(\op_mem_91_20_reg[0][17]_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    i___21_carry_i_2
       (.I0(\op_mem_91_20_reg[0][15]_0 ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .I2(\op_mem_91_20_reg[0][15] ),
        .O(DI));
  LUT3 #(
    .INIT(8'hBD)) 
    i___21_carry_i_3
       (.I0(\op_mem_91_20_reg[0][15]_0 ),
        .I1(\op_mem_91_20_reg[0][15] ),
        .I2(\op_mem_91_20_reg[0][17]_2 ),
        .O(\op_mem_91_20_reg[0][17]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___5_carry__0_i_2
       (.I0(\op_mem_91_20_reg[0][15] ),
        .I1(\op_mem_91_20_reg[0][15]_0 ),
        .O(\op_mem_91_20_reg[0][13]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___5_carry__0_i_4
       (.I0(\op_mem_91_20_reg[0][15]_0 ),
        .I1(\op_mem_91_20_reg[0][15] ),
        .O(\op_mem_91_20_reg[0][13]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i___5_carry_i_4
       (.I0(\op_mem_91_20_reg[0][15]_0 ),
        .I1(\op_mem_91_20_reg[0][15] ),
        .O(\op_mem_91_20_reg[0][9] ));
  LUT3 #(
    .INIT(8'h96)) 
    \op_mem_91_20[0][15]_i_1 
       (.I0(\op_mem_91_20_reg[0][15] ),
        .I1(\op_mem_91_20_reg[0][17]_2 ),
        .I2(\op_mem_91_20_reg[0][15]_0 ),
        .O(\op_mem_91_20_reg[0][15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(inverter_op_net),
        .Q(\op_mem_91_20_reg[0][15]_0 ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][14]_i_1 
       (.CI(\op_mem_91_20_reg[0][17]_3 ),
        .CO({\NLW_op_mem_91_20_reg[0][14]_i_1_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_op_mem_91_20_reg[0][14]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(\op_mem_91_20_reg[0][15] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_delay_e67f6f5a6d" *) 
module complexphasedetector_0_sysgen_delay_e67f6f5a6d
   (op_mem_0_8_24,
    ch1ismaster,
    unregy_join_6_1,
    \pipe_16_22_reg[0][0] ,
    \pipe_16_22_reg[0][1] ,
    \pipe_16_22_reg[0][2] ,
    \pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][4] ,
    \pipe_16_22_reg[0][5] ,
    \pipe_16_22_reg[0][6] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][8] ,
    \pipe_16_22_reg[0][9] ,
    \pipe_16_22_reg[0][10] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][12] ,
    \pipe_16_22_reg[0][13] ,
    \pipe_16_22_reg[0][14] ,
    \pipe_16_22_reg[0][15] ,
    \pipe_16_22_reg[0][16] ,
    \pipe_16_22_reg[0][17] ,
    \pipe_16_22_reg[0][0]_0 ,
    \pipe_16_22_reg[0][1]_0 ,
    \pipe_16_22_reg[0][2]_0 ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][4]_0 ,
    \pipe_16_22_reg[0][5]_0 ,
    \pipe_16_22_reg[0][6]_0 ,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][8]_0 ,
    \pipe_16_22_reg[0][9]_0 ,
    \pipe_16_22_reg[0][10]_0 ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][12]_0 ,
    \pipe_16_22_reg[0][13]_0 ,
    \pipe_16_22_reg[0][14]_0 ,
    \pipe_16_22_reg[0][15]_0 ,
    \pipe_16_22_reg[0][16]_0 ,
    \pipe_16_22_reg[0][17]_0 ,
    \pipe_16_22_reg[0][0]_1 ,
    \pipe_16_22_reg[0][1]_1 ,
    \pipe_16_22_reg[0][2]_1 ,
    \pipe_16_22_reg[0][3]_1 ,
    \pipe_16_22_reg[0][4]_1 ,
    \pipe_16_22_reg[0][5]_1 ,
    \pipe_16_22_reg[0][6]_1 ,
    \pipe_16_22_reg[0][7]_1 ,
    \pipe_16_22_reg[0][8]_1 ,
    \pipe_16_22_reg[0][9]_1 ,
    \pipe_16_22_reg[0][10]_1 ,
    \pipe_16_22_reg[0][11]_1 ,
    \pipe_16_22_reg[0][12]_1 ,
    \pipe_16_22_reg[0][13]_1 ,
    \pipe_16_22_reg[0][14]_1 ,
    \pipe_16_22_reg[0][15]_1 ,
    \pipe_16_22_reg[0][16]_1 ,
    \pipe_16_22_reg[0][17]_1 ,
    reset,
    \reg_array[17].fde_used.u2 ,
    clk,
    ch1real,
    ch2real,
    ch1imag,
    ch2imag);
  output op_mem_0_8_24;
  output ch1ismaster;
  output [17:0]unregy_join_6_1;
  output \pipe_16_22_reg[0][0] ;
  output \pipe_16_22_reg[0][1] ;
  output \pipe_16_22_reg[0][2] ;
  output \pipe_16_22_reg[0][3] ;
  output \pipe_16_22_reg[0][4] ;
  output \pipe_16_22_reg[0][5] ;
  output \pipe_16_22_reg[0][6] ;
  output \pipe_16_22_reg[0][7] ;
  output \pipe_16_22_reg[0][8] ;
  output \pipe_16_22_reg[0][9] ;
  output \pipe_16_22_reg[0][10] ;
  output \pipe_16_22_reg[0][11] ;
  output \pipe_16_22_reg[0][12] ;
  output \pipe_16_22_reg[0][13] ;
  output \pipe_16_22_reg[0][14] ;
  output \pipe_16_22_reg[0][15] ;
  output \pipe_16_22_reg[0][16] ;
  output \pipe_16_22_reg[0][17] ;
  output \pipe_16_22_reg[0][0]_0 ;
  output \pipe_16_22_reg[0][1]_0 ;
  output \pipe_16_22_reg[0][2]_0 ;
  output \pipe_16_22_reg[0][3]_0 ;
  output \pipe_16_22_reg[0][4]_0 ;
  output \pipe_16_22_reg[0][5]_0 ;
  output \pipe_16_22_reg[0][6]_0 ;
  output \pipe_16_22_reg[0][7]_0 ;
  output \pipe_16_22_reg[0][8]_0 ;
  output \pipe_16_22_reg[0][9]_0 ;
  output \pipe_16_22_reg[0][10]_0 ;
  output \pipe_16_22_reg[0][11]_0 ;
  output \pipe_16_22_reg[0][12]_0 ;
  output \pipe_16_22_reg[0][13]_0 ;
  output \pipe_16_22_reg[0][14]_0 ;
  output \pipe_16_22_reg[0][15]_0 ;
  output \pipe_16_22_reg[0][16]_0 ;
  output \pipe_16_22_reg[0][17]_0 ;
  output \pipe_16_22_reg[0][0]_1 ;
  output \pipe_16_22_reg[0][1]_1 ;
  output \pipe_16_22_reg[0][2]_1 ;
  output \pipe_16_22_reg[0][3]_1 ;
  output \pipe_16_22_reg[0][4]_1 ;
  output \pipe_16_22_reg[0][5]_1 ;
  output \pipe_16_22_reg[0][6]_1 ;
  output \pipe_16_22_reg[0][7]_1 ;
  output \pipe_16_22_reg[0][8]_1 ;
  output \pipe_16_22_reg[0][9]_1 ;
  output \pipe_16_22_reg[0][10]_1 ;
  output \pipe_16_22_reg[0][11]_1 ;
  output \pipe_16_22_reg[0][12]_1 ;
  output \pipe_16_22_reg[0][13]_1 ;
  output \pipe_16_22_reg[0][14]_1 ;
  output \pipe_16_22_reg[0][15]_1 ;
  output \pipe_16_22_reg[0][16]_1 ;
  output \pipe_16_22_reg[0][17]_1 ;
  input reset;
  input \reg_array[17].fde_used.u2 ;
  input clk;
  input [17:0]ch1real;
  input [17:0]ch2real;
  input [17:0]ch1imag;
  input [17:0]ch2imag;

  wire [17:0]ch1imag;
  wire ch1ismaster;
  wire [17:0]ch1real;
  wire [17:0]ch2imag;
  wire [17:0]ch2real;
  wire clk;
  wire op_mem_0_8_24;
  wire \pipe_16_22_reg[0][0] ;
  wire \pipe_16_22_reg[0][0]_0 ;
  wire \pipe_16_22_reg[0][0]_1 ;
  wire \pipe_16_22_reg[0][10] ;
  wire \pipe_16_22_reg[0][10]_0 ;
  wire \pipe_16_22_reg[0][10]_1 ;
  wire \pipe_16_22_reg[0][11] ;
  wire \pipe_16_22_reg[0][11]_0 ;
  wire \pipe_16_22_reg[0][11]_1 ;
  wire \pipe_16_22_reg[0][12] ;
  wire \pipe_16_22_reg[0][12]_0 ;
  wire \pipe_16_22_reg[0][12]_1 ;
  wire \pipe_16_22_reg[0][13] ;
  wire \pipe_16_22_reg[0][13]_0 ;
  wire \pipe_16_22_reg[0][13]_1 ;
  wire \pipe_16_22_reg[0][14] ;
  wire \pipe_16_22_reg[0][14]_0 ;
  wire \pipe_16_22_reg[0][14]_1 ;
  wire \pipe_16_22_reg[0][15] ;
  wire \pipe_16_22_reg[0][15]_0 ;
  wire \pipe_16_22_reg[0][15]_1 ;
  wire \pipe_16_22_reg[0][16] ;
  wire \pipe_16_22_reg[0][16]_0 ;
  wire \pipe_16_22_reg[0][16]_1 ;
  wire \pipe_16_22_reg[0][17] ;
  wire \pipe_16_22_reg[0][17]_0 ;
  wire \pipe_16_22_reg[0][17]_1 ;
  wire \pipe_16_22_reg[0][1] ;
  wire \pipe_16_22_reg[0][1]_0 ;
  wire \pipe_16_22_reg[0][1]_1 ;
  wire \pipe_16_22_reg[0][2] ;
  wire \pipe_16_22_reg[0][2]_0 ;
  wire \pipe_16_22_reg[0][2]_1 ;
  wire \pipe_16_22_reg[0][3] ;
  wire \pipe_16_22_reg[0][3]_0 ;
  wire \pipe_16_22_reg[0][3]_1 ;
  wire \pipe_16_22_reg[0][4] ;
  wire \pipe_16_22_reg[0][4]_0 ;
  wire \pipe_16_22_reg[0][4]_1 ;
  wire \pipe_16_22_reg[0][5] ;
  wire \pipe_16_22_reg[0][5]_0 ;
  wire \pipe_16_22_reg[0][5]_1 ;
  wire \pipe_16_22_reg[0][6] ;
  wire \pipe_16_22_reg[0][6]_0 ;
  wire \pipe_16_22_reg[0][6]_1 ;
  wire \pipe_16_22_reg[0][7] ;
  wire \pipe_16_22_reg[0][7]_0 ;
  wire \pipe_16_22_reg[0][7]_1 ;
  wire \pipe_16_22_reg[0][8] ;
  wire \pipe_16_22_reg[0][8]_0 ;
  wire \pipe_16_22_reg[0][8]_1 ;
  wire \pipe_16_22_reg[0][9] ;
  wire \pipe_16_22_reg[0][9]_0 ;
  wire \pipe_16_22_reg[0][9]_1 ;
  wire \reg_array[17].fde_used.u2 ;
  wire reset;
  wire [17:0]unregy_join_6_1;

  LUT1 #(
    .INIT(2'h1)) 
    ch1ismaster_INST_0
       (.I0(op_mem_0_8_24),
        .O(ch1ismaster));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][0]_i_1 
       (.I0(ch1real[0]),
        .I1(ch2real[0]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][10]_i_1 
       (.I0(ch1real[10]),
        .I1(ch2real[10]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][11]_i_1 
       (.I0(ch1real[11]),
        .I1(ch2real[11]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][12]_i_1 
       (.I0(ch1real[12]),
        .I1(ch2real[12]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][13]_i_1 
       (.I0(ch1real[13]),
        .I1(ch2real[13]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][14]_i_1 
       (.I0(ch1real[14]),
        .I1(ch2real[14]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][15]_i_1 
       (.I0(ch1real[15]),
        .I1(ch2real[15]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][16]_i_1 
       (.I0(ch1real[16]),
        .I1(ch2real[16]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][17]_i_1 
       (.I0(ch1real[17]),
        .I1(ch2real[17]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][1]_i_1 
       (.I0(ch1real[1]),
        .I1(ch2real[1]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][2]_i_1 
       (.I0(ch1real[2]),
        .I1(ch2real[2]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][3]_i_1 
       (.I0(ch1real[3]),
        .I1(ch2real[3]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][4]_i_1 
       (.I0(ch1real[4]),
        .I1(ch2real[4]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][5]_i_1 
       (.I0(ch1real[5]),
        .I1(ch2real[5]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][6]_i_1 
       (.I0(ch1real[6]),
        .I1(ch2real[6]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][7]_i_1 
       (.I0(ch1real[7]),
        .I1(ch2real[7]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][8]_i_1 
       (.I0(ch1real[8]),
        .I1(ch2real[8]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux/pipe_16_22[0][9]_i_1 
       (.I0(ch1real[9]),
        .I1(ch2real[9]),
        .I2(op_mem_0_8_24),
        .O(unregy_join_6_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][0]_i_1 
       (.I0(ch2real[0]),
        .I1(ch1real[0]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][10]_i_1 
       (.I0(ch2real[10]),
        .I1(ch1real[10]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][10] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][11]_i_1 
       (.I0(ch2real[11]),
        .I1(ch1real[11]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][12]_i_1 
       (.I0(ch2real[12]),
        .I1(ch1real[12]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][12] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][13]_i_1 
       (.I0(ch2real[13]),
        .I1(ch1real[13]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][14]_i_1 
       (.I0(ch2real[14]),
        .I1(ch1real[14]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][14] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][15]_i_1 
       (.I0(ch2real[15]),
        .I1(ch1real[15]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][15] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][16]_i_1 
       (.I0(ch2real[16]),
        .I1(ch1real[16]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][16] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][17]_i_1 
       (.I0(ch2real[17]),
        .I1(ch1real[17]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][17] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][1]_i_1 
       (.I0(ch2real[1]),
        .I1(ch1real[1]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][2]_i_1 
       (.I0(ch2real[2]),
        .I1(ch1real[2]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][3]_i_1 
       (.I0(ch2real[3]),
        .I1(ch1real[3]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][4]_i_1 
       (.I0(ch2real[4]),
        .I1(ch1real[4]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][5]_i_1 
       (.I0(ch2real[5]),
        .I1(ch1real[5]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][6]_i_1 
       (.I0(ch2real[6]),
        .I1(ch1real[6]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][7]_i_1 
       (.I0(ch2real[7]),
        .I1(ch1real[7]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][8]_i_1 
       (.I0(ch2real[8]),
        .I1(ch1real[8]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux1/pipe_16_22[0][9]_i_1 
       (.I0(ch2real[9]),
        .I1(ch1real[9]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][0]_i_1 
       (.I0(ch1imag[0]),
        .I1(ch2imag[0]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][10]_i_1 
       (.I0(ch1imag[10]),
        .I1(ch2imag[10]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][11]_i_1 
       (.I0(ch1imag[11]),
        .I1(ch2imag[11]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][12]_i_1 
       (.I0(ch1imag[12]),
        .I1(ch2imag[12]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][13]_i_1 
       (.I0(ch1imag[13]),
        .I1(ch2imag[13]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][14]_i_1 
       (.I0(ch1imag[14]),
        .I1(ch2imag[14]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][15]_i_1 
       (.I0(ch1imag[15]),
        .I1(ch2imag[15]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][16]_i_1 
       (.I0(ch1imag[16]),
        .I1(ch2imag[16]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][17]_i_1 
       (.I0(ch1imag[17]),
        .I1(ch2imag[17]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][1]_i_1 
       (.I0(ch1imag[1]),
        .I1(ch2imag[1]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][2]_i_1 
       (.I0(ch1imag[2]),
        .I1(ch2imag[2]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][3]_i_1 
       (.I0(ch1imag[3]),
        .I1(ch2imag[3]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][4]_i_1 
       (.I0(ch1imag[4]),
        .I1(ch2imag[4]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][5]_i_1 
       (.I0(ch1imag[5]),
        .I1(ch2imag[5]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][6]_i_1 
       (.I0(ch1imag[6]),
        .I1(ch2imag[6]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][7]_i_1 
       (.I0(ch1imag[7]),
        .I1(ch2imag[7]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][8]_i_1 
       (.I0(ch1imag[8]),
        .I1(ch2imag[8]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux2/pipe_16_22[0][9]_i_1 
       (.I0(ch1imag[9]),
        .I1(ch2imag[9]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][0]_i_1 
       (.I0(ch2imag[0]),
        .I1(ch1imag[0]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][10]_i_1 
       (.I0(ch2imag[10]),
        .I1(ch1imag[10]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][11]_i_1 
       (.I0(ch2imag[11]),
        .I1(ch1imag[11]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][12]_i_1 
       (.I0(ch2imag[12]),
        .I1(ch1imag[12]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][13]_i_1 
       (.I0(ch2imag[13]),
        .I1(ch1imag[13]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][14]_i_1 
       (.I0(ch2imag[14]),
        .I1(ch1imag[14]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][15]_i_1 
       (.I0(ch2imag[15]),
        .I1(ch1imag[15]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][16]_i_1 
       (.I0(ch2imag[16]),
        .I1(ch1imag[16]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][17]_i_1 
       (.I0(ch2imag[17]),
        .I1(ch1imag[17]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][17]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][1]_i_1 
       (.I0(ch2imag[1]),
        .I1(ch1imag[1]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][2]_i_1 
       (.I0(ch2imag[2]),
        .I1(ch1imag[2]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][3]_i_1 
       (.I0(ch2imag[3]),
        .I1(ch1imag[3]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][4]_i_1 
       (.I0(ch2imag[4]),
        .I1(ch1imag[4]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][5]_i_1 
       (.I0(ch2imag[5]),
        .I1(ch1imag[5]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][6]_i_1 
       (.I0(ch2imag[6]),
        .I1(ch1imag[6]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][7]_i_1 
       (.I0(ch2imag[7]),
        .I1(ch1imag[7]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][8]_i_1 
       (.I0(ch2imag[8]),
        .I1(ch1imag[8]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \mux3/pipe_16_22[0][9]_i_1 
       (.I0(ch2imag[9]),
        .I1(ch1imag[9]),
        .I2(op_mem_0_8_24),
        .O(\pipe_16_22_reg[0][9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    op_mem_0_8_24_reg
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[17].fde_used.u2 ),
        .Q(op_mem_0_8_24),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "sysgen_logical_7f1bdec730" *) 
module complexphasedetector_0_sysgen_logical_7f1bdec730
   (locked,
    ADD,
    fully_2_1_bit,
    clk);
  output locked;
  output ADD;
  input fully_2_1_bit;
  input clk;

  wire ADD;
  wire clk;
  wire fully_2_1_bit;
  wire locked;

  LUT1 #(
    .INIT(2'h1)) 
    \comp0.core_instance0_i_1 
       (.I0(locked),
        .O(ADD));
  FDRE #(
    .INIT(1'b0)) 
    \latency_pipe_5_26_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fully_2_1_bit),
        .Q(locked),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_logical_bf479f8f2a" *) 
module complexphasedetector_0_sysgen_logical_bf479f8f2a
   (in_x0,
    fully_2_1_bit,
    clk);
  output [1:0]in_x0;
  input fully_2_1_bit;
  input clk;

  wire clk;
  wire fully_2_1_bit;
  wire [1:0]in_x0;

  LUT1 #(
    .INIT(2'h1)) 
    \comp1.core_instance1_i_14__0 
       (.I0(in_x0[1]),
        .O(in_x0[0]));
  FDRE #(
    .INIT(1'b0)) 
    \latency_pipe_5_26_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fully_2_1_bit),
        .Q(in_x0[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_logical_bf479f8f2a" *) 
module complexphasedetector_0_sysgen_logical_bf479f8f2a_0
   (B,
    fully_2_1_bit,
    clk);
  output [1:0]B;
  input fully_2_1_bit;
  input clk;

  wire [1:0]B;
  wire clk;
  wire fully_2_1_bit;

  LUT1 #(
    .INIT(2'h1)) 
    \comp1.core_instance1_i_14 
       (.I0(B[1]),
        .O(B[0]));
  FDRE #(
    .INIT(1'b0)) 
    \latency_pipe_5_26_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fully_2_1_bit),
        .Q(B[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_27d1a31150" *) 
module complexphasedetector_0_sysgen_mux_27d1a31150
   (b,
    S,
    overridech,
    forcech1);
  output [12:0]b;
  input [12:0]S;
  input overridech;
  input forcech1;

  wire [12:0]S;
  wire [12:0]b;
  wire forcech1;
  wire overridech;

  LUT3 #(
    .INIT(8'hAC)) 
    \comp1.core_instance1_i_1 
       (.I0(forcech1),
        .I1(S[12]),
        .I2(overridech),
        .O(b[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_10 
       (.I0(S[4]),
        .I1(overridech),
        .O(b[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_11 
       (.I0(S[3]),
        .I1(overridech),
        .O(b[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_12 
       (.I0(S[2]),
        .I1(overridech),
        .O(b[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_13 
       (.I0(S[1]),
        .I1(overridech),
        .O(b[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_14 
       (.I0(S[0]),
        .I1(overridech),
        .O(b[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1.core_instance1_i_2 
       (.I0(forcech1),
        .I1(S[11]),
        .I2(overridech),
        .O(b[11]));
  LUT3 #(
    .INIT(8'h5C)) 
    \comp1.core_instance1_i_3 
       (.I0(forcech1),
        .I1(S[10]),
        .I2(overridech),
        .O(b[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_5 
       (.I0(S[9]),
        .I1(overridech),
        .O(b[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_6 
       (.I0(S[8]),
        .I1(overridech),
        .O(b[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_7 
       (.I0(S[7]),
        .I1(overridech),
        .O(b[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_8 
       (.I0(S[6]),
        .I1(overridech),
        .O(b[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp1.core_instance1_i_9 
       (.I0(S[5]),
        .I1(overridech),
        .O(b[5]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_2b331cc834" *) 
module complexphasedetector_0_sysgen_mux_2b331cc834
   (B,
    \reg_array[17].fde_used.u2 ,
    clk,
    \reg_array[16].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[13].fde_used.u2 ,
    \reg_array[12].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[10].fde_used.u2 ,
    \reg_array[9].fde_used.u2 ,
    \reg_array[8].fde_used.u2 ,
    \reg_array[7].fde_used.u2 ,
    \reg_array[6].fde_used.u2 ,
    \reg_array[5].fde_used.u2 ,
    \reg_array[4].fde_used.u2 ,
    \reg_array[3].fde_used.u2 ,
    \reg_array[2].fde_used.u2 ,
    \reg_array[1].fde_used.u2 ,
    \reg_array[0].fde_used.u2 );
  output [17:0]B;
  input \reg_array[17].fde_used.u2 ;
  input clk;
  input \reg_array[16].fde_used.u2 ;
  input \reg_array[15].fde_used.u2 ;
  input \reg_array[14].fde_used.u2 ;
  input \reg_array[13].fde_used.u2 ;
  input \reg_array[12].fde_used.u2 ;
  input \reg_array[11].fde_used.u2 ;
  input \reg_array[10].fde_used.u2 ;
  input \reg_array[9].fde_used.u2 ;
  input \reg_array[8].fde_used.u2 ;
  input \reg_array[7].fde_used.u2 ;
  input \reg_array[6].fde_used.u2 ;
  input \reg_array[5].fde_used.u2 ;
  input \reg_array[4].fde_used.u2 ;
  input \reg_array[3].fde_used.u2 ;
  input \reg_array[2].fde_used.u2 ;
  input \reg_array[1].fde_used.u2 ;
  input \reg_array[0].fde_used.u2 ;

  wire [17:0]B;
  wire clk;
  wire \pipe_16_22_reg[3][0]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][10]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][11]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][12]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][13]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][14]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][15]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][16]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][17]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][1]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][2]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][3]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][4]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][5]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][6]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][7]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][8]_srl4_n_0 ;
  wire \pipe_16_22_reg[3][9]_srl4_n_0 ;
  wire \reg_array[0].fde_used.u2 ;
  wire \reg_array[10].fde_used.u2 ;
  wire \reg_array[11].fde_used.u2 ;
  wire \reg_array[12].fde_used.u2 ;
  wire \reg_array[13].fde_used.u2 ;
  wire \reg_array[14].fde_used.u2 ;
  wire \reg_array[15].fde_used.u2 ;
  wire \reg_array[16].fde_used.u2 ;
  wire \reg_array[17].fde_used.u2 ;
  wire \reg_array[1].fde_used.u2 ;
  wire \reg_array[2].fde_used.u2 ;
  wire \reg_array[3].fde_used.u2 ;
  wire \reg_array[4].fde_used.u2 ;
  wire \reg_array[5].fde_used.u2 ;
  wire \reg_array[6].fde_used.u2 ;
  wire \reg_array[7].fde_used.u2 ;
  wire \reg_array[8].fde_used.u2 ;
  wire \reg_array[9].fde_used.u2 ;

  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[0].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[10].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[11].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[12].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[13].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[14].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[15].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][16]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[16].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][17]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[17].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[1].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[2].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[3].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[4].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[5].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[6].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[7].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[8].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3] " *) 
  (* srl_name = "U0/\complexphasedetector_struct/neverzero/pipe_16_22_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pipe_16_22_reg[3][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\reg_array[9].fde_used.u2 ),
        .Q(\pipe_16_22_reg[3][9]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][0]_srl4_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][10]_srl4_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][11]_srl4_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][12]_srl4_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][13]_srl4_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][14]_srl4_n_0 ),
        .Q(B[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][15]_srl4_n_0 ),
        .Q(B[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][16]_srl4_n_0 ),
        .Q(B[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][17]_srl4_n_0 ),
        .Q(B[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][1]_srl4_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][2]_srl4_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][3]_srl4_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][4]_srl4_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][5]_srl4_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][6]_srl4_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][7]_srl4_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][8]_srl4_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[4][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[3][9]_srl4_n_0 ),
        .Q(B[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_37643be6bd" *) 
module complexphasedetector_0_sysgen_mux_37643be6bd
   (B,
    delay_q_net,
    S,
    \reg_array[0].fde_used.u2 ,
    \reg_array[0].fde_used.u2_0 ,
    \reg_array[0].fde_used.u2_1 ,
    \reg_array[0].fde_used.u2_2 ,
    clk);
  output [18:0]B;
  input delay_q_net;
  input [3:0]S;
  input [3:0]\reg_array[0].fde_used.u2 ;
  input [3:0]\reg_array[0].fde_used.u2_0 ;
  input [3:0]\reg_array[0].fde_used.u2_1 ;
  input [2:0]\reg_array[0].fde_used.u2_2 ;
  input clk;

  wire [18:0]B;
  wire [3:0]S;
  wire clk;
  wire delay_q_net;
  wire [3:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\reg_array[0].fde_used.u2_0 ;
  wire [3:0]\reg_array[0].fde_used.u2_1 ;
  wire [2:0]\reg_array[0].fde_used.u2_2 ;
  wire unregy_join_6_1_carry__0_n_0;
  wire unregy_join_6_1_carry__0_n_1;
  wire unregy_join_6_1_carry__0_n_2;
  wire unregy_join_6_1_carry__0_n_3;
  wire unregy_join_6_1_carry__0_n_4;
  wire unregy_join_6_1_carry__0_n_5;
  wire unregy_join_6_1_carry__0_n_6;
  wire unregy_join_6_1_carry__0_n_7;
  wire unregy_join_6_1_carry__1_n_0;
  wire unregy_join_6_1_carry__1_n_1;
  wire unregy_join_6_1_carry__1_n_2;
  wire unregy_join_6_1_carry__1_n_3;
  wire unregy_join_6_1_carry__1_n_4;
  wire unregy_join_6_1_carry__1_n_5;
  wire unregy_join_6_1_carry__1_n_6;
  wire unregy_join_6_1_carry__1_n_7;
  wire unregy_join_6_1_carry__2_n_0;
  wire unregy_join_6_1_carry__2_n_1;
  wire unregy_join_6_1_carry__2_n_2;
  wire unregy_join_6_1_carry__2_n_3;
  wire unregy_join_6_1_carry__2_n_4;
  wire unregy_join_6_1_carry__2_n_5;
  wire unregy_join_6_1_carry__2_n_6;
  wire unregy_join_6_1_carry__2_n_7;
  wire unregy_join_6_1_carry__3_n_2;
  wire unregy_join_6_1_carry__3_n_3;
  wire unregy_join_6_1_carry__3_n_5;
  wire unregy_join_6_1_carry__3_n_6;
  wire unregy_join_6_1_carry__3_n_7;
  wire unregy_join_6_1_carry_n_0;
  wire unregy_join_6_1_carry_n_1;
  wire unregy_join_6_1_carry_n_2;
  wire unregy_join_6_1_carry_n_3;
  wire unregy_join_6_1_carry_n_4;
  wire unregy_join_6_1_carry_n_5;
  wire unregy_join_6_1_carry_n_6;
  wire unregy_join_6_1_carry_n_7;
  wire [3:2]NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_unregy_join_6_1_carry__3_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_7),
        .Q(B[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_5),
        .Q(B[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_4),
        .Q(B[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_7),
        .Q(B[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_6),
        .Q(B[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_5),
        .Q(B[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_4),
        .Q(B[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__3_n_7),
        .Q(B[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__3_n_6),
        .Q(B[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__3_n_5),
        .Q(B[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_6),
        .Q(B[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_5),
        .Q(B[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_4),
        .Q(B[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_7),
        .Q(B[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_6),
        .Q(B[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_5),
        .Q(B[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_4),
        .Q(B[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_7),
        .Q(B[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_6),
        .Q(B[9]),
        .R(1'b0));
  CARRY4 unregy_join_6_1_carry
       (.CI(1'b0),
        .CO({unregy_join_6_1_carry_n_0,unregy_join_6_1_carry_n_1,unregy_join_6_1_carry_n_2,unregy_join_6_1_carry_n_3}),
        .CYINIT(delay_q_net),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry_n_4,unregy_join_6_1_carry_n_5,unregy_join_6_1_carry_n_6,unregy_join_6_1_carry_n_7}),
        .S(S));
  CARRY4 unregy_join_6_1_carry__0
       (.CI(unregy_join_6_1_carry_n_0),
        .CO({unregy_join_6_1_carry__0_n_0,unregy_join_6_1_carry__0_n_1,unregy_join_6_1_carry__0_n_2,unregy_join_6_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__0_n_4,unregy_join_6_1_carry__0_n_5,unregy_join_6_1_carry__0_n_6,unregy_join_6_1_carry__0_n_7}),
        .S(\reg_array[0].fde_used.u2 ));
  CARRY4 unregy_join_6_1_carry__1
       (.CI(unregy_join_6_1_carry__0_n_0),
        .CO({unregy_join_6_1_carry__1_n_0,unregy_join_6_1_carry__1_n_1,unregy_join_6_1_carry__1_n_2,unregy_join_6_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__1_n_4,unregy_join_6_1_carry__1_n_5,unregy_join_6_1_carry__1_n_6,unregy_join_6_1_carry__1_n_7}),
        .S(\reg_array[0].fde_used.u2_0 ));
  CARRY4 unregy_join_6_1_carry__2
       (.CI(unregy_join_6_1_carry__1_n_0),
        .CO({unregy_join_6_1_carry__2_n_0,unregy_join_6_1_carry__2_n_1,unregy_join_6_1_carry__2_n_2,unregy_join_6_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__2_n_4,unregy_join_6_1_carry__2_n_5,unregy_join_6_1_carry__2_n_6,unregy_join_6_1_carry__2_n_7}),
        .S(\reg_array[0].fde_used.u2_1 ));
  CARRY4 unregy_join_6_1_carry__3
       (.CI(unregy_join_6_1_carry__2_n_0),
        .CO({NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED[3:2],unregy_join_6_1_carry__3_n_2,unregy_join_6_1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_unregy_join_6_1_carry__3_O_UNCONNECTED[3],unregy_join_6_1_carry__3_n_5,unregy_join_6_1_carry__3_n_6,unregy_join_6_1_carry__3_n_7}),
        .S({1'b0,\reg_array[0].fde_used.u2_2 }));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_42cfb5c50e" *) 
module complexphasedetector_0_sysgen_mux_42cfb5c50e
   (\op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][20] ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15]_0 ,
    inverter_op_net,
    \op_mem_91_20_reg[0][20]_0 ,
    clk,
    \op_mem_91_20_reg[0]_3 ,
    q,
    relational_op_net,
    relational1_op_net);
  output [3:0]\op_mem_91_20_reg[0][19] ;
  output \op_mem_91_20_reg[0][20] ;
  output [1:0]\op_mem_91_20_reg[0][19]_0 ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [13:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][15]_0 ;
  output inverter_op_net;
  output [0:0]\op_mem_91_20_reg[0][20]_0 ;
  input clk;
  input [20:0]\op_mem_91_20_reg[0]_3 ;
  input [20:0]q;
  input relational_op_net;
  input relational1_op_net;

  wire clk;
  wire inverter_op_net;
  wire [19:4]mux_y_net;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [13:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire [1:0]\op_mem_91_20_reg[0][19]_0 ;
  wire \op_mem_91_20_reg[0][20] ;
  wire [0:0]\op_mem_91_20_reg[0][20]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [20:0]\op_mem_91_20_reg[0]_3 ;
  wire \pipe_16_22[0][0]_i_1_n_0 ;
  wire \pipe_16_22[0][10]_i_1_n_0 ;
  wire \pipe_16_22[0][11]_i_1_n_0 ;
  wire \pipe_16_22[0][12]_i_1_n_0 ;
  wire \pipe_16_22[0][13]_i_1_n_0 ;
  wire \pipe_16_22[0][14]_i_1_n_0 ;
  wire \pipe_16_22[0][15]_i_1_n_0 ;
  wire \pipe_16_22[0][16]_i_1_n_0 ;
  wire \pipe_16_22[0][17]_i_1_n_0 ;
  wire \pipe_16_22[0][18]_i_1_n_0 ;
  wire \pipe_16_22[0][19]_i_1_n_0 ;
  wire \pipe_16_22[0][1]_i_1_n_0 ;
  wire \pipe_16_22[0][20]_i_1_n_0 ;
  wire \pipe_16_22[0][2]_i_1_n_0 ;
  wire \pipe_16_22[0][3]_i_1_n_0 ;
  wire \pipe_16_22[0][4]_i_1_n_0 ;
  wire \pipe_16_22[0][5]_i_1_n_0 ;
  wire \pipe_16_22[0][6]_i_1_n_0 ;
  wire \pipe_16_22[0][7]_i_1_n_0 ;
  wire \pipe_16_22[0][8]_i_1_n_0 ;
  wire \pipe_16_22[0][9]_i_1_n_0 ;
  wire [20:0]q;
  wire relational1_op_net;
  wire relational_op_net;

  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_1__4
       (.I0(\op_mem_91_20_reg[0][15] [10]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_2__2
       (.I0(\op_mem_91_20_reg[0][15] [9]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__0_i_3
       (.I0(\op_mem_91_20_reg[0][15] [8]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__0_i_4__1
       (.I0(\op_mem_91_20_reg[0][15] [7]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_1
       (.I0(\op_mem_91_20_reg[0][20] ),
        .I1(mux_y_net[15]),
        .O(\op_mem_91_20_reg[0][15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_2__2
       (.I0(\op_mem_91_20_reg[0][15] [13]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry__1_i_3
       (.I0(\op_mem_91_20_reg[0][15] [12]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__1_i_4
       (.I0(\op_mem_91_20_reg[0][15] [11]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'h0880)) 
    i___1_carry__2_i_1__1
       (.I0(mux_y_net[16]),
        .I1(mux_y_net[17]),
        .I2(\op_mem_91_20_reg[0][20] ),
        .I3(mux_y_net[18]),
        .O(\op_mem_91_20_reg[0][19]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry__2_i_2
       (.I0(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][19]_0 [0]));
  LUT5 #(
    .INIT(32'hF087870F)) 
    i___1_carry__2_i_3
       (.I0(mux_y_net[17]),
        .I1(mux_y_net[16]),
        .I2(mux_y_net[19]),
        .I3(\op_mem_91_20_reg[0][20] ),
        .I4(mux_y_net[18]),
        .O(\op_mem_91_20_reg[0][19] [3]));
  LUT4 #(
    .INIT(16'h7887)) 
    i___1_carry__2_i_4__4
       (.I0(mux_y_net[16]),
        .I1(mux_y_net[17]),
        .I2(\op_mem_91_20_reg[0][20] ),
        .I3(mux_y_net[18]),
        .O(\op_mem_91_20_reg[0][19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_5
       (.I0(mux_y_net[16]),
        .I1(mux_y_net[17]),
        .O(\op_mem_91_20_reg[0][19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__2_i_6__4
       (.I0(\op_mem_91_20_reg[0][20] ),
        .I1(mux_y_net[16]),
        .O(\op_mem_91_20_reg[0][19] [0]));
  LUT3 #(
    .INIT(8'hCB)) 
    i___1_carry__3_i_1
       (.I0(mux_y_net[18]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .I2(mux_y_net[19]),
        .O(\op_mem_91_20_reg[0][20]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_1__3
       (.I0(\op_mem_91_20_reg[0][15] [6]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i___1_carry_i_2__0
       (.I0(\op_mem_91_20_reg[0][15] [5]),
        .I1(\op_mem_91_20_reg[0][20] ),
        .O(\op_mem_91_20_reg[0][7] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i___1_carry_i_3
       (.I0(\op_mem_91_20_reg[0][15] [4]),
        .O(\op_mem_91_20_reg[0][7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i___1_carry_i_4__7
       (.I0(mux_y_net[4]),
        .O(\op_mem_91_20_reg[0][7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][16]_i_1 
       (.I0(\op_mem_91_20_reg[0][20] ),
        .O(inverter_op_net));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][0]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [0]),
        .I1(q[0]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [10]),
        .I1(q[10]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [11]),
        .I1(q[11]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [12]),
        .I1(q[12]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [13]),
        .I1(q[13]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [14]),
        .I1(q[14]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [15]),
        .I1(q[15]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [16]),
        .I1(q[16]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [17]),
        .I1(q[17]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][18]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [18]),
        .I1(q[18]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][19]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [19]),
        .I1(q[19]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][1]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [1]),
        .I1(q[1]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][20]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [20]),
        .I1(q[20]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][2]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [2]),
        .I1(q[2]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][3]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [3]),
        .I1(q[3]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [4]),
        .I1(q[4]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [5]),
        .I1(q[5]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [6]),
        .I1(q[6]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [7]),
        .I1(q[7]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [8]),
        .I1(q[8]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(\op_mem_91_20_reg[0]_3 [9]),
        .I1(q[9]),
        .I2(relational_op_net),
        .I3(relational1_op_net),
        .O(\pipe_16_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][0]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][10]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][11]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][12]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][13]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][14]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][15]_i_1_n_0 ),
        .Q(mux_y_net[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][16]_i_1_n_0 ),
        .Q(mux_y_net[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][17]_i_1_n_0 ),
        .Q(mux_y_net[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][18]_i_1_n_0 ),
        .Q(mux_y_net[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][19]_i_1_n_0 ),
        .Q(mux_y_net[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][1]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][20]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][2]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][3]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][4]_i_1_n_0 ),
        .Q(mux_y_net[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][5]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][6]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][7]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][8]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][9]_i_1_n_0 ),
        .Q(\op_mem_91_20_reg[0][15] [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_42cfb5c50e" *) 
module complexphasedetector_0_sysgen_mux_42cfb5c50e_64
   (d,
    p_1_in0_in,
    p_1_in,
    p_0_in,
    \reg_array[16].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[13].fde_used.u2 ,
    \reg_array[12].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[10].fde_used.u2 ,
    \reg_array[9].fde_used.u2 ,
    \reg_array[8].fde_used.u2 ,
    \reg_array[7].fde_used.u2 ,
    \reg_array[6].fde_used.u2 ,
    \reg_array[5].fde_used.u2 ,
    \reg_array[4].fde_used.u2 ,
    \reg_array[3].fde_used.u2 ,
    \reg_array[2].fde_used.u2 ,
    \reg_array[1].fde_used.u2 ,
    \reg_array[0].fde_used.u2 ,
    clk,
    addsub1_s_net,
    \reg_array[0].fde_used.u2_0 ,
    inp,
    addsub_s_net,
    q);
  output [0:0]d;
  output p_1_in0_in;
  output p_1_in;
  output p_0_in;
  output \reg_array[16].fde_used.u2 ;
  output \reg_array[15].fde_used.u2 ;
  output \reg_array[14].fde_used.u2 ;
  output \reg_array[13].fde_used.u2 ;
  output \reg_array[12].fde_used.u2 ;
  output \reg_array[11].fde_used.u2 ;
  output \reg_array[10].fde_used.u2 ;
  output \reg_array[9].fde_used.u2 ;
  output \reg_array[8].fde_used.u2 ;
  output \reg_array[7].fde_used.u2 ;
  output \reg_array[6].fde_used.u2 ;
  output \reg_array[5].fde_used.u2 ;
  output \reg_array[4].fde_used.u2 ;
  output \reg_array[3].fde_used.u2 ;
  output \reg_array[2].fde_used.u2 ;
  output \reg_array[1].fde_used.u2 ;
  output \reg_array[0].fde_used.u2 ;
  input clk;
  input [20:0]addsub1_s_net;
  input [0:0]\reg_array[0].fde_used.u2_0 ;
  input [20:0]inp;
  input [20:0]addsub_s_net;
  input [0:0]q;

  wire [20:0]addsub1_s_net;
  wire [20:0]addsub_s_net;
  wire clk;
  wire [0:0]d;
  wire [20:0]inp;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire [0:0]q;
  wire \reg_array[0].fde_used.u2 ;
  wire [0:0]\reg_array[0].fde_used.u2_0 ;
  wire \reg_array[10].fde_used.u2 ;
  wire \reg_array[11].fde_used.u2 ;
  wire \reg_array[12].fde_used.u2 ;
  wire \reg_array[13].fde_used.u2 ;
  wire \reg_array[14].fde_used.u2 ;
  wire \reg_array[15].fde_used.u2 ;
  wire \reg_array[16].fde_used.u2 ;
  wire \reg_array[1].fde_used.u2 ;
  wire \reg_array[2].fde_used.u2 ;
  wire \reg_array[3].fde_used.u2 ;
  wire \reg_array[4].fde_used.u2 ;
  wire \reg_array[5].fde_used.u2 ;
  wire \reg_array[6].fde_used.u2 ;
  wire \reg_array[7].fde_used.u2 ;
  wire \reg_array[8].fde_used.u2 ;
  wire \reg_array[9].fde_used.u2 ;
  wire [20:0]unregy_join_6_1;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][0]_i_1 
       (.I0(addsub1_s_net[0]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[0]),
        .I3(addsub_s_net[0]),
        .I4(q),
        .O(unregy_join_6_1[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(addsub1_s_net[10]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[10]),
        .I3(addsub_s_net[10]),
        .I4(q),
        .O(unregy_join_6_1[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(addsub1_s_net[11]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[11]),
        .I3(addsub_s_net[11]),
        .I4(q),
        .O(unregy_join_6_1[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(addsub1_s_net[12]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[12]),
        .I3(addsub_s_net[12]),
        .I4(q),
        .O(unregy_join_6_1[12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(addsub1_s_net[13]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[13]),
        .I3(addsub_s_net[13]),
        .I4(q),
        .O(unregy_join_6_1[13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(addsub1_s_net[14]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[14]),
        .I3(addsub_s_net[14]),
        .I4(q),
        .O(unregy_join_6_1[14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(addsub1_s_net[15]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[15]),
        .I3(addsub_s_net[15]),
        .I4(q),
        .O(unregy_join_6_1[15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(addsub1_s_net[16]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[16]),
        .I3(addsub_s_net[16]),
        .I4(q),
        .O(unregy_join_6_1[16]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(addsub1_s_net[17]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[17]),
        .I3(addsub_s_net[17]),
        .I4(q),
        .O(unregy_join_6_1[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][18]_i_1 
       (.I0(addsub1_s_net[18]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[18]),
        .I3(addsub_s_net[18]),
        .I4(q),
        .O(unregy_join_6_1[18]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][19]_i_1 
       (.I0(addsub1_s_net[19]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[19]),
        .I3(addsub_s_net[19]),
        .I4(q),
        .O(unregy_join_6_1[19]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][1]_i_1 
       (.I0(addsub1_s_net[1]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[1]),
        .I3(addsub_s_net[1]),
        .I4(q),
        .O(unregy_join_6_1[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][20]_i_1 
       (.I0(addsub1_s_net[20]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[20]),
        .I3(addsub_s_net[20]),
        .I4(q),
        .O(unregy_join_6_1[20]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][2]_i_1 
       (.I0(addsub1_s_net[2]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[2]),
        .I3(addsub_s_net[2]),
        .I4(q),
        .O(unregy_join_6_1[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][3]_i_1 
       (.I0(addsub1_s_net[3]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[3]),
        .I3(addsub_s_net[3]),
        .I4(q),
        .O(unregy_join_6_1[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(addsub1_s_net[4]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[4]),
        .I3(addsub_s_net[4]),
        .I4(q),
        .O(unregy_join_6_1[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(addsub1_s_net[5]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[5]),
        .I3(addsub_s_net[5]),
        .I4(q),
        .O(unregy_join_6_1[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(addsub1_s_net[6]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[6]),
        .I3(addsub_s_net[6]),
        .I4(q),
        .O(unregy_join_6_1[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(addsub1_s_net[7]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[7]),
        .I3(addsub_s_net[7]),
        .I4(q),
        .O(unregy_join_6_1[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(addsub1_s_net[8]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[8]),
        .I3(addsub_s_net[8]),
        .I4(q),
        .O(unregy_join_6_1[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(addsub1_s_net[9]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(inp[9]),
        .I3(addsub_s_net[9]),
        .I4(q),
        .O(unregy_join_6_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[0]),
        .Q(\reg_array[0].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[10]),
        .Q(\reg_array[10].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[11]),
        .Q(\reg_array[11].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[12]),
        .Q(\reg_array[12].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[13]),
        .Q(\reg_array[13].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[14]),
        .Q(\reg_array[14].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[15]),
        .Q(\reg_array[15].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[16]),
        .Q(\reg_array[16].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[17]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[18]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[19]),
        .Q(p_1_in0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[1]),
        .Q(\reg_array[1].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[20]),
        .Q(d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[2]),
        .Q(\reg_array[2].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[3]),
        .Q(\reg_array[3].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[4]),
        .Q(\reg_array[4].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[5]),
        .Q(\reg_array[5].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[6]),
        .Q(\reg_array[6].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[7]),
        .Q(\reg_array[7].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[8]),
        .Q(\reg_array[8].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[9]),
        .Q(\reg_array[9].fde_used.u2 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_42cfb5c50e" *) 
module complexphasedetector_0_sysgen_mux_42cfb5c50e_65
   (\reg_array[17].fde_used.u2 ,
    \reg_array[16].fde_used.u2 ,
    \reg_array[16].fde_used.u2_0 ,
    \reg_array[16].fde_used.u2_1 ,
    \reg_array[16].fde_used.u2_2 ,
    \reg_array[15].fde_used.u2 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[13].fde_used.u2 ,
    \reg_array[12].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[10].fde_used.u2 ,
    \reg_array[9].fde_used.u2 ,
    \reg_array[8].fde_used.u2 ,
    \reg_array[7].fde_used.u2 ,
    \reg_array[6].fde_used.u2 ,
    \reg_array[5].fde_used.u2 ,
    \reg_array[4].fde_used.u2 ,
    \reg_array[3].fde_used.u2 ,
    \reg_array[2].fde_used.u2 ,
    \reg_array[1].fde_used.u2 ,
    \reg_array[0].fde_used.u2 ,
    clk,
    inp__0,
    \reg_array[0].fde_used.u2_0 ,
    addsub_s_net,
    addsub1_s_net,
    q);
  output [0:0]\reg_array[17].fde_used.u2 ;
  output \reg_array[16].fde_used.u2 ;
  output \reg_array[16].fde_used.u2_0 ;
  output \reg_array[16].fde_used.u2_1 ;
  output \reg_array[16].fde_used.u2_2 ;
  output \reg_array[15].fde_used.u2 ;
  output \reg_array[14].fde_used.u2 ;
  output \reg_array[13].fde_used.u2 ;
  output \reg_array[12].fde_used.u2 ;
  output \reg_array[11].fde_used.u2 ;
  output \reg_array[10].fde_used.u2 ;
  output \reg_array[9].fde_used.u2 ;
  output \reg_array[8].fde_used.u2 ;
  output \reg_array[7].fde_used.u2 ;
  output \reg_array[6].fde_used.u2 ;
  output \reg_array[5].fde_used.u2 ;
  output \reg_array[4].fde_used.u2 ;
  output \reg_array[3].fde_used.u2 ;
  output \reg_array[2].fde_used.u2 ;
  output \reg_array[1].fde_used.u2 ;
  output \reg_array[0].fde_used.u2 ;
  input clk;
  input [20:0]inp__0;
  input [0:0]\reg_array[0].fde_used.u2_0 ;
  input [20:0]addsub_s_net;
  input [20:0]addsub1_s_net;
  input [0:0]q;

  wire [20:0]addsub1_s_net;
  wire [20:0]addsub_s_net;
  wire clk;
  wire [20:0]inp__0;
  wire \pipe_16_22[0][0]_i_1_n_0 ;
  wire \pipe_16_22[0][10]_i_1_n_0 ;
  wire \pipe_16_22[0][11]_i_1_n_0 ;
  wire \pipe_16_22[0][12]_i_1_n_0 ;
  wire \pipe_16_22[0][13]_i_1_n_0 ;
  wire \pipe_16_22[0][14]_i_1_n_0 ;
  wire \pipe_16_22[0][15]_i_1_n_0 ;
  wire \pipe_16_22[0][16]_i_1_n_0 ;
  wire \pipe_16_22[0][17]_i_1_n_0 ;
  wire \pipe_16_22[0][18]_i_1_n_0 ;
  wire \pipe_16_22[0][19]_i_1_n_0 ;
  wire \pipe_16_22[0][1]_i_1_n_0 ;
  wire \pipe_16_22[0][20]_i_1_n_0 ;
  wire \pipe_16_22[0][2]_i_1_n_0 ;
  wire \pipe_16_22[0][3]_i_1_n_0 ;
  wire \pipe_16_22[0][4]_i_1_n_0 ;
  wire \pipe_16_22[0][5]_i_1_n_0 ;
  wire \pipe_16_22[0][6]_i_1_n_0 ;
  wire \pipe_16_22[0][7]_i_1_n_0 ;
  wire \pipe_16_22[0][8]_i_1_n_0 ;
  wire \pipe_16_22[0][9]_i_1_n_0 ;
  wire [0:0]q;
  wire \reg_array[0].fde_used.u2 ;
  wire [0:0]\reg_array[0].fde_used.u2_0 ;
  wire \reg_array[10].fde_used.u2 ;
  wire \reg_array[11].fde_used.u2 ;
  wire \reg_array[12].fde_used.u2 ;
  wire \reg_array[13].fde_used.u2 ;
  wire \reg_array[14].fde_used.u2 ;
  wire \reg_array[15].fde_used.u2 ;
  wire \reg_array[16].fde_used.u2 ;
  wire \reg_array[16].fde_used.u2_0 ;
  wire \reg_array[16].fde_used.u2_1 ;
  wire \reg_array[16].fde_used.u2_2 ;
  wire [0:0]\reg_array[17].fde_used.u2 ;
  wire \reg_array[1].fde_used.u2 ;
  wire \reg_array[2].fde_used.u2 ;
  wire \reg_array[3].fde_used.u2 ;
  wire \reg_array[4].fde_used.u2 ;
  wire \reg_array[5].fde_used.u2 ;
  wire \reg_array[6].fde_used.u2 ;
  wire \reg_array[7].fde_used.u2 ;
  wire \reg_array[8].fde_used.u2 ;
  wire \reg_array[9].fde_used.u2 ;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][0]_i_1 
       (.I0(inp__0[0]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[0]),
        .I3(addsub1_s_net[0]),
        .I4(q),
        .O(\pipe_16_22[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(inp__0[10]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[10]),
        .I3(addsub1_s_net[10]),
        .I4(q),
        .O(\pipe_16_22[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(inp__0[11]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[11]),
        .I3(addsub1_s_net[11]),
        .I4(q),
        .O(\pipe_16_22[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(inp__0[12]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[12]),
        .I3(addsub1_s_net[12]),
        .I4(q),
        .O(\pipe_16_22[0][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(inp__0[13]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[13]),
        .I3(addsub1_s_net[13]),
        .I4(q),
        .O(\pipe_16_22[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(inp__0[14]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[14]),
        .I3(addsub1_s_net[14]),
        .I4(q),
        .O(\pipe_16_22[0][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(inp__0[15]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[15]),
        .I3(addsub1_s_net[15]),
        .I4(q),
        .O(\pipe_16_22[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(inp__0[16]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[16]),
        .I3(addsub1_s_net[16]),
        .I4(q),
        .O(\pipe_16_22[0][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(inp__0[17]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[17]),
        .I3(addsub1_s_net[17]),
        .I4(q),
        .O(\pipe_16_22[0][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][18]_i_1 
       (.I0(inp__0[18]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[18]),
        .I3(addsub1_s_net[18]),
        .I4(q),
        .O(\pipe_16_22[0][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][19]_i_1 
       (.I0(inp__0[19]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[19]),
        .I3(addsub1_s_net[19]),
        .I4(q),
        .O(\pipe_16_22[0][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][1]_i_1 
       (.I0(inp__0[1]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[1]),
        .I3(addsub1_s_net[1]),
        .I4(q),
        .O(\pipe_16_22[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][20]_i_1 
       (.I0(inp__0[20]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[20]),
        .I3(addsub1_s_net[20]),
        .I4(q),
        .O(\pipe_16_22[0][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][2]_i_1 
       (.I0(inp__0[2]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[2]),
        .I3(addsub1_s_net[2]),
        .I4(q),
        .O(\pipe_16_22[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][3]_i_1 
       (.I0(inp__0[3]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[3]),
        .I3(addsub1_s_net[3]),
        .I4(q),
        .O(\pipe_16_22[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(inp__0[4]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[4]),
        .I3(addsub1_s_net[4]),
        .I4(q),
        .O(\pipe_16_22[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(inp__0[5]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[5]),
        .I3(addsub1_s_net[5]),
        .I4(q),
        .O(\pipe_16_22[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(inp__0[6]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[6]),
        .I3(addsub1_s_net[6]),
        .I4(q),
        .O(\pipe_16_22[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(inp__0[7]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[7]),
        .I3(addsub1_s_net[7]),
        .I4(q),
        .O(\pipe_16_22[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(inp__0[8]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[8]),
        .I3(addsub1_s_net[8]),
        .I4(q),
        .O(\pipe_16_22[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(inp__0[9]),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .I2(addsub_s_net[9]),
        .I3(addsub1_s_net[9]),
        .I4(q),
        .O(\pipe_16_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][0]_i_1_n_0 ),
        .Q(\reg_array[0].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][10]_i_1_n_0 ),
        .Q(\reg_array[10].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][11]_i_1_n_0 ),
        .Q(\reg_array[11].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][12]_i_1_n_0 ),
        .Q(\reg_array[12].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][13]_i_1_n_0 ),
        .Q(\reg_array[13].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][14]_i_1_n_0 ),
        .Q(\reg_array[14].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][15]_i_1_n_0 ),
        .Q(\reg_array[15].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][16]_i_1_n_0 ),
        .Q(\reg_array[16].fde_used.u2_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][17]_i_1_n_0 ),
        .Q(\reg_array[16].fde_used.u2_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][18]_i_1_n_0 ),
        .Q(\reg_array[16].fde_used.u2_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][19]_i_1_n_0 ),
        .Q(\reg_array[16].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][1]_i_1_n_0 ),
        .Q(\reg_array[1].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][20]_i_1_n_0 ),
        .Q(\reg_array[17].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][2]_i_1_n_0 ),
        .Q(\reg_array[2].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][3]_i_1_n_0 ),
        .Q(\reg_array[3].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][4]_i_1_n_0 ),
        .Q(\reg_array[4].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][5]_i_1_n_0 ),
        .Q(\reg_array[5].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][6]_i_1_n_0 ),
        .Q(\reg_array[6].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][7]_i_1_n_0 ),
        .Q(\reg_array[7].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][8]_i_1_n_0 ),
        .Q(\reg_array[8].fde_used.u2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][9]_i_1_n_0 ),
        .Q(\reg_array[9].fde_used.u2 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_5aae7736b5" *) 
module complexphasedetector_0_sysgen_mux_5aae7736b5
   (gainoutmin,
    S,
    B,
    op_mem_0_8_24);
  output [17:0]gainoutmin;
  input [17:0]S;
  input [17:0]B;
  input op_mem_0_8_24;

  wire [17:0]B;
  wire [17:0]S;
  wire [17:0]gainoutmin;
  wire op_mem_0_8_24;

  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[0]_INST_0 
       (.I0(S[0]),
        .I1(B[0]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[10]_INST_0 
       (.I0(S[10]),
        .I1(B[10]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[11]_INST_0 
       (.I0(S[11]),
        .I1(B[11]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[12]_INST_0 
       (.I0(S[12]),
        .I1(B[12]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[13]_INST_0 
       (.I0(S[13]),
        .I1(B[13]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[14]_INST_0 
       (.I0(S[14]),
        .I1(B[14]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[15]_INST_0 
       (.I0(S[15]),
        .I1(B[15]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[16]_INST_0 
       (.I0(S[16]),
        .I1(B[16]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[17]_INST_0 
       (.I0(S[17]),
        .I1(B[17]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[1]_INST_0 
       (.I0(S[1]),
        .I1(B[1]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[2]_INST_0 
       (.I0(S[2]),
        .I1(B[2]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[3]_INST_0 
       (.I0(S[3]),
        .I1(B[3]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[4]_INST_0 
       (.I0(S[4]),
        .I1(B[4]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[5]_INST_0 
       (.I0(S[5]),
        .I1(B[5]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[6]_INST_0 
       (.I0(S[6]),
        .I1(B[6]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[7]_INST_0 
       (.I0(S[7]),
        .I1(B[7]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[8]_INST_0 
       (.I0(S[8]),
        .I1(B[8]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmin[9]_INST_0 
       (.I0(S[9]),
        .I1(B[9]),
        .I2(op_mem_0_8_24),
        .O(gainoutmin[9]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_5aae7736b5" *) 
module complexphasedetector_0_sysgen_mux_5aae7736b5_1
   (gainoutmax,
    B,
    S,
    op_mem_0_8_24);
  output [17:0]gainoutmax;
  input [17:0]B;
  input [17:0]S;
  input op_mem_0_8_24;

  wire [17:0]B;
  wire [17:0]S;
  wire [17:0]gainoutmax;
  wire op_mem_0_8_24;

  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[0]_INST_0 
       (.I0(B[0]),
        .I1(S[0]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[10]_INST_0 
       (.I0(B[10]),
        .I1(S[10]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[11]_INST_0 
       (.I0(B[11]),
        .I1(S[11]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[12]_INST_0 
       (.I0(B[12]),
        .I1(S[12]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[13]_INST_0 
       (.I0(B[13]),
        .I1(S[13]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[14]_INST_0 
       (.I0(B[14]),
        .I1(S[14]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[15]_INST_0 
       (.I0(B[15]),
        .I1(S[15]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[16]_INST_0 
       (.I0(B[16]),
        .I1(S[16]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[17]_INST_0 
       (.I0(B[17]),
        .I1(S[17]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[1]_INST_0 
       (.I0(B[1]),
        .I1(S[1]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[2]_INST_0 
       (.I0(B[2]),
        .I1(S[2]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[3]_INST_0 
       (.I0(B[3]),
        .I1(S[3]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[4]_INST_0 
       (.I0(B[4]),
        .I1(S[4]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[5]_INST_0 
       (.I0(B[5]),
        .I1(S[5]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[6]_INST_0 
       (.I0(B[6]),
        .I1(S[6]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[7]_INST_0 
       (.I0(B[7]),
        .I1(S[7]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[8]_INST_0 
       (.I0(B[8]),
        .I1(S[8]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \gainoutmax[9]_INST_0 
       (.I0(B[9]),
        .I1(S[9]),
        .I2(op_mem_0_8_24),
        .O(gainoutmax[9]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_5aae7736b5" *) 
module complexphasedetector_0_sysgen_mux_5aae7736b5_60
   (s_axis_b_tdata,
    O,
    CO,
    \reg_array[3].fde_used.u2 ,
    \reg_array[17].fde_used.u2 ,
    ch1seldly,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 );
  output [17:0]s_axis_b_tdata;
  input [1:0]O;
  input [0:0]CO;
  input [3:0]\reg_array[3].fde_used.u2 ;
  input [17:0]\reg_array[17].fde_used.u2 ;
  input [0:0]ch1seldly;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;

  wire [0:0]CO;
  wire [1:0]O;
  wire [0:0]ch1seldly;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire [17:0]\reg_array[17].fde_used.u2 ;
  wire [3:0]\reg_array[3].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;
  wire [17:0]s_axis_b_tdata;

  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_10
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[11].fde_used.u2 [1]),
        .I3(\reg_array[17].fde_used.u2 [9]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[9]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_11
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[11].fde_used.u2 [0]),
        .I3(\reg_array[17].fde_used.u2 [8]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[8]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_12
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[7].fde_used.u2 [3]),
        .I3(\reg_array[17].fde_used.u2 [7]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[7]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_13
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[7].fde_used.u2 [2]),
        .I3(\reg_array[17].fde_used.u2 [6]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[6]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_14
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[7].fde_used.u2 [1]),
        .I3(\reg_array[17].fde_used.u2 [5]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[5]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_15
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[7].fde_used.u2 [0]),
        .I3(\reg_array[17].fde_used.u2 [4]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[4]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_16
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[3].fde_used.u2 [3]),
        .I3(\reg_array[17].fde_used.u2 [3]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[3]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_17
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[3].fde_used.u2 [2]),
        .I3(\reg_array[17].fde_used.u2 [2]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[2]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_18
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[3].fde_used.u2 [1]),
        .I3(\reg_array[17].fde_used.u2 [1]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[1]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_19
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[3].fde_used.u2 [0]),
        .I3(\reg_array[17].fde_used.u2 [0]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[0]));
  LUT3 #(
    .INIT(8'hC5)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_2
       (.I0(CO),
        .I1(\reg_array[17].fde_used.u2 [17]),
        .I2(ch1seldly),
        .O(s_axis_b_tdata[17]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_3
       (.I0(O[1]),
        .I1(CO),
        .I2(O[0]),
        .I3(\reg_array[17].fde_used.u2 [16]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[16]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_4
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[15].fde_used.u2 [3]),
        .I3(\reg_array[17].fde_used.u2 [15]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[15]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_5
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[15].fde_used.u2 [2]),
        .I3(\reg_array[17].fde_used.u2 [14]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[14]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_6
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[15].fde_used.u2 [1]),
        .I3(\reg_array[17].fde_used.u2 [13]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[13]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_7
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[15].fde_used.u2 [0]),
        .I3(\reg_array[17].fde_used.u2 [12]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[12]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_8
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[11].fde_used.u2 [3]),
        .I3(\reg_array[17].fde_used.u2 [11]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[11]));
  LUT5 #(
    .INIT(32'hFF00E8E8)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_9
       (.I0(O[1]),
        .I1(CO),
        .I2(\reg_array[11].fde_used.u2 [2]),
        .I3(\reg_array[17].fde_used.u2 [10]),
        .I4(ch1seldly),
        .O(s_axis_b_tdata[10]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_900615f60e" *) 
module complexphasedetector_0_sysgen_mux_900615f60e
   (A,
    sweeplmt,
    reset,
    signed_to_std_logic_vector,
    CO,
    S,
    \i_no_async_controls.output_reg[32] ,
    reset_0);
  output [32:0]A;
  input [14:0]sweeplmt;
  input reset;
  input [14:0]signed_to_std_logic_vector;
  input [0:0]CO;
  input [31:0]S;
  input [0:0]\i_no_async_controls.output_reg[32] ;
  input [0:0]reset_0;

  wire [32:0]A;
  wire [0:0]CO;
  wire [31:0]S;
  wire [0:0]\i_no_async_controls.output_reg[32] ;
  wire reset;
  wire [0:0]reset_0;
  wire [14:0]signed_to_std_logic_vector;
  wire [14:0]sweeplmt;

  LUT4 #(
    .INIT(16'h004E)) 
    \comp6.core_instance6_i_1 
       (.I0(CO),
        .I1(S[31]),
        .I2(reset_0),
        .I3(\i_no_async_controls.output_reg[32] ),
        .O(A[32]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_10 
       (.I0(sweeplmt[6]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[6]),
        .I3(CO),
        .I4(S[23]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[23]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_11 
       (.I0(sweeplmt[5]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[5]),
        .I3(CO),
        .I4(S[22]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[22]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_12 
       (.I0(sweeplmt[4]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[4]),
        .I3(CO),
        .I4(S[21]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[21]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_13 
       (.I0(sweeplmt[3]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[3]),
        .I3(CO),
        .I4(S[20]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[20]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_14 
       (.I0(sweeplmt[2]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[2]),
        .I3(CO),
        .I4(S[19]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[19]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_15 
       (.I0(sweeplmt[1]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[1]),
        .I3(CO),
        .I4(S[18]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[18]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_16 
       (.I0(sweeplmt[0]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[0]),
        .I3(CO),
        .I4(S[17]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[17]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_17 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[16]),
        .I2(CO),
        .O(A[16]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_18 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[15]),
        .I2(CO),
        .O(A[15]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_19 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[14]),
        .I2(CO),
        .O(A[14]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_2 
       (.I0(sweeplmt[14]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[14]),
        .I3(CO),
        .I4(S[31]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[31]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_20 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[13]),
        .I2(CO),
        .O(A[13]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_21 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[12]),
        .I2(CO),
        .O(A[12]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_22 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[11]),
        .I2(CO),
        .O(A[11]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_23 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[10]),
        .I2(CO),
        .O(A[10]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_24 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[9]),
        .I2(CO),
        .O(A[9]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_25 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[8]),
        .I2(CO),
        .O(A[8]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_26 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[7]),
        .I2(CO),
        .O(A[7]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_27 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[6]),
        .I2(CO),
        .O(A[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_28 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[5]),
        .I2(CO),
        .O(A[5]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_29 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[4]),
        .I2(CO),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_3 
       (.I0(sweeplmt[13]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[13]),
        .I3(CO),
        .I4(S[30]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_30 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[3]),
        .I2(CO),
        .O(A[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_31 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[2]),
        .I2(CO),
        .O(A[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_32 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[1]),
        .I2(CO),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \comp6.core_instance6_i_33 
       (.I0(\i_no_async_controls.output_reg[32] ),
        .I1(S[0]),
        .I2(CO),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_4 
       (.I0(sweeplmt[12]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[12]),
        .I3(CO),
        .I4(S[29]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[29]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_5 
       (.I0(sweeplmt[11]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[11]),
        .I3(CO),
        .I4(S[28]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[28]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_6 
       (.I0(sweeplmt[10]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[10]),
        .I3(CO),
        .I4(S[27]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[27]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_7 
       (.I0(sweeplmt[9]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[9]),
        .I3(CO),
        .I4(S[26]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[26]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_8 
       (.I0(sweeplmt[8]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[8]),
        .I3(CO),
        .I4(S[25]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[25]));
  LUT6 #(
    .INIT(64'h22222222F0FFF000)) 
    \comp6.core_instance6_i_9 
       (.I0(sweeplmt[7]),
        .I1(reset),
        .I2(signed_to_std_logic_vector[7]),
        .I3(CO),
        .I4(S[24]),
        .I5(\i_no_async_controls.output_reg[32] ),
        .O(A[24]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_93e16dbfde" *) 
module complexphasedetector_0_sysgen_mux_93e16dbfde
   (S,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][17]_0 ,
    clk,
    q,
    \reg_array[17].fde_used.u2 ,
    \reg_array[17].fde_used.u2_0 ,
    \reg_array[17].fde_used.u2_1 ,
    \reg_array[17].fde_used.u2_2 ,
    \reg_array[17].fde_used.u2_3 );
  output [0:0]S;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output [16:0]\op_mem_91_20_reg[0][17]_0 ;
  input clk;
  input [0:0]q;
  input [3:0]\reg_array[17].fde_used.u2 ;
  input [3:0]\reg_array[17].fde_used.u2_0 ;
  input [3:0]\reg_array[17].fde_used.u2_1 ;
  input [3:0]\reg_array[17].fde_used.u2_2 ;
  input [0:0]\reg_array[17].fde_used.u2_3 ;

  wire [0:0]S;
  wire clk;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [16:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [17:17]\pipe_16_22_reg[0]_1 ;
  wire [0:0]q;
  wire [3:0]\reg_array[17].fde_used.u2 ;
  wire [3:0]\reg_array[17].fde_used.u2_0 ;
  wire [3:0]\reg_array[17].fde_used.u2_1 ;
  wire [3:0]\reg_array[17].fde_used.u2_2 ;
  wire [0:0]\reg_array[17].fde_used.u2_3 ;
  wire unregy_join_6_1_carry__0_n_0;
  wire unregy_join_6_1_carry__0_n_1;
  wire unregy_join_6_1_carry__0_n_2;
  wire unregy_join_6_1_carry__0_n_3;
  wire unregy_join_6_1_carry__0_n_4;
  wire unregy_join_6_1_carry__0_n_5;
  wire unregy_join_6_1_carry__0_n_6;
  wire unregy_join_6_1_carry__0_n_7;
  wire unregy_join_6_1_carry__1_n_0;
  wire unregy_join_6_1_carry__1_n_1;
  wire unregy_join_6_1_carry__1_n_2;
  wire unregy_join_6_1_carry__1_n_3;
  wire unregy_join_6_1_carry__1_n_4;
  wire unregy_join_6_1_carry__1_n_5;
  wire unregy_join_6_1_carry__1_n_6;
  wire unregy_join_6_1_carry__1_n_7;
  wire unregy_join_6_1_carry__2_n_0;
  wire unregy_join_6_1_carry__2_n_1;
  wire unregy_join_6_1_carry__2_n_2;
  wire unregy_join_6_1_carry__2_n_3;
  wire unregy_join_6_1_carry__2_n_4;
  wire unregy_join_6_1_carry__2_n_5;
  wire unregy_join_6_1_carry__2_n_6;
  wire unregy_join_6_1_carry__2_n_7;
  wire unregy_join_6_1_carry__3_n_2;
  wire unregy_join_6_1_carry__3_n_7;
  wire unregy_join_6_1_carry_n_0;
  wire unregy_join_6_1_carry_n_1;
  wire unregy_join_6_1_carry_n_2;
  wire unregy_join_6_1_carry_n_3;
  wire unregy_join_6_1_carry_n_4;
  wire unregy_join_6_1_carry_n_5;
  wire unregy_join_6_1_carry_n_6;
  wire unregy_join_6_1_carry_n_7;
  wire [3:0]NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_unregy_join_6_1_carry__3_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__29
       (.I0(\pipe_16_22_reg[0]_1 ),
        .O(\op_mem_91_20_reg[0][17] ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2 
       (.I0(\pipe_16_22_reg[0]_1 ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_7),
        .Q(\op_mem_91_20_reg[0][17]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_5),
        .Q(\op_mem_91_20_reg[0][17]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_4),
        .Q(\op_mem_91_20_reg[0][17]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_7),
        .Q(\op_mem_91_20_reg[0][17]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_6),
        .Q(\op_mem_91_20_reg[0][17]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_5),
        .Q(\op_mem_91_20_reg[0][17]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_4),
        .Q(\op_mem_91_20_reg[0][17]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__3_n_7),
        .Q(\op_mem_91_20_reg[0][17]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__3_n_2),
        .Q(\pipe_16_22_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_6),
        .Q(\op_mem_91_20_reg[0][17]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_5),
        .Q(\op_mem_91_20_reg[0][17]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_4),
        .Q(\op_mem_91_20_reg[0][17]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_7),
        .Q(\op_mem_91_20_reg[0][17]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_6),
        .Q(\op_mem_91_20_reg[0][17]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_5),
        .Q(\op_mem_91_20_reg[0][17]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_4),
        .Q(\op_mem_91_20_reg[0][17]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_7),
        .Q(\op_mem_91_20_reg[0][17]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_6),
        .Q(\op_mem_91_20_reg[0][17]_0 [9]),
        .R(1'b0));
  CARRY4 unregy_join_6_1_carry
       (.CI(1'b0),
        .CO({unregy_join_6_1_carry_n_0,unregy_join_6_1_carry_n_1,unregy_join_6_1_carry_n_2,unregy_join_6_1_carry_n_3}),
        .CYINIT(q),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry_n_4,unregy_join_6_1_carry_n_5,unregy_join_6_1_carry_n_6,unregy_join_6_1_carry_n_7}),
        .S(\reg_array[17].fde_used.u2 ));
  CARRY4 unregy_join_6_1_carry__0
       (.CI(unregy_join_6_1_carry_n_0),
        .CO({unregy_join_6_1_carry__0_n_0,unregy_join_6_1_carry__0_n_1,unregy_join_6_1_carry__0_n_2,unregy_join_6_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__0_n_4,unregy_join_6_1_carry__0_n_5,unregy_join_6_1_carry__0_n_6,unregy_join_6_1_carry__0_n_7}),
        .S(\reg_array[17].fde_used.u2_0 ));
  CARRY4 unregy_join_6_1_carry__1
       (.CI(unregy_join_6_1_carry__0_n_0),
        .CO({unregy_join_6_1_carry__1_n_0,unregy_join_6_1_carry__1_n_1,unregy_join_6_1_carry__1_n_2,unregy_join_6_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__1_n_4,unregy_join_6_1_carry__1_n_5,unregy_join_6_1_carry__1_n_6,unregy_join_6_1_carry__1_n_7}),
        .S(\reg_array[17].fde_used.u2_1 ));
  CARRY4 unregy_join_6_1_carry__2
       (.CI(unregy_join_6_1_carry__1_n_0),
        .CO({unregy_join_6_1_carry__2_n_0,unregy_join_6_1_carry__2_n_1,unregy_join_6_1_carry__2_n_2,unregy_join_6_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__2_n_4,unregy_join_6_1_carry__2_n_5,unregy_join_6_1_carry__2_n_6,unregy_join_6_1_carry__2_n_7}),
        .S(\reg_array[17].fde_used.u2_2 ));
  CARRY4 unregy_join_6_1_carry__3
       (.CI(unregy_join_6_1_carry__2_n_0),
        .CO({NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED[3:2],unregy_join_6_1_carry__3_n_2,NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_unregy_join_6_1_carry__3_O_UNCONNECTED[3:1],unregy_join_6_1_carry__3_n_7}),
        .S({1'b0,1'b0,1'b1,\reg_array[17].fde_used.u2_3 }));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_93e16dbfde" *) 
module complexphasedetector_0_sysgen_mux_93e16dbfde_26
   (S,
    \op_mem_91_20_reg[0][17] ,
    \op_mem_91_20_reg[0][17]_0 ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][3] ,
    clk,
    q,
    \reg_array[17].fde_used.u2 ,
    \reg_array[17].fde_used.u2_0 ,
    \reg_array[17].fde_used.u2_1 ,
    \reg_array[17].fde_used.u2_2 ,
    \reg_array[17].fde_used.u2_3 );
  output [0:0]S;
  output [0:0]\op_mem_91_20_reg[0][17] ;
  output [0:0]\op_mem_91_20_reg[0][17]_0 ;
  output [3:0]\op_mem_91_20_reg[0][15] ;
  output [3:0]\op_mem_91_20_reg[0][11] ;
  output [3:0]\op_mem_91_20_reg[0][7] ;
  output [3:0]\op_mem_91_20_reg[0][3] ;
  input clk;
  input [0:0]q;
  input [3:0]\reg_array[17].fde_used.u2 ;
  input [3:0]\reg_array[17].fde_used.u2_0 ;
  input [3:0]\reg_array[17].fde_used.u2_1 ;
  input [3:0]\reg_array[17].fde_used.u2_2 ;
  input [0:0]\reg_array[17].fde_used.u2_3 ;

  wire [0:0]S;
  wire clk;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [0:0]\op_mem_91_20_reg[0][17] ;
  wire [0:0]\op_mem_91_20_reg[0][17]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire \pipe_16_22_reg_n_0_[0][17] ;
  wire [0:0]q;
  wire [3:0]\reg_array[17].fde_used.u2 ;
  wire [3:0]\reg_array[17].fde_used.u2_0 ;
  wire [3:0]\reg_array[17].fde_used.u2_1 ;
  wire [3:0]\reg_array[17].fde_used.u2_2 ;
  wire [0:0]\reg_array[17].fde_used.u2_3 ;
  wire unregy_join_6_1_carry__0_n_0;
  wire unregy_join_6_1_carry__0_n_1;
  wire unregy_join_6_1_carry__0_n_2;
  wire unregy_join_6_1_carry__0_n_3;
  wire unregy_join_6_1_carry__0_n_4;
  wire unregy_join_6_1_carry__0_n_5;
  wire unregy_join_6_1_carry__0_n_6;
  wire unregy_join_6_1_carry__0_n_7;
  wire unregy_join_6_1_carry__1_n_0;
  wire unregy_join_6_1_carry__1_n_1;
  wire unregy_join_6_1_carry__1_n_2;
  wire unregy_join_6_1_carry__1_n_3;
  wire unregy_join_6_1_carry__1_n_4;
  wire unregy_join_6_1_carry__1_n_5;
  wire unregy_join_6_1_carry__1_n_6;
  wire unregy_join_6_1_carry__1_n_7;
  wire unregy_join_6_1_carry__2_n_0;
  wire unregy_join_6_1_carry__2_n_1;
  wire unregy_join_6_1_carry__2_n_2;
  wire unregy_join_6_1_carry__2_n_3;
  wire unregy_join_6_1_carry__2_n_4;
  wire unregy_join_6_1_carry__2_n_5;
  wire unregy_join_6_1_carry__2_n_6;
  wire unregy_join_6_1_carry__2_n_7;
  wire unregy_join_6_1_carry__3_n_2;
  wire unregy_join_6_1_carry__3_n_7;
  wire unregy_join_6_1_carry_n_0;
  wire unregy_join_6_1_carry_n_1;
  wire unregy_join_6_1_carry_n_2;
  wire unregy_join_6_1_carry_n_3;
  wire unregy_join_6_1_carry_n_4;
  wire unregy_join_6_1_carry_n_5;
  wire unregy_join_6_1_carry_n_6;
  wire unregy_join_6_1_carry_n_7;
  wire [3:0]NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_unregy_join_6_1_carry__3_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__36
       (.I0(\pipe_16_22_reg_n_0_[0][17] ),
        .O(\op_mem_91_20_reg[0][17] ));
  LUT1 #(
    .INIT(2'h2)) 
    \op_mem_91_20[0][17]_i_2__7 
       (.I0(\pipe_16_22_reg_n_0_[0][17] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_7),
        .Q(\op_mem_91_20_reg[0][3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_5),
        .Q(\op_mem_91_20_reg[0][11] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_4),
        .Q(\op_mem_91_20_reg[0][11] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_7),
        .Q(\op_mem_91_20_reg[0][15] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_6),
        .Q(\op_mem_91_20_reg[0][15] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_5),
        .Q(\op_mem_91_20_reg[0][15] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__2_n_4),
        .Q(\op_mem_91_20_reg[0][15] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__3_n_7),
        .Q(\op_mem_91_20_reg[0][17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__3_n_2),
        .Q(\pipe_16_22_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_6),
        .Q(\op_mem_91_20_reg[0][3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_5),
        .Q(\op_mem_91_20_reg[0][3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry_n_4),
        .Q(\op_mem_91_20_reg[0][3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_7),
        .Q(\op_mem_91_20_reg[0][7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_6),
        .Q(\op_mem_91_20_reg[0][7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_5),
        .Q(\op_mem_91_20_reg[0][7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__0_n_4),
        .Q(\op_mem_91_20_reg[0][7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_7),
        .Q(\op_mem_91_20_reg[0][11] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_carry__1_n_6),
        .Q(\op_mem_91_20_reg[0][11] [1]),
        .R(1'b0));
  CARRY4 unregy_join_6_1_carry
       (.CI(1'b0),
        .CO({unregy_join_6_1_carry_n_0,unregy_join_6_1_carry_n_1,unregy_join_6_1_carry_n_2,unregy_join_6_1_carry_n_3}),
        .CYINIT(q),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry_n_4,unregy_join_6_1_carry_n_5,unregy_join_6_1_carry_n_6,unregy_join_6_1_carry_n_7}),
        .S(\reg_array[17].fde_used.u2 ));
  CARRY4 unregy_join_6_1_carry__0
       (.CI(unregy_join_6_1_carry_n_0),
        .CO({unregy_join_6_1_carry__0_n_0,unregy_join_6_1_carry__0_n_1,unregy_join_6_1_carry__0_n_2,unregy_join_6_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__0_n_4,unregy_join_6_1_carry__0_n_5,unregy_join_6_1_carry__0_n_6,unregy_join_6_1_carry__0_n_7}),
        .S(\reg_array[17].fde_used.u2_0 ));
  CARRY4 unregy_join_6_1_carry__1
       (.CI(unregy_join_6_1_carry__0_n_0),
        .CO({unregy_join_6_1_carry__1_n_0,unregy_join_6_1_carry__1_n_1,unregy_join_6_1_carry__1_n_2,unregy_join_6_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__1_n_4,unregy_join_6_1_carry__1_n_5,unregy_join_6_1_carry__1_n_6,unregy_join_6_1_carry__1_n_7}),
        .S(\reg_array[17].fde_used.u2_1 ));
  CARRY4 unregy_join_6_1_carry__2
       (.CI(unregy_join_6_1_carry__1_n_0),
        .CO({unregy_join_6_1_carry__2_n_0,unregy_join_6_1_carry__2_n_1,unregy_join_6_1_carry__2_n_2,unregy_join_6_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({unregy_join_6_1_carry__2_n_4,unregy_join_6_1_carry__2_n_5,unregy_join_6_1_carry__2_n_6,unregy_join_6_1_carry__2_n_7}),
        .S(\reg_array[17].fde_used.u2_2 ));
  CARRY4 unregy_join_6_1_carry__3
       (.CI(unregy_join_6_1_carry__2_n_0),
        .CO({NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED[3:2],unregy_join_6_1_carry__3_n_2,NLW_unregy_join_6_1_carry__3_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_unregy_join_6_1_carry__3_O_UNCONNECTED[3:1],unregy_join_6_1_carry__3_n_7}),
        .S({1'b0,1'b0,1'b1,\reg_array[17].fde_used.u2_3 }));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_93e16dbfde" *) 
module complexphasedetector_0_sysgen_mux_93e16dbfde_27
   (\pipe_16_22_reg[0]_0 ,
    clk,
    b,
    d1,
    \reg_array[0].fde_used.u2 );
  output [17:0]\pipe_16_22_reg[0]_0 ;
  input clk;
  input [17:0]b;
  input [16:0]d1;
  input [0:0]\reg_array[0].fde_used.u2 ;

  wire [17:0]b;
  wire clk;
  wire [16:0]d1;
  wire [17:0]\pipe_16_22_reg[0]_0 ;
  wire [0:0]\reg_array[0].fde_used.u2 ;
  wire [17:1]unregy_join_6_1_0;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(d1[9]),
        .I1(b[10]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(d1[10]),
        .I1(b[11]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(d1[11]),
        .I1(b[12]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(d1[12]),
        .I1(b[13]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(d1[13]),
        .I1(b[14]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(d1[14]),
        .I1(b[15]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(d1[15]),
        .I1(b[16]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(d1[16]),
        .I1(b[17]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][1]_i_1 
       (.I0(d1[0]),
        .I1(b[1]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][2]_i_1 
       (.I0(d1[1]),
        .I1(b[2]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][3]_i_1 
       (.I0(d1[2]),
        .I1(b[3]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(d1[3]),
        .I1(b[4]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(d1[4]),
        .I1(b[5]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(d1[5]),
        .I1(b[6]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(d1[6]),
        .I1(b[7]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(d1[7]),
        .I1(b[8]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(d1[8]),
        .I1(b[9]),
        .I2(\reg_array[0].fde_used.u2 ),
        .O(unregy_join_6_1_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(b[0]),
        .Q(\pipe_16_22_reg[0]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[10]),
        .Q(\pipe_16_22_reg[0]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[11]),
        .Q(\pipe_16_22_reg[0]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[12]),
        .Q(\pipe_16_22_reg[0]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[13]),
        .Q(\pipe_16_22_reg[0]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[14]),
        .Q(\pipe_16_22_reg[0]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[15]),
        .Q(\pipe_16_22_reg[0]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[16]),
        .Q(\pipe_16_22_reg[0]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[17]),
        .Q(\pipe_16_22_reg[0]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[1]),
        .Q(\pipe_16_22_reg[0]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[2]),
        .Q(\pipe_16_22_reg[0]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[3]),
        .Q(\pipe_16_22_reg[0]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[4]),
        .Q(\pipe_16_22_reg[0]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[5]),
        .Q(\pipe_16_22_reg[0]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[6]),
        .Q(\pipe_16_22_reg[0]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[7]),
        .Q(\pipe_16_22_reg[0]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[8]),
        .Q(\pipe_16_22_reg[0]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1_0[9]),
        .Q(\pipe_16_22_reg[0]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_b291a9fbb0" *) 
module complexphasedetector_0_sysgen_mux_b291a9fbb0
   (phase_detect,
    unregy_join_6_1,
    clk);
  output [17:0]phase_detect;
  input [17:0]unregy_join_6_1;
  input clk;

  wire clk;
  wire [17:0]phase_detect;
  wire [17:0]unregy_join_6_1;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[0]),
        .Q(phase_detect[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[10]),
        .Q(phase_detect[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[11]),
        .Q(phase_detect[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[12]),
        .Q(phase_detect[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[13]),
        .Q(phase_detect[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[14]),
        .Q(phase_detect[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[15]),
        .Q(phase_detect[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[16]),
        .Q(phase_detect[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[17]),
        .Q(phase_detect[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[1]),
        .Q(phase_detect[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[2]),
        .Q(phase_detect[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[3]),
        .Q(phase_detect[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[4]),
        .Q(phase_detect[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[5]),
        .Q(phase_detect[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[6]),
        .Q(phase_detect[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[7]),
        .Q(phase_detect[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[8]),
        .Q(phase_detect[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[9]),
        .Q(phase_detect[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_b291a9fbb0" *) 
module complexphasedetector_0_sysgen_mux_b291a9fbb0_25
   (S,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15]_0 ,
    \pipe_16_22_reg[0][17]_0 ,
    DI,
    unregy_join_6_1,
    CO,
    \pipe_16_22_reg[0]_0 ,
    clk,
    O,
    \pipe_16_22_reg[0][17]_1 ,
    \pipe_16_22_reg[0][3]_0 ,
    q,
    \pipe_16_22_reg[0][7]_1 ,
    \pipe_16_22_reg[0][11]_1 ,
    \pipe_16_22_reg[0][15]_1 );
  output [3:0]S;
  output [3:0]\pipe_16_22_reg[0][7]_0 ;
  output [3:0]\pipe_16_22_reg[0][11]_0 ;
  output [3:0]\pipe_16_22_reg[0][15]_0 ;
  output [1:0]\pipe_16_22_reg[0][17]_0 ;
  output [0:0]DI;
  output [17:0]unregy_join_6_1;
  input [0:0]CO;
  input [17:0]\pipe_16_22_reg[0]_0 ;
  input clk;
  input [1:0]O;
  input [0:0]\pipe_16_22_reg[0][17]_1 ;
  input [3:0]\pipe_16_22_reg[0][3]_0 ;
  input [0:0]q;
  input [3:0]\pipe_16_22_reg[0][7]_1 ;
  input [3:0]\pipe_16_22_reg[0][11]_1 ;
  input [3:0]\pipe_16_22_reg[0][15]_1 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [3:0]S;
  wire clk;
  wire [16:0]mux_y_net_x1;
  wire \pipe_16_22[0][17]_i_1__0_n_0 ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][11]_1 ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15]_1 ;
  wire [1:0]\pipe_16_22_reg[0][17]_0 ;
  wire [0:0]\pipe_16_22_reg[0][17]_1 ;
  wire [3:0]\pipe_16_22_reg[0][3]_0 ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;
  wire [3:0]\pipe_16_22_reg[0][7]_1 ;
  wire [17:0]\pipe_16_22_reg[0]_0 ;
  wire [0:0]q;
  wire [17:0]unregy_join_6_1;

  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_1__3
       (.I0(mux_y_net_x1[7]),
        .O(\pipe_16_22_reg[0][7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_2__3
       (.I0(mux_y_net_x1[6]),
        .O(\pipe_16_22_reg[0][7]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_3__3
       (.I0(mux_y_net_x1[5]),
        .O(\pipe_16_22_reg[0][7]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__0_i_4__3
       (.I0(mux_y_net_x1[4]),
        .O(\pipe_16_22_reg[0][7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_1__3
       (.I0(mux_y_net_x1[11]),
        .O(\pipe_16_22_reg[0][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_2__3
       (.I0(mux_y_net_x1[10]),
        .O(\pipe_16_22_reg[0][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_3__3
       (.I0(mux_y_net_x1[9]),
        .O(\pipe_16_22_reg[0][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__1_i_4__3
       (.I0(mux_y_net_x1[8]),
        .O(\pipe_16_22_reg[0][11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_1__3
       (.I0(mux_y_net_x1[15]),
        .O(\pipe_16_22_reg[0][15]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_2__3
       (.I0(mux_y_net_x1[14]),
        .O(\pipe_16_22_reg[0][15]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_3__3
       (.I0(mux_y_net_x1[13]),
        .O(\pipe_16_22_reg[0][15]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__2_i_4__2
       (.I0(mux_y_net_x1[12]),
        .O(\pipe_16_22_reg[0][15]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_1__2
       (.I0(DI),
        .O(\pipe_16_22_reg[0][17]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry__3_i_2__2
       (.I0(mux_y_net_x1[16]),
        .O(\pipe_16_22_reg[0][17]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_1__3
       (.I0(mux_y_net_x1[3]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_2__3
       (.I0(mux_y_net_x1[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    internal_ip_35_9_neg_carry_i_3__3
       (.I0(mux_y_net_x1[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h2)) 
    internal_ip_35_9_neg_carry_i_4__2
       (.I0(mux_y_net_x1[0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][0]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][3]_0 [0]),
        .I3(mux_y_net_x1[0]),
        .I4(q),
        .O(unregy_join_6_1[0]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][10]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][11]_1 [2]),
        .I3(mux_y_net_x1[10]),
        .I4(q),
        .O(unregy_join_6_1[10]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][11]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][11]_1 [3]),
        .I3(mux_y_net_x1[11]),
        .I4(q),
        .O(unregy_join_6_1[11]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][12]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][15]_1 [0]),
        .I3(mux_y_net_x1[12]),
        .I4(q),
        .O(unregy_join_6_1[12]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][13]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][15]_1 [1]),
        .I3(mux_y_net_x1[13]),
        .I4(q),
        .O(unregy_join_6_1[13]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][14]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][15]_1 [2]),
        .I3(mux_y_net_x1[14]),
        .I4(q),
        .O(unregy_join_6_1[14]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][15]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][15]_1 [3]),
        .I3(mux_y_net_x1[15]),
        .I4(q),
        .O(unregy_join_6_1[15]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][16]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(O[0]),
        .I3(mux_y_net_x1[16]),
        .I4(q),
        .O(unregy_join_6_1[16]));
  LUT3 #(
    .INIT(8'h5C)) 
    \mux11/pipe_16_22[0][17]_i_1 
       (.I0(\pipe_16_22_reg[0][17]_1 ),
        .I1(DI),
        .I2(q),
        .O(unregy_join_6_1[17]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][1]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][3]_0 [1]),
        .I3(mux_y_net_x1[1]),
        .I4(q),
        .O(unregy_join_6_1[1]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][2]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][3]_0 [2]),
        .I3(mux_y_net_x1[2]),
        .I4(q),
        .O(unregy_join_6_1[2]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][3]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][3]_0 [3]),
        .I3(mux_y_net_x1[3]),
        .I4(q),
        .O(unregy_join_6_1[3]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][4]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][7]_1 [0]),
        .I3(mux_y_net_x1[4]),
        .I4(q),
        .O(unregy_join_6_1[4]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][5]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][7]_1 [1]),
        .I3(mux_y_net_x1[5]),
        .I4(q),
        .O(unregy_join_6_1[5]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][6]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][7]_1 [2]),
        .I3(mux_y_net_x1[6]),
        .I4(q),
        .O(unregy_join_6_1[6]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][7]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][7]_1 [3]),
        .I3(mux_y_net_x1[7]),
        .I4(q),
        .O(unregy_join_6_1[7]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][8]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][11]_1 [0]),
        .I3(mux_y_net_x1[8]),
        .I4(q),
        .O(unregy_join_6_1[8]));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \mux11/pipe_16_22[0][9]_i_1 
       (.I0(O[1]),
        .I1(\pipe_16_22_reg[0][17]_1 ),
        .I2(\pipe_16_22_reg[0][11]_1 [1]),
        .I3(mux_y_net_x1[9]),
        .I4(q),
        .O(unregy_join_6_1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \pipe_16_22[0][17]_i_1__0 
       (.I0(CO),
        .O(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [0]),
        .Q(mux_y_net_x1[0]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [10]),
        .Q(mux_y_net_x1[10]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [11]),
        .Q(mux_y_net_x1[11]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [12]),
        .Q(mux_y_net_x1[12]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [13]),
        .Q(mux_y_net_x1[13]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [14]),
        .Q(mux_y_net_x1[14]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [15]),
        .Q(mux_y_net_x1[15]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [16]),
        .Q(mux_y_net_x1[16]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [17]),
        .Q(DI),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [1]),
        .Q(mux_y_net_x1[1]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [2]),
        .Q(mux_y_net_x1[2]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [3]),
        .Q(mux_y_net_x1[3]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [4]),
        .Q(mux_y_net_x1[4]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [5]),
        .Q(mux_y_net_x1[5]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [6]),
        .Q(mux_y_net_x1[6]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [7]),
        .Q(mux_y_net_x1[7]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [8]),
        .Q(mux_y_net_x1[8]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0]_0 [9]),
        .Q(mux_y_net_x1[9]),
        .R(\pipe_16_22[0][17]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_b291a9fbb0" *) 
module complexphasedetector_0_sysgen_mux_b291a9fbb0_56
   (d,
    unregy_join_6_1,
    clk);
  output [17:0]d;
  input [17:0]unregy_join_6_1;
  input clk;

  wire clk;
  wire [17:0]d;
  wire [17:0]unregy_join_6_1;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[0]),
        .Q(d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[10]),
        .Q(d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[11]),
        .Q(d[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[12]),
        .Q(d[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[13]),
        .Q(d[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[14]),
        .Q(d[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[15]),
        .Q(d[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[16]),
        .Q(d[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[17]),
        .Q(d[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[1]),
        .Q(d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[2]),
        .Q(d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[3]),
        .Q(d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[4]),
        .Q(d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[5]),
        .Q(d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[6]),
        .Q(d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[7]),
        .Q(d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[8]),
        .Q(d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[9]),
        .Q(d[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_b291a9fbb0" *) 
module complexphasedetector_0_sysgen_mux_b291a9fbb0_57
   (s_axis_a_tdata,
    op_mem_0_8_24_reg,
    clk,
    op_mem_0_8_24_reg_0,
    op_mem_0_8_24_reg_1,
    op_mem_0_8_24_reg_2,
    op_mem_0_8_24_reg_3,
    op_mem_0_8_24_reg_4,
    op_mem_0_8_24_reg_5,
    op_mem_0_8_24_reg_6,
    op_mem_0_8_24_reg_7,
    op_mem_0_8_24_reg_8,
    op_mem_0_8_24_reg_9,
    op_mem_0_8_24_reg_10,
    op_mem_0_8_24_reg_11,
    op_mem_0_8_24_reg_12,
    op_mem_0_8_24_reg_13,
    op_mem_0_8_24_reg_14,
    op_mem_0_8_24_reg_15,
    op_mem_0_8_24_reg_16);
  output [17:0]s_axis_a_tdata;
  input op_mem_0_8_24_reg;
  input clk;
  input op_mem_0_8_24_reg_0;
  input op_mem_0_8_24_reg_1;
  input op_mem_0_8_24_reg_2;
  input op_mem_0_8_24_reg_3;
  input op_mem_0_8_24_reg_4;
  input op_mem_0_8_24_reg_5;
  input op_mem_0_8_24_reg_6;
  input op_mem_0_8_24_reg_7;
  input op_mem_0_8_24_reg_8;
  input op_mem_0_8_24_reg_9;
  input op_mem_0_8_24_reg_10;
  input op_mem_0_8_24_reg_11;
  input op_mem_0_8_24_reg_12;
  input op_mem_0_8_24_reg_13;
  input op_mem_0_8_24_reg_14;
  input op_mem_0_8_24_reg_15;
  input op_mem_0_8_24_reg_16;

  wire clk;
  wire op_mem_0_8_24_reg;
  wire op_mem_0_8_24_reg_0;
  wire op_mem_0_8_24_reg_1;
  wire op_mem_0_8_24_reg_10;
  wire op_mem_0_8_24_reg_11;
  wire op_mem_0_8_24_reg_12;
  wire op_mem_0_8_24_reg_13;
  wire op_mem_0_8_24_reg_14;
  wire op_mem_0_8_24_reg_15;
  wire op_mem_0_8_24_reg_16;
  wire op_mem_0_8_24_reg_2;
  wire op_mem_0_8_24_reg_3;
  wire op_mem_0_8_24_reg_4;
  wire op_mem_0_8_24_reg_5;
  wire op_mem_0_8_24_reg_6;
  wire op_mem_0_8_24_reg_7;
  wire op_mem_0_8_24_reg_8;
  wire op_mem_0_8_24_reg_9;
  wire [17:0]s_axis_a_tdata;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_16),
        .Q(s_axis_a_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_6),
        .Q(s_axis_a_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_5),
        .Q(s_axis_a_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_4),
        .Q(s_axis_a_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_3),
        .Q(s_axis_a_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_2),
        .Q(s_axis_a_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_1),
        .Q(s_axis_a_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_0),
        .Q(s_axis_a_tdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg),
        .Q(s_axis_a_tdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_15),
        .Q(s_axis_a_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_14),
        .Q(s_axis_a_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_13),
        .Q(s_axis_a_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_12),
        .Q(s_axis_a_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_11),
        .Q(s_axis_a_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_10),
        .Q(s_axis_a_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_9),
        .Q(s_axis_a_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_8),
        .Q(s_axis_a_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_7),
        .Q(s_axis_a_tdata[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_b291a9fbb0" *) 
module complexphasedetector_0_sysgen_mux_b291a9fbb0_58
   (\reg_array[17].fde_used.u2 ,
    op_mem_0_8_24_reg,
    clk,
    op_mem_0_8_24_reg_0,
    op_mem_0_8_24_reg_1,
    op_mem_0_8_24_reg_2,
    op_mem_0_8_24_reg_3,
    op_mem_0_8_24_reg_4,
    op_mem_0_8_24_reg_5,
    op_mem_0_8_24_reg_6,
    op_mem_0_8_24_reg_7,
    op_mem_0_8_24_reg_8,
    op_mem_0_8_24_reg_9,
    op_mem_0_8_24_reg_10,
    op_mem_0_8_24_reg_11,
    op_mem_0_8_24_reg_12,
    op_mem_0_8_24_reg_13,
    op_mem_0_8_24_reg_14,
    op_mem_0_8_24_reg_15,
    op_mem_0_8_24_reg_16);
  output [17:0]\reg_array[17].fde_used.u2 ;
  input op_mem_0_8_24_reg;
  input clk;
  input op_mem_0_8_24_reg_0;
  input op_mem_0_8_24_reg_1;
  input op_mem_0_8_24_reg_2;
  input op_mem_0_8_24_reg_3;
  input op_mem_0_8_24_reg_4;
  input op_mem_0_8_24_reg_5;
  input op_mem_0_8_24_reg_6;
  input op_mem_0_8_24_reg_7;
  input op_mem_0_8_24_reg_8;
  input op_mem_0_8_24_reg_9;
  input op_mem_0_8_24_reg_10;
  input op_mem_0_8_24_reg_11;
  input op_mem_0_8_24_reg_12;
  input op_mem_0_8_24_reg_13;
  input op_mem_0_8_24_reg_14;
  input op_mem_0_8_24_reg_15;
  input op_mem_0_8_24_reg_16;

  wire clk;
  wire op_mem_0_8_24_reg;
  wire op_mem_0_8_24_reg_0;
  wire op_mem_0_8_24_reg_1;
  wire op_mem_0_8_24_reg_10;
  wire op_mem_0_8_24_reg_11;
  wire op_mem_0_8_24_reg_12;
  wire op_mem_0_8_24_reg_13;
  wire op_mem_0_8_24_reg_14;
  wire op_mem_0_8_24_reg_15;
  wire op_mem_0_8_24_reg_16;
  wire op_mem_0_8_24_reg_2;
  wire op_mem_0_8_24_reg_3;
  wire op_mem_0_8_24_reg_4;
  wire op_mem_0_8_24_reg_5;
  wire op_mem_0_8_24_reg_6;
  wire op_mem_0_8_24_reg_7;
  wire op_mem_0_8_24_reg_8;
  wire op_mem_0_8_24_reg_9;
  wire [17:0]\reg_array[17].fde_used.u2 ;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_16),
        .Q(\reg_array[17].fde_used.u2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_6),
        .Q(\reg_array[17].fde_used.u2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_5),
        .Q(\reg_array[17].fde_used.u2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_4),
        .Q(\reg_array[17].fde_used.u2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_3),
        .Q(\reg_array[17].fde_used.u2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_2),
        .Q(\reg_array[17].fde_used.u2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_1),
        .Q(\reg_array[17].fde_used.u2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_0),
        .Q(\reg_array[17].fde_used.u2 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg),
        .Q(\reg_array[17].fde_used.u2 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_15),
        .Q(\reg_array[17].fde_used.u2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_14),
        .Q(\reg_array[17].fde_used.u2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_13),
        .Q(\reg_array[17].fde_used.u2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_12),
        .Q(\reg_array[17].fde_used.u2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_11),
        .Q(\reg_array[17].fde_used.u2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_10),
        .Q(\reg_array[17].fde_used.u2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_9),
        .Q(\reg_array[17].fde_used.u2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_8),
        .Q(\reg_array[17].fde_used.u2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_7),
        .Q(\reg_array[17].fde_used.u2 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_b291a9fbb0" *) 
module complexphasedetector_0_sysgen_mux_b291a9fbb0_59
   (s_axis_a_tdata,
    op_mem_0_8_24_reg,
    clk,
    op_mem_0_8_24_reg_0,
    op_mem_0_8_24_reg_1,
    op_mem_0_8_24_reg_2,
    op_mem_0_8_24_reg_3,
    op_mem_0_8_24_reg_4,
    op_mem_0_8_24_reg_5,
    op_mem_0_8_24_reg_6,
    op_mem_0_8_24_reg_7,
    op_mem_0_8_24_reg_8,
    op_mem_0_8_24_reg_9,
    op_mem_0_8_24_reg_10,
    op_mem_0_8_24_reg_11,
    op_mem_0_8_24_reg_12,
    op_mem_0_8_24_reg_13,
    op_mem_0_8_24_reg_14,
    op_mem_0_8_24_reg_15,
    op_mem_0_8_24_reg_16);
  output [17:0]s_axis_a_tdata;
  input op_mem_0_8_24_reg;
  input clk;
  input op_mem_0_8_24_reg_0;
  input op_mem_0_8_24_reg_1;
  input op_mem_0_8_24_reg_2;
  input op_mem_0_8_24_reg_3;
  input op_mem_0_8_24_reg_4;
  input op_mem_0_8_24_reg_5;
  input op_mem_0_8_24_reg_6;
  input op_mem_0_8_24_reg_7;
  input op_mem_0_8_24_reg_8;
  input op_mem_0_8_24_reg_9;
  input op_mem_0_8_24_reg_10;
  input op_mem_0_8_24_reg_11;
  input op_mem_0_8_24_reg_12;
  input op_mem_0_8_24_reg_13;
  input op_mem_0_8_24_reg_14;
  input op_mem_0_8_24_reg_15;
  input op_mem_0_8_24_reg_16;

  wire clk;
  wire op_mem_0_8_24_reg;
  wire op_mem_0_8_24_reg_0;
  wire op_mem_0_8_24_reg_1;
  wire op_mem_0_8_24_reg_10;
  wire op_mem_0_8_24_reg_11;
  wire op_mem_0_8_24_reg_12;
  wire op_mem_0_8_24_reg_13;
  wire op_mem_0_8_24_reg_14;
  wire op_mem_0_8_24_reg_15;
  wire op_mem_0_8_24_reg_16;
  wire op_mem_0_8_24_reg_2;
  wire op_mem_0_8_24_reg_3;
  wire op_mem_0_8_24_reg_4;
  wire op_mem_0_8_24_reg_5;
  wire op_mem_0_8_24_reg_6;
  wire op_mem_0_8_24_reg_7;
  wire op_mem_0_8_24_reg_8;
  wire op_mem_0_8_24_reg_9;
  wire [17:0]s_axis_a_tdata;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_16),
        .Q(s_axis_a_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_6),
        .Q(s_axis_a_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_5),
        .Q(s_axis_a_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_4),
        .Q(s_axis_a_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_3),
        .Q(s_axis_a_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_2),
        .Q(s_axis_a_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_1),
        .Q(s_axis_a_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_0),
        .Q(s_axis_a_tdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg),
        .Q(s_axis_a_tdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_15),
        .Q(s_axis_a_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_14),
        .Q(s_axis_a_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_13),
        .Q(s_axis_a_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_12),
        .Q(s_axis_a_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_11),
        .Q(s_axis_a_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_10),
        .Q(s_axis_a_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_9),
        .Q(s_axis_a_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_8),
        .Q(s_axis_a_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(op_mem_0_8_24_reg_7),
        .Q(s_axis_a_tdata[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_negate_88c644c5e3" *) 
module complexphasedetector_0_sysgen_negate_88c644c5e3
   (signed_to_std_logic_vector,
    CO,
    S,
    DI,
    \reg_array[0].fde_used.u2 ,
    \reg_array[0].fde_used.u2_0 ,
    \sweeplmt[3] ,
    \sweeplmt[7] ,
    \sweeplmt[11] ,
    \sweeplmt[14] ,
    \i_no_async_controls.output_reg[32] );
  output [14:0]signed_to_std_logic_vector;
  output [0:0]CO;
  output [2:0]S;
  output [3:0]DI;
  output [3:0]\reg_array[0].fde_used.u2 ;
  output [3:0]\reg_array[0].fde_used.u2_0 ;
  input [3:0]\sweeplmt[3] ;
  input [3:0]\sweeplmt[7] ;
  input [3:0]\sweeplmt[11] ;
  input [2:0]\sweeplmt[14] ;
  input [14:0]\i_no_async_controls.output_reg[32] ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]S;
  wire [14:0]\i_no_async_controls.output_reg[32] ;
  wire internal_ip_35_9_neg_carry__0_n_0;
  wire internal_ip_35_9_neg_carry__0_n_1;
  wire internal_ip_35_9_neg_carry__0_n_2;
  wire internal_ip_35_9_neg_carry__0_n_3;
  wire internal_ip_35_9_neg_carry__1_n_0;
  wire internal_ip_35_9_neg_carry__1_n_1;
  wire internal_ip_35_9_neg_carry__1_n_2;
  wire internal_ip_35_9_neg_carry__1_n_3;
  wire internal_ip_35_9_neg_carry__2_n_2;
  wire internal_ip_35_9_neg_carry__2_n_3;
  wire internal_ip_35_9_neg_carry_n_0;
  wire internal_ip_35_9_neg_carry_n_1;
  wire internal_ip_35_9_neg_carry_n_2;
  wire internal_ip_35_9_neg_carry_n_3;
  wire [3:0]\reg_array[0].fde_used.u2 ;
  wire [3:0]\reg_array[0].fde_used.u2_0 ;
  wire [14:0]signed_to_std_logic_vector;
  wire [3:0]\sweeplmt[11] ;
  wire [2:0]\sweeplmt[14] ;
  wire [3:0]\sweeplmt[3] ;
  wire [3:0]\sweeplmt[7] ;
  wire [2:2]NLW_internal_ip_35_9_neg_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_internal_ip_35_9_neg_carry__2_O_UNCONNECTED;

  CARRY4 internal_ip_35_9_neg_carry
       (.CI(1'b0),
        .CO({internal_ip_35_9_neg_carry_n_0,internal_ip_35_9_neg_carry_n_1,internal_ip_35_9_neg_carry_n_2,internal_ip_35_9_neg_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(signed_to_std_logic_vector[3:0]),
        .S(\sweeplmt[3] ));
  CARRY4 internal_ip_35_9_neg_carry__0
       (.CI(internal_ip_35_9_neg_carry_n_0),
        .CO({internal_ip_35_9_neg_carry__0_n_0,internal_ip_35_9_neg_carry__0_n_1,internal_ip_35_9_neg_carry__0_n_2,internal_ip_35_9_neg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(signed_to_std_logic_vector[7:4]),
        .S(\sweeplmt[7] ));
  CARRY4 internal_ip_35_9_neg_carry__1
       (.CI(internal_ip_35_9_neg_carry__0_n_0),
        .CO({internal_ip_35_9_neg_carry__1_n_0,internal_ip_35_9_neg_carry__1_n_1,internal_ip_35_9_neg_carry__1_n_2,internal_ip_35_9_neg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(signed_to_std_logic_vector[11:8]),
        .S(\sweeplmt[11] ));
  CARRY4 internal_ip_35_9_neg_carry__2
       (.CI(internal_ip_35_9_neg_carry__1_n_0),
        .CO({CO,NLW_internal_ip_35_9_neg_carry__2_CO_UNCONNECTED[2],internal_ip_35_9_neg_carry__2_n_2,internal_ip_35_9_neg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_internal_ip_35_9_neg_carry__2_O_UNCONNECTED[3],signed_to_std_logic_vector[14:12]}),
        .S({1'b1,\sweeplmt[14] }));
  LUT4 #(
    .INIT(16'h2F02)) 
    result_16_3_rel_carry__0_i_1
       (.I0(signed_to_std_logic_vector[13]),
        .I1(\i_no_async_controls.output_reg[32] [13]),
        .I2(\i_no_async_controls.output_reg[32] [14]),
        .I3(signed_to_std_logic_vector[14]),
        .O(\reg_array[0].fde_used.u2_0 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    result_16_3_rel_carry__0_i_2
       (.I0(signed_to_std_logic_vector[11]),
        .I1(\i_no_async_controls.output_reg[32] [11]),
        .I2(\i_no_async_controls.output_reg[32] [12]),
        .I3(signed_to_std_logic_vector[12]),
        .O(\reg_array[0].fde_used.u2_0 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    result_16_3_rel_carry__0_i_3__0
       (.I0(signed_to_std_logic_vector[9]),
        .I1(\i_no_async_controls.output_reg[32] [9]),
        .I2(\i_no_async_controls.output_reg[32] [10]),
        .I3(signed_to_std_logic_vector[10]),
        .O(\reg_array[0].fde_used.u2_0 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    result_16_3_rel_carry__0_i_4
       (.I0(signed_to_std_logic_vector[7]),
        .I1(\i_no_async_controls.output_reg[32] [7]),
        .I2(\i_no_async_controls.output_reg[32] [8]),
        .I3(signed_to_std_logic_vector[8]),
        .O(\reg_array[0].fde_used.u2_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    result_16_3_rel_carry__0_i_5__0
       (.I0(signed_to_std_logic_vector[13]),
        .I1(\i_no_async_controls.output_reg[32] [13]),
        .I2(signed_to_std_logic_vector[14]),
        .I3(\i_no_async_controls.output_reg[32] [14]),
        .O(\reg_array[0].fde_used.u2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    result_16_3_rel_carry__0_i_6
       (.I0(signed_to_std_logic_vector[11]),
        .I1(\i_no_async_controls.output_reg[32] [11]),
        .I2(signed_to_std_logic_vector[12]),
        .I3(\i_no_async_controls.output_reg[32] [12]),
        .O(\reg_array[0].fde_used.u2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    result_16_3_rel_carry__0_i_7
       (.I0(signed_to_std_logic_vector[9]),
        .I1(\i_no_async_controls.output_reg[32] [9]),
        .I2(signed_to_std_logic_vector[10]),
        .I3(\i_no_async_controls.output_reg[32] [10]),
        .O(\reg_array[0].fde_used.u2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    result_16_3_rel_carry__0_i_8__0
       (.I0(signed_to_std_logic_vector[7]),
        .I1(\i_no_async_controls.output_reg[32] [7]),
        .I2(signed_to_std_logic_vector[8]),
        .I3(\i_no_async_controls.output_reg[32] [8]),
        .O(\reg_array[0].fde_used.u2 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    result_16_3_rel_carry_i_1
       (.I0(signed_to_std_logic_vector[5]),
        .I1(\i_no_async_controls.output_reg[32] [5]),
        .I2(\i_no_async_controls.output_reg[32] [6]),
        .I3(signed_to_std_logic_vector[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    result_16_3_rel_carry_i_2
       (.I0(signed_to_std_logic_vector[3]),
        .I1(\i_no_async_controls.output_reg[32] [3]),
        .I2(\i_no_async_controls.output_reg[32] [4]),
        .I3(signed_to_std_logic_vector[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    result_16_3_rel_carry_i_3__0
       (.I0(signed_to_std_logic_vector[1]),
        .I1(\i_no_async_controls.output_reg[32] [1]),
        .I2(\i_no_async_controls.output_reg[32] [2]),
        .I3(signed_to_std_logic_vector[2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    result_16_3_rel_carry_i_4__0
       (.I0(signed_to_std_logic_vector[0]),
        .I1(\i_no_async_controls.output_reg[32] [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    result_16_3_rel_carry_i_5
       (.I0(signed_to_std_logic_vector[5]),
        .I1(\i_no_async_controls.output_reg[32] [5]),
        .I2(signed_to_std_logic_vector[6]),
        .I3(\i_no_async_controls.output_reg[32] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    result_16_3_rel_carry_i_6
       (.I0(signed_to_std_logic_vector[3]),
        .I1(\i_no_async_controls.output_reg[32] [3]),
        .I2(signed_to_std_logic_vector[4]),
        .I3(\i_no_async_controls.output_reg[32] [4]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    result_16_3_rel_carry_i_7
       (.I0(signed_to_std_logic_vector[1]),
        .I1(\i_no_async_controls.output_reg[32] [1]),
        .I2(signed_to_std_logic_vector[2]),
        .I3(\i_no_async_controls.output_reg[32] [2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "sysgen_negate_9fe2bd87fe" *) 
module complexphasedetector_0_sysgen_negate_9fe2bd87fe
   (\pipe_16_22_reg[0][3] ,
    \pipe_16_22_reg[0][7] ,
    \pipe_16_22_reg[0][11] ,
    \pipe_16_22_reg[0][15] ,
    CO,
    O,
    S,
    \pipe_16_22_reg[0][7]_0 ,
    \pipe_16_22_reg[0][11]_0 ,
    \pipe_16_22_reg[0][15]_0 ,
    DI,
    \pipe_16_22_reg[0][17] );
  output [3:0]\pipe_16_22_reg[0][3] ;
  output [3:0]\pipe_16_22_reg[0][7] ;
  output [3:0]\pipe_16_22_reg[0][11] ;
  output [3:0]\pipe_16_22_reg[0][15] ;
  output [0:0]CO;
  output [1:0]O;
  input [3:0]S;
  input [3:0]\pipe_16_22_reg[0][7]_0 ;
  input [3:0]\pipe_16_22_reg[0][11]_0 ;
  input [3:0]\pipe_16_22_reg[0][15]_0 ;
  input [0:0]DI;
  input [1:0]\pipe_16_22_reg[0][17] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [3:0]S;
  wire internal_ip_35_9_neg_carry__0_n_0;
  wire internal_ip_35_9_neg_carry__0_n_1;
  wire internal_ip_35_9_neg_carry__0_n_2;
  wire internal_ip_35_9_neg_carry__0_n_3;
  wire internal_ip_35_9_neg_carry__1_n_0;
  wire internal_ip_35_9_neg_carry__1_n_1;
  wire internal_ip_35_9_neg_carry__1_n_2;
  wire internal_ip_35_9_neg_carry__1_n_3;
  wire internal_ip_35_9_neg_carry__2_n_0;
  wire internal_ip_35_9_neg_carry__2_n_1;
  wire internal_ip_35_9_neg_carry__2_n_2;
  wire internal_ip_35_9_neg_carry__2_n_3;
  wire internal_ip_35_9_neg_carry__3_n_3;
  wire internal_ip_35_9_neg_carry_n_0;
  wire internal_ip_35_9_neg_carry_n_1;
  wire internal_ip_35_9_neg_carry_n_2;
  wire internal_ip_35_9_neg_carry_n_3;
  wire [3:0]\pipe_16_22_reg[0][11] ;
  wire [3:0]\pipe_16_22_reg[0][11]_0 ;
  wire [3:0]\pipe_16_22_reg[0][15] ;
  wire [3:0]\pipe_16_22_reg[0][15]_0 ;
  wire [1:0]\pipe_16_22_reg[0][17] ;
  wire [3:0]\pipe_16_22_reg[0][3] ;
  wire [3:0]\pipe_16_22_reg[0][7] ;
  wire [3:0]\pipe_16_22_reg[0][7]_0 ;
  wire [3:1]NLW_internal_ip_35_9_neg_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_internal_ip_35_9_neg_carry__3_O_UNCONNECTED;

  CARRY4 internal_ip_35_9_neg_carry
       (.CI(1'b0),
        .CO({internal_ip_35_9_neg_carry_n_0,internal_ip_35_9_neg_carry_n_1,internal_ip_35_9_neg_carry_n_2,internal_ip_35_9_neg_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\pipe_16_22_reg[0][3] ),
        .S(S));
  CARRY4 internal_ip_35_9_neg_carry__0
       (.CI(internal_ip_35_9_neg_carry_n_0),
        .CO({internal_ip_35_9_neg_carry__0_n_0,internal_ip_35_9_neg_carry__0_n_1,internal_ip_35_9_neg_carry__0_n_2,internal_ip_35_9_neg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pipe_16_22_reg[0][7] ),
        .S(\pipe_16_22_reg[0][7]_0 ));
  CARRY4 internal_ip_35_9_neg_carry__1
       (.CI(internal_ip_35_9_neg_carry__0_n_0),
        .CO({internal_ip_35_9_neg_carry__1_n_0,internal_ip_35_9_neg_carry__1_n_1,internal_ip_35_9_neg_carry__1_n_2,internal_ip_35_9_neg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pipe_16_22_reg[0][11] ),
        .S(\pipe_16_22_reg[0][11]_0 ));
  CARRY4 internal_ip_35_9_neg_carry__2
       (.CI(internal_ip_35_9_neg_carry__1_n_0),
        .CO({internal_ip_35_9_neg_carry__2_n_0,internal_ip_35_9_neg_carry__2_n_1,internal_ip_35_9_neg_carry__2_n_2,internal_ip_35_9_neg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pipe_16_22_reg[0][15] ),
        .S(\pipe_16_22_reg[0][15]_0 ));
  CARRY4 internal_ip_35_9_neg_carry__3
       (.CI(internal_ip_35_9_neg_carry__2_n_0),
        .CO({NLW_internal_ip_35_9_neg_carry__3_CO_UNCONNECTED[3],CO,NLW_internal_ip_35_9_neg_carry__3_CO_UNCONNECTED[1],internal_ip_35_9_neg_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O({NLW_internal_ip_35_9_neg_carry__3_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,\pipe_16_22_reg[0][17] }));
endmodule

(* ORIG_REF_NAME = "sysgen_negate_bbc2a275af" *) 
module complexphasedetector_0_sysgen_negate_bbc2a275af
   (\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ,
    \use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ,
    CO,
    O,
    \reg_array[3].fde_used.u2 ,
    \reg_array[7].fde_used.u2 ,
    \reg_array[11].fde_used.u2 ,
    \reg_array[15].fde_used.u2 ,
    \reg_array[17].fde_used.u2 ,
    \reg_array[17].fde_used.u2_0 );
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  output [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  output [0:0]CO;
  output [1:0]O;
  input [3:0]\reg_array[3].fde_used.u2 ;
  input [3:0]\reg_array[7].fde_used.u2 ;
  input [3:0]\reg_array[11].fde_used.u2 ;
  input [3:0]\reg_array[15].fde_used.u2 ;
  input [0:0]\reg_array[17].fde_used.u2 ;
  input [1:0]\reg_array[17].fde_used.u2_0 ;

  wire [0:0]CO;
  wire [1:0]O;
  wire internal_ip_35_9_neg_carry__0_n_0;
  wire internal_ip_35_9_neg_carry__0_n_1;
  wire internal_ip_35_9_neg_carry__0_n_2;
  wire internal_ip_35_9_neg_carry__0_n_3;
  wire internal_ip_35_9_neg_carry__1_n_0;
  wire internal_ip_35_9_neg_carry__1_n_1;
  wire internal_ip_35_9_neg_carry__1_n_2;
  wire internal_ip_35_9_neg_carry__1_n_3;
  wire internal_ip_35_9_neg_carry__2_n_0;
  wire internal_ip_35_9_neg_carry__2_n_1;
  wire internal_ip_35_9_neg_carry__2_n_2;
  wire internal_ip_35_9_neg_carry__2_n_3;
  wire internal_ip_35_9_neg_carry__3_n_3;
  wire internal_ip_35_9_neg_carry_n_0;
  wire internal_ip_35_9_neg_carry_n_1;
  wire internal_ip_35_9_neg_carry_n_2;
  wire internal_ip_35_9_neg_carry_n_3;
  wire [3:0]\reg_array[11].fde_used.u2 ;
  wire [3:0]\reg_array[15].fde_used.u2 ;
  wire [0:0]\reg_array[17].fde_used.u2 ;
  wire [1:0]\reg_array[17].fde_used.u2_0 ;
  wire [3:0]\reg_array[3].fde_used.u2 ;
  wire [3:0]\reg_array[7].fde_used.u2 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ;
  wire [3:0]\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ;
  wire [3:1]NLW_internal_ip_35_9_neg_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_internal_ip_35_9_neg_carry__3_O_UNCONNECTED;

  CARRY4 internal_ip_35_9_neg_carry
       (.CI(1'b0),
        .CO({internal_ip_35_9_neg_carry_n_0,internal_ip_35_9_neg_carry_n_1,internal_ip_35_9_neg_carry_n_2,internal_ip_35_9_neg_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 ),
        .S(\reg_array[3].fde_used.u2 ));
  CARRY4 internal_ip_35_9_neg_carry__0
       (.CI(internal_ip_35_9_neg_carry_n_0),
        .CO({internal_ip_35_9_neg_carry__0_n_0,internal_ip_35_9_neg_carry__0_n_1,internal_ip_35_9_neg_carry__0_n_2,internal_ip_35_9_neg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0 ),
        .S(\reg_array[7].fde_used.u2 ));
  CARRY4 internal_ip_35_9_neg_carry__1
       (.CI(internal_ip_35_9_neg_carry__0_n_0),
        .CO({internal_ip_35_9_neg_carry__1_n_0,internal_ip_35_9_neg_carry__1_n_1,internal_ip_35_9_neg_carry__1_n_2,internal_ip_35_9_neg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_1 ),
        .S(\reg_array[11].fde_used.u2 ));
  CARRY4 internal_ip_35_9_neg_carry__2
       (.CI(internal_ip_35_9_neg_carry__1_n_0),
        .CO({internal_ip_35_9_neg_carry__2_n_0,internal_ip_35_9_neg_carry__2_n_1,internal_ip_35_9_neg_carry__2_n_2,internal_ip_35_9_neg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_2 ),
        .S(\reg_array[15].fde_used.u2 ));
  CARRY4 internal_ip_35_9_neg_carry__3
       (.CI(internal_ip_35_9_neg_carry__2_n_0),
        .CO({NLW_internal_ip_35_9_neg_carry__3_CO_UNCONNECTED[3],CO,NLW_internal_ip_35_9_neg_carry__3_CO_UNCONNECTED[1],internal_ip_35_9_neg_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\reg_array[17].fde_used.u2 ,1'b0}),
        .O({NLW_internal_ip_35_9_neg_carry__3_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,\reg_array[17].fde_used.u2_0 }));
endmodule

(* ORIG_REF_NAME = "sysgen_negate_d16663c75d" *) 
module complexphasedetector_0_sysgen_negate_d16663c75d
   (inp__0,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][20] );
  output [20:0]inp__0;
  input [3:0]\op_mem_91_20_reg[0][3] ;
  input [3:0]\op_mem_91_20_reg[0][7] ;
  input [3:0]\op_mem_91_20_reg[0][11] ;
  input [3:0]\op_mem_91_20_reg[0][15] ;
  input [3:0]\op_mem_91_20_reg[0][19] ;
  input [0:0]\op_mem_91_20_reg[0][20] ;

  wire [20:0]inp__0;
  wire internal_ip_35_9_neg_carry__0_n_0;
  wire internal_ip_35_9_neg_carry__0_n_1;
  wire internal_ip_35_9_neg_carry__0_n_2;
  wire internal_ip_35_9_neg_carry__0_n_3;
  wire internal_ip_35_9_neg_carry__1_n_0;
  wire internal_ip_35_9_neg_carry__1_n_1;
  wire internal_ip_35_9_neg_carry__1_n_2;
  wire internal_ip_35_9_neg_carry__1_n_3;
  wire internal_ip_35_9_neg_carry__2_n_0;
  wire internal_ip_35_9_neg_carry__2_n_1;
  wire internal_ip_35_9_neg_carry__2_n_2;
  wire internal_ip_35_9_neg_carry__2_n_3;
  wire internal_ip_35_9_neg_carry__3_n_0;
  wire internal_ip_35_9_neg_carry__3_n_1;
  wire internal_ip_35_9_neg_carry__3_n_2;
  wire internal_ip_35_9_neg_carry__3_n_3;
  wire internal_ip_35_9_neg_carry_n_0;
  wire internal_ip_35_9_neg_carry_n_1;
  wire internal_ip_35_9_neg_carry_n_2;
  wire internal_ip_35_9_neg_carry_n_3;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]NLW_internal_ip_35_9_neg_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_internal_ip_35_9_neg_carry__4_O_UNCONNECTED;

  CARRY4 internal_ip_35_9_neg_carry
       (.CI(1'b0),
        .CO({internal_ip_35_9_neg_carry_n_0,internal_ip_35_9_neg_carry_n_1,internal_ip_35_9_neg_carry_n_2,internal_ip_35_9_neg_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(inp__0[3:0]),
        .S(\op_mem_91_20_reg[0][3] ));
  CARRY4 internal_ip_35_9_neg_carry__0
       (.CI(internal_ip_35_9_neg_carry_n_0),
        .CO({internal_ip_35_9_neg_carry__0_n_0,internal_ip_35_9_neg_carry__0_n_1,internal_ip_35_9_neg_carry__0_n_2,internal_ip_35_9_neg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp__0[7:4]),
        .S(\op_mem_91_20_reg[0][7] ));
  CARRY4 internal_ip_35_9_neg_carry__1
       (.CI(internal_ip_35_9_neg_carry__0_n_0),
        .CO({internal_ip_35_9_neg_carry__1_n_0,internal_ip_35_9_neg_carry__1_n_1,internal_ip_35_9_neg_carry__1_n_2,internal_ip_35_9_neg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp__0[11:8]),
        .S(\op_mem_91_20_reg[0][11] ));
  CARRY4 internal_ip_35_9_neg_carry__2
       (.CI(internal_ip_35_9_neg_carry__1_n_0),
        .CO({internal_ip_35_9_neg_carry__2_n_0,internal_ip_35_9_neg_carry__2_n_1,internal_ip_35_9_neg_carry__2_n_2,internal_ip_35_9_neg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp__0[15:12]),
        .S(\op_mem_91_20_reg[0][15] ));
  CARRY4 internal_ip_35_9_neg_carry__3
       (.CI(internal_ip_35_9_neg_carry__2_n_0),
        .CO({internal_ip_35_9_neg_carry__3_n_0,internal_ip_35_9_neg_carry__3_n_1,internal_ip_35_9_neg_carry__3_n_2,internal_ip_35_9_neg_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp__0[19:16]),
        .S(\op_mem_91_20_reg[0][19] ));
  CARRY4 internal_ip_35_9_neg_carry__4
       (.CI(internal_ip_35_9_neg_carry__3_n_0),
        .CO(NLW_internal_ip_35_9_neg_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_internal_ip_35_9_neg_carry__4_O_UNCONNECTED[3:1],inp__0[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20] }));
endmodule

(* ORIG_REF_NAME = "sysgen_negate_d16663c75d" *) 
module complexphasedetector_0_sysgen_negate_d16663c75d_66
   (inp,
    \op_mem_91_20_reg[0][3] ,
    \op_mem_91_20_reg[0][7] ,
    \op_mem_91_20_reg[0][11] ,
    \op_mem_91_20_reg[0][15] ,
    \op_mem_91_20_reg[0][19] ,
    \op_mem_91_20_reg[0][20] );
  output [20:0]inp;
  input [3:0]\op_mem_91_20_reg[0][3] ;
  input [3:0]\op_mem_91_20_reg[0][7] ;
  input [3:0]\op_mem_91_20_reg[0][11] ;
  input [3:0]\op_mem_91_20_reg[0][15] ;
  input [3:0]\op_mem_91_20_reg[0][19] ;
  input [0:0]\op_mem_91_20_reg[0][20] ;

  wire [20:0]inp;
  wire internal_ip_35_9_neg_carry__0_n_0;
  wire internal_ip_35_9_neg_carry__0_n_1;
  wire internal_ip_35_9_neg_carry__0_n_2;
  wire internal_ip_35_9_neg_carry__0_n_3;
  wire internal_ip_35_9_neg_carry__1_n_0;
  wire internal_ip_35_9_neg_carry__1_n_1;
  wire internal_ip_35_9_neg_carry__1_n_2;
  wire internal_ip_35_9_neg_carry__1_n_3;
  wire internal_ip_35_9_neg_carry__2_n_0;
  wire internal_ip_35_9_neg_carry__2_n_1;
  wire internal_ip_35_9_neg_carry__2_n_2;
  wire internal_ip_35_9_neg_carry__2_n_3;
  wire internal_ip_35_9_neg_carry__3_n_0;
  wire internal_ip_35_9_neg_carry__3_n_1;
  wire internal_ip_35_9_neg_carry__3_n_2;
  wire internal_ip_35_9_neg_carry__3_n_3;
  wire internal_ip_35_9_neg_carry_n_0;
  wire internal_ip_35_9_neg_carry_n_1;
  wire internal_ip_35_9_neg_carry_n_2;
  wire internal_ip_35_9_neg_carry_n_3;
  wire [3:0]\op_mem_91_20_reg[0][11] ;
  wire [3:0]\op_mem_91_20_reg[0][15] ;
  wire [3:0]\op_mem_91_20_reg[0][19] ;
  wire [0:0]\op_mem_91_20_reg[0][20] ;
  wire [3:0]\op_mem_91_20_reg[0][3] ;
  wire [3:0]\op_mem_91_20_reg[0][7] ;
  wire [3:0]NLW_internal_ip_35_9_neg_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_internal_ip_35_9_neg_carry__4_O_UNCONNECTED;

  CARRY4 internal_ip_35_9_neg_carry
       (.CI(1'b0),
        .CO({internal_ip_35_9_neg_carry_n_0,internal_ip_35_9_neg_carry_n_1,internal_ip_35_9_neg_carry_n_2,internal_ip_35_9_neg_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(inp[3:0]),
        .S(\op_mem_91_20_reg[0][3] ));
  CARRY4 internal_ip_35_9_neg_carry__0
       (.CI(internal_ip_35_9_neg_carry_n_0),
        .CO({internal_ip_35_9_neg_carry__0_n_0,internal_ip_35_9_neg_carry__0_n_1,internal_ip_35_9_neg_carry__0_n_2,internal_ip_35_9_neg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S(\op_mem_91_20_reg[0][7] ));
  CARRY4 internal_ip_35_9_neg_carry__1
       (.CI(internal_ip_35_9_neg_carry__0_n_0),
        .CO({internal_ip_35_9_neg_carry__1_n_0,internal_ip_35_9_neg_carry__1_n_1,internal_ip_35_9_neg_carry__1_n_2,internal_ip_35_9_neg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S(\op_mem_91_20_reg[0][11] ));
  CARRY4 internal_ip_35_9_neg_carry__2
       (.CI(internal_ip_35_9_neg_carry__1_n_0),
        .CO({internal_ip_35_9_neg_carry__2_n_0,internal_ip_35_9_neg_carry__2_n_1,internal_ip_35_9_neg_carry__2_n_2,internal_ip_35_9_neg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S(\op_mem_91_20_reg[0][15] ));
  CARRY4 internal_ip_35_9_neg_carry__3
       (.CI(internal_ip_35_9_neg_carry__2_n_0),
        .CO({internal_ip_35_9_neg_carry__3_n_0,internal_ip_35_9_neg_carry__3_n_1,internal_ip_35_9_neg_carry__3_n_2,internal_ip_35_9_neg_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[19:16]),
        .S(\op_mem_91_20_reg[0][19] ));
  CARRY4 internal_ip_35_9_neg_carry__4
       (.CI(internal_ip_35_9_neg_carry__3_n_0),
        .CO(NLW_internal_ip_35_9_neg_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_internal_ip_35_9_neg_carry__4_O_UNCONNECTED[3:1],inp[20]}),
        .S({1'b0,1'b0,1'b0,\op_mem_91_20_reg[0][20] }));
endmodule

(* ORIG_REF_NAME = "sysgen_negate_d4654b91e6" *) 
module complexphasedetector_0_sysgen_negate_d4654b91e6
   (nco_control_out,
    O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[21] ,
    \i_no_async_controls.output_reg[33] ,
    clk,
    D,
    CO,
    \accum_reg_39_23_reg[0] ,
    \accum_reg_39_23_reg[1] ,
    \accum_reg_39_23_reg[2] ,
    \accum_reg_39_23_reg[3] ,
    A);
  output [21:0]nco_control_out;
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [1:0]\accum_reg_39_23_reg[21] ;
  input \i_no_async_controls.output_reg[33] ;
  input clk;
  input [21:0]D;
  input [0:0]CO;
  input \accum_reg_39_23_reg[0] ;
  input \accum_reg_39_23_reg[1] ;
  input \accum_reg_39_23_reg[2] ;
  input \accum_reg_39_23_reg[3] ;
  input [17:0]A;

  wire [17:0]A;
  wire [0:0]CO;
  wire [21:0]D;
  wire [3:0]O;
  wire \accum_reg_39_23[0]_i_2_n_0 ;
  wire \accum_reg_39_23[0]_i_3_n_0 ;
  wire \accum_reg_39_23[0]_i_4_n_0 ;
  wire \accum_reg_39_23[0]_i_5_n_0 ;
  wire \accum_reg_39_23[12]_i_2_n_0 ;
  wire \accum_reg_39_23[12]_i_3_n_0 ;
  wire \accum_reg_39_23[12]_i_4_n_0 ;
  wire \accum_reg_39_23[12]_i_5_n_0 ;
  wire \accum_reg_39_23[16]_i_2_n_0 ;
  wire \accum_reg_39_23[16]_i_3_n_0 ;
  wire \accum_reg_39_23[16]_i_4_n_0 ;
  wire \accum_reg_39_23[16]_i_5_n_0 ;
  wire \accum_reg_39_23[20]_i_2_n_0 ;
  wire \accum_reg_39_23[20]_i_3_n_0 ;
  wire \accum_reg_39_23[4]_i_2_n_0 ;
  wire \accum_reg_39_23[4]_i_3_n_0 ;
  wire \accum_reg_39_23[4]_i_4_n_0 ;
  wire \accum_reg_39_23[4]_i_5_n_0 ;
  wire \accum_reg_39_23[8]_i_2_n_0 ;
  wire \accum_reg_39_23[8]_i_3_n_0 ;
  wire \accum_reg_39_23[8]_i_4_n_0 ;
  wire \accum_reg_39_23[8]_i_5_n_0 ;
  wire \accum_reg_39_23_reg[0] ;
  wire \accum_reg_39_23_reg[0]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire \accum_reg_39_23_reg[12]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire \accum_reg_39_23_reg[16]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire \accum_reg_39_23_reg[1] ;
  wire \accum_reg_39_23_reg[20]_i_1_n_3 ;
  wire [1:0]\accum_reg_39_23_reg[21] ;
  wire \accum_reg_39_23_reg[2] ;
  wire \accum_reg_39_23_reg[3] ;
  wire \accum_reg_39_23_reg[4]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire \accum_reg_39_23_reg[8]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_3 ;
  wire clk;
  wire \i_no_async_controls.output_reg[33] ;
  wire [21:0]nco_control_out;
  wire \op_mem_48_20[0][0]_i_1_n_0 ;
  wire \op_mem_48_20[0][10]_i_1_n_0 ;
  wire \op_mem_48_20[0][11]_i_1_n_0 ;
  wire \op_mem_48_20[0][12]_i_1_n_0 ;
  wire \op_mem_48_20[0][13]_i_1_n_0 ;
  wire \op_mem_48_20[0][14]_i_1_n_0 ;
  wire \op_mem_48_20[0][15]_i_1_n_0 ;
  wire \op_mem_48_20[0][16]_i_1_n_0 ;
  wire \op_mem_48_20[0][17]_i_1_n_0 ;
  wire \op_mem_48_20[0][18]_i_1_n_0 ;
  wire \op_mem_48_20[0][19]_i_1_n_0 ;
  wire \op_mem_48_20[0][1]_i_1_n_0 ;
  wire \op_mem_48_20[0][20]_i_1_n_0 ;
  wire \op_mem_48_20[0][21]_i_1_n_0 ;
  wire \op_mem_48_20[0][2]_i_1_n_0 ;
  wire \op_mem_48_20[0][3]_i_1_n_0 ;
  wire \op_mem_48_20[0][4]_i_1_n_0 ;
  wire \op_mem_48_20[0][5]_i_1_n_0 ;
  wire \op_mem_48_20[0][6]_i_1_n_0 ;
  wire \op_mem_48_20[0][7]_i_1_n_0 ;
  wire \op_mem_48_20[0][8]_i_1_n_0 ;
  wire \op_mem_48_20[0][9]_i_1_n_0 ;
  wire [3:1]\NLW_accum_reg_39_23_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accum_reg_39_23_reg[20]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_2 
       (.I0(nco_control_out[3]),
        .I1(\accum_reg_39_23_reg[3] ),
        .O(\accum_reg_39_23[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_3 
       (.I0(nco_control_out[2]),
        .I1(\accum_reg_39_23_reg[2] ),
        .O(\accum_reg_39_23[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4 
       (.I0(nco_control_out[1]),
        .I1(\accum_reg_39_23_reg[1] ),
        .O(\accum_reg_39_23[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5 
       (.I0(nco_control_out[0]),
        .I1(\accum_reg_39_23_reg[0] ),
        .O(\accum_reg_39_23[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2 
       (.I0(nco_control_out[15]),
        .I1(A[11]),
        .O(\accum_reg_39_23[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3 
       (.I0(nco_control_out[14]),
        .I1(A[10]),
        .O(\accum_reg_39_23[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4 
       (.I0(nco_control_out[13]),
        .I1(A[9]),
        .O(\accum_reg_39_23[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5 
       (.I0(nco_control_out[12]),
        .I1(A[8]),
        .O(\accum_reg_39_23[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2 
       (.I0(nco_control_out[19]),
        .I1(A[15]),
        .O(\accum_reg_39_23[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3 
       (.I0(nco_control_out[18]),
        .I1(A[14]),
        .O(\accum_reg_39_23[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4 
       (.I0(nco_control_out[17]),
        .I1(A[13]),
        .O(\accum_reg_39_23[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5 
       (.I0(nco_control_out[16]),
        .I1(A[12]),
        .O(\accum_reg_39_23[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2 
       (.I0(nco_control_out[21]),
        .I1(A[17]),
        .O(\accum_reg_39_23[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3 
       (.I0(nco_control_out[20]),
        .I1(A[16]),
        .O(\accum_reg_39_23[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2 
       (.I0(nco_control_out[7]),
        .I1(A[3]),
        .O(\accum_reg_39_23[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3 
       (.I0(nco_control_out[6]),
        .I1(A[2]),
        .O(\accum_reg_39_23[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4 
       (.I0(nco_control_out[5]),
        .I1(A[1]),
        .O(\accum_reg_39_23[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5 
       (.I0(nco_control_out[4]),
        .I1(A[0]),
        .O(\accum_reg_39_23[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2 
       (.I0(nco_control_out[11]),
        .I1(A[7]),
        .O(\accum_reg_39_23[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3 
       (.I0(nco_control_out[10]),
        .I1(A[6]),
        .O(\accum_reg_39_23[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4 
       (.I0(nco_control_out[9]),
        .I1(A[5]),
        .O(\accum_reg_39_23[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5 
       (.I0(nco_control_out[8]),
        .I1(A[4]),
        .O(\accum_reg_39_23[8]_i_5_n_0 ));
  CARRY4 \accum_reg_39_23_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_1_n_0 ,\accum_reg_39_23_reg[0]_i_1_n_1 ,\accum_reg_39_23_reg[0]_i_1_n_2 ,\accum_reg_39_23_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(nco_control_out[3:0]),
        .O(O),
        .S({\accum_reg_39_23[0]_i_2_n_0 ,\accum_reg_39_23[0]_i_3_n_0 ,\accum_reg_39_23[0]_i_4_n_0 ,\accum_reg_39_23[0]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1 
       (.CI(\accum_reg_39_23_reg[8]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1_n_0 ,\accum_reg_39_23_reg[12]_i_1_n_1 ,\accum_reg_39_23_reg[12]_i_1_n_2 ,\accum_reg_39_23_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(nco_control_out[15:12]),
        .O(\accum_reg_39_23_reg[15] ),
        .S({\accum_reg_39_23[12]_i_2_n_0 ,\accum_reg_39_23[12]_i_3_n_0 ,\accum_reg_39_23[12]_i_4_n_0 ,\accum_reg_39_23[12]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1 
       (.CI(\accum_reg_39_23_reg[12]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1_n_0 ,\accum_reg_39_23_reg[16]_i_1_n_1 ,\accum_reg_39_23_reg[16]_i_1_n_2 ,\accum_reg_39_23_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(nco_control_out[19:16]),
        .O(\accum_reg_39_23_reg[19] ),
        .S({\accum_reg_39_23[16]_i_2_n_0 ,\accum_reg_39_23[16]_i_3_n_0 ,\accum_reg_39_23[16]_i_4_n_0 ,\accum_reg_39_23[16]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1 
       (.CI(\accum_reg_39_23_reg[16]_i_1_n_0 ),
        .CO({\NLW_accum_reg_39_23_reg[20]_i_1_CO_UNCONNECTED [3:1],\accum_reg_39_23_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,nco_control_out[20]}),
        .O({\NLW_accum_reg_39_23_reg[20]_i_1_O_UNCONNECTED [3:2],\accum_reg_39_23_reg[21] }),
        .S({1'b0,1'b0,\accum_reg_39_23[20]_i_2_n_0 ,\accum_reg_39_23[20]_i_3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1 
       (.CI(\accum_reg_39_23_reg[0]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1_n_0 ,\accum_reg_39_23_reg[4]_i_1_n_1 ,\accum_reg_39_23_reg[4]_i_1_n_2 ,\accum_reg_39_23_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(nco_control_out[7:4]),
        .O(\accum_reg_39_23_reg[7] ),
        .S({\accum_reg_39_23[4]_i_2_n_0 ,\accum_reg_39_23[4]_i_3_n_0 ,\accum_reg_39_23[4]_i_4_n_0 ,\accum_reg_39_23[4]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1 
       (.CI(\accum_reg_39_23_reg[4]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1_n_0 ,\accum_reg_39_23_reg[8]_i_1_n_1 ,\accum_reg_39_23_reg[8]_i_1_n_2 ,\accum_reg_39_23_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(nco_control_out[11:8]),
        .O(\accum_reg_39_23_reg[11] ),
        .S({\accum_reg_39_23[8]_i_2_n_0 ,\accum_reg_39_23[8]_i_3_n_0 ,\accum_reg_39_23[8]_i_4_n_0 ,\accum_reg_39_23[8]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][0]_i_1 
       (.I0(D[0]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][10]_i_1 
       (.I0(D[10]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][11]_i_1 
       (.I0(D[11]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][12]_i_1 
       (.I0(D[12]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][13]_i_1 
       (.I0(D[13]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][14]_i_1 
       (.I0(D[14]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][15]_i_1 
       (.I0(D[15]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][16]_i_1 
       (.I0(D[16]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][17]_i_1 
       (.I0(D[17]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][18]_i_1 
       (.I0(D[18]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][19]_i_1 
       (.I0(D[19]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][1]_i_1 
       (.I0(D[1]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][20]_i_1 
       (.I0(D[20]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \op_mem_48_20[0][21]_i_1 
       (.I0(CO),
        .I1(D[21]),
        .O(\op_mem_48_20[0][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][2]_i_1 
       (.I0(D[2]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][3]_i_1 
       (.I0(D[3]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][4]_i_1 
       (.I0(D[4]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][5]_i_1 
       (.I0(D[5]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][6]_i_1 
       (.I0(D[6]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][7]_i_1 
       (.I0(D[7]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][8]_i_1 
       (.I0(D[8]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \op_mem_48_20[0][9]_i_1 
       (.I0(D[9]),
        .I1(CO),
        .I2(D[21]),
        .O(\op_mem_48_20[0][9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][0]_i_1_n_0 ),
        .Q(nco_control_out[0]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][10]_i_1_n_0 ),
        .Q(nco_control_out[10]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][11]_i_1_n_0 ),
        .Q(nco_control_out[11]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][12]_i_1_n_0 ),
        .Q(nco_control_out[12]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][13]_i_1_n_0 ),
        .Q(nco_control_out[13]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][14]_i_1_n_0 ),
        .Q(nco_control_out[14]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][15]_i_1_n_0 ),
        .Q(nco_control_out[15]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][16]_i_1_n_0 ),
        .Q(nco_control_out[16]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][17]_i_1_n_0 ),
        .Q(nco_control_out[17]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][18]_i_1_n_0 ),
        .Q(nco_control_out[18]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][19]_i_1_n_0 ),
        .Q(nco_control_out[19]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][1]_i_1_n_0 ),
        .Q(nco_control_out[1]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][20]_i_1_n_0 ),
        .Q(nco_control_out[20]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\i_no_async_controls.output_reg[33] ),
        .Q(nco_control_out[21]),
        .R(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][2]_i_1_n_0 ),
        .Q(nco_control_out[2]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][3]_i_1_n_0 ),
        .Q(nco_control_out[3]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][4]_i_1_n_0 ),
        .Q(nco_control_out[4]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][5]_i_1_n_0 ),
        .Q(nco_control_out[5]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][6]_i_1_n_0 ),
        .Q(nco_control_out[6]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][7]_i_1_n_0 ),
        .Q(nco_control_out[7]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][8]_i_1_n_0 ),
        .Q(nco_control_out[8]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \op_mem_48_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_48_20[0][9]_i_1_n_0 ),
        .Q(nco_control_out[9]),
        .S(\op_mem_48_20[0][21]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_05625b6d4c" *) 
module complexphasedetector_0_sysgen_relational_05625b6d4c
   (CO,
    DI,
    S,
    \i_no_async_controls.output_reg[31] ,
    \i_no_async_controls.output_reg[31]_0 ,
    \i_no_async_controls.output_reg[32] ,
    \i_no_async_controls.output_reg[32]_0 );
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\i_no_async_controls.output_reg[31] ;
  input [3:0]\i_no_async_controls.output_reg[31]_0 ;
  input [0:0]\i_no_async_controls.output_reg[32] ;
  input [0:0]\i_no_async_controls.output_reg[32]_0 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\i_no_async_controls.output_reg[31] ;
  wire [3:0]\i_no_async_controls.output_reg[31]_0 ;
  wire [0:0]\i_no_async_controls.output_reg[32] ;
  wire [0:0]\i_no_async_controls.output_reg[32]_0 ;
  wire result_16_3_rel_carry__0_n_0;
  wire result_16_3_rel_carry__0_n_1;
  wire result_16_3_rel_carry__0_n_2;
  wire result_16_3_rel_carry__0_n_3;
  wire result_16_3_rel_carry_n_0;
  wire result_16_3_rel_carry_n_1;
  wire result_16_3_rel_carry_n_2;
  wire result_16_3_rel_carry_n_3;
  wire [3:0]NLW_result_16_3_rel_carry_O_UNCONNECTED;
  wire [3:0]NLW_result_16_3_rel_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_result_16_3_rel_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_result_16_3_rel_carry__1_O_UNCONNECTED;

  CARRY4 result_16_3_rel_carry
       (.CI(1'b0),
        .CO({result_16_3_rel_carry_n_0,result_16_3_rel_carry_n_1,result_16_3_rel_carry_n_2,result_16_3_rel_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_result_16_3_rel_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 result_16_3_rel_carry__0
       (.CI(result_16_3_rel_carry_n_0),
        .CO({result_16_3_rel_carry__0_n_0,result_16_3_rel_carry__0_n_1,result_16_3_rel_carry__0_n_2,result_16_3_rel_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\i_no_async_controls.output_reg[31] ),
        .O(NLW_result_16_3_rel_carry__0_O_UNCONNECTED[3:0]),
        .S(\i_no_async_controls.output_reg[31]_0 ));
  CARRY4 result_16_3_rel_carry__1
       (.CI(result_16_3_rel_carry__0_n_0),
        .CO({NLW_result_16_3_rel_carry__1_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\i_no_async_controls.output_reg[32] }),
        .O(NLW_result_16_3_rel_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\i_no_async_controls.output_reg[32]_0 }));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_509d685fea" *) 
module complexphasedetector_0_sysgen_relational_509d685fea
   (\reg_array[0].fde_used.u2 ,
    logical_y_net,
    DI,
    \i_no_async_controls.output_reg[7] ,
    \i_no_async_controls.output_reg[15] ,
    \i_no_async_controls.output_reg[15]_0 ,
    \i_no_async_controls.output_reg[23] ,
    \i_no_async_controls.output_reg[23]_0 ,
    \i_no_async_controls.output_reg[31] ,
    \i_no_async_controls.output_reg[31]_0 ,
    \i_no_async_controls.output_reg[32] ,
    delay_q_net,
    CO);
  output [0:0]\reg_array[0].fde_used.u2 ;
  output logical_y_net;
  input [3:0]DI;
  input [3:0]\i_no_async_controls.output_reg[7] ;
  input [3:0]\i_no_async_controls.output_reg[15] ;
  input [3:0]\i_no_async_controls.output_reg[15]_0 ;
  input [3:0]\i_no_async_controls.output_reg[23] ;
  input [3:0]\i_no_async_controls.output_reg[23]_0 ;
  input [3:0]\i_no_async_controls.output_reg[31] ;
  input [3:0]\i_no_async_controls.output_reg[31]_0 ;
  input [0:0]\i_no_async_controls.output_reg[32] ;
  input delay_q_net;
  input [0:0]CO;

  wire [0:0]CO;
  wire [3:0]DI;
  wire delay_q_net;
  wire [3:0]\i_no_async_controls.output_reg[15] ;
  wire [3:0]\i_no_async_controls.output_reg[15]_0 ;
  wire [3:0]\i_no_async_controls.output_reg[23] ;
  wire [3:0]\i_no_async_controls.output_reg[23]_0 ;
  wire [3:0]\i_no_async_controls.output_reg[31] ;
  wire [3:0]\i_no_async_controls.output_reg[31]_0 ;
  wire [0:0]\i_no_async_controls.output_reg[32] ;
  wire [3:0]\i_no_async_controls.output_reg[7] ;
  wire logical_y_net;
  wire [0:0]\reg_array[0].fde_used.u2 ;
  wire result_18_3_rel_carry__0_n_0;
  wire result_18_3_rel_carry__0_n_1;
  wire result_18_3_rel_carry__0_n_2;
  wire result_18_3_rel_carry__0_n_3;
  wire result_18_3_rel_carry__1_n_0;
  wire result_18_3_rel_carry__1_n_1;
  wire result_18_3_rel_carry__1_n_2;
  wire result_18_3_rel_carry__1_n_3;
  wire result_18_3_rel_carry__2_n_0;
  wire result_18_3_rel_carry__2_n_1;
  wire result_18_3_rel_carry__2_n_2;
  wire result_18_3_rel_carry__2_n_3;
  wire result_18_3_rel_carry_n_0;
  wire result_18_3_rel_carry_n_1;
  wire result_18_3_rel_carry_n_2;
  wire result_18_3_rel_carry_n_3;
  wire [3:0]NLW_result_18_3_rel_carry_O_UNCONNECTED;
  wire [3:0]NLW_result_18_3_rel_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_result_18_3_rel_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_result_18_3_rel_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_result_18_3_rel_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_result_18_3_rel_carry__3_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hE2)) 
    \reg_array[0].fde_used.u2_i_1 
       (.I0(\reg_array[0].fde_used.u2 ),
        .I1(delay_q_net),
        .I2(CO),
        .O(logical_y_net));
  CARRY4 result_18_3_rel_carry
       (.CI(1'b0),
        .CO({result_18_3_rel_carry_n_0,result_18_3_rel_carry_n_1,result_18_3_rel_carry_n_2,result_18_3_rel_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_result_18_3_rel_carry_O_UNCONNECTED[3:0]),
        .S(\i_no_async_controls.output_reg[7] ));
  CARRY4 result_18_3_rel_carry__0
       (.CI(result_18_3_rel_carry_n_0),
        .CO({result_18_3_rel_carry__0_n_0,result_18_3_rel_carry__0_n_1,result_18_3_rel_carry__0_n_2,result_18_3_rel_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\i_no_async_controls.output_reg[15] ),
        .O(NLW_result_18_3_rel_carry__0_O_UNCONNECTED[3:0]),
        .S(\i_no_async_controls.output_reg[15]_0 ));
  CARRY4 result_18_3_rel_carry__1
       (.CI(result_18_3_rel_carry__0_n_0),
        .CO({result_18_3_rel_carry__1_n_0,result_18_3_rel_carry__1_n_1,result_18_3_rel_carry__1_n_2,result_18_3_rel_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\i_no_async_controls.output_reg[23] ),
        .O(NLW_result_18_3_rel_carry__1_O_UNCONNECTED[3:0]),
        .S(\i_no_async_controls.output_reg[23]_0 ));
  CARRY4 result_18_3_rel_carry__2
       (.CI(result_18_3_rel_carry__1_n_0),
        .CO({result_18_3_rel_carry__2_n_0,result_18_3_rel_carry__2_n_1,result_18_3_rel_carry__2_n_2,result_18_3_rel_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\i_no_async_controls.output_reg[31] ),
        .O(NLW_result_18_3_rel_carry__2_O_UNCONNECTED[3:0]),
        .S(\i_no_async_controls.output_reg[31]_0 ));
  CARRY4 result_18_3_rel_carry__3
       (.CI(result_18_3_rel_carry__2_n_0),
        .CO({NLW_result_18_3_rel_carry__3_CO_UNCONNECTED[3:1],\reg_array[0].fde_used.u2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_result_18_3_rel_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\i_no_async_controls.output_reg[32] }));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_8716b57448" *) 
module complexphasedetector_0_sysgen_relational_8716b57448
   (fully_2_1_bit,
    boolean_to_vector,
    DI,
    S,
    \latency_pipe_5_26_reg[0] );
  output fully_2_1_bit;
  input [0:0]boolean_to_vector;
  input [0:0]DI;
  input [14:0]S;
  input [12:0]\latency_pipe_5_26_reg[0] ;

  wire [0:0]DI;
  wire [14:0]S;
  wire [0:0]boolean_to_vector;
  wire fully_2_1_bit;
  wire \latency_pipe_5_26[0]_i_10_n_0 ;
  wire \latency_pipe_5_26[0]_i_18_n_0 ;
  wire \latency_pipe_5_26[0]_i_19_n_0 ;
  wire \latency_pipe_5_26[0]_i_20_n_0 ;
  wire \latency_pipe_5_26[0]_i_21_n_0 ;
  wire \latency_pipe_5_26[0]_i_22_n_0 ;
  wire \latency_pipe_5_26[0]_i_23_n_0 ;
  wire \latency_pipe_5_26[0]_i_24_n_0 ;
  wire \latency_pipe_5_26[0]_i_25_n_0 ;
  wire \latency_pipe_5_26[0]_i_6_n_0 ;
  wire \latency_pipe_5_26[0]_i_7_n_0 ;
  wire \latency_pipe_5_26[0]_i_8_n_0 ;
  wire \latency_pipe_5_26[0]_i_9_n_0 ;
  wire [12:0]\latency_pipe_5_26_reg[0] ;
  wire \latency_pipe_5_26_reg[0]_i_2_n_2 ;
  wire \latency_pipe_5_26_reg[0]_i_2_n_3 ;
  wire \latency_pipe_5_26_reg[0]_i_4_n_0 ;
  wire \latency_pipe_5_26_reg[0]_i_4_n_1 ;
  wire \latency_pipe_5_26_reg[0]_i_4_n_2 ;
  wire \latency_pipe_5_26_reg[0]_i_4_n_3 ;
  wire relational_op_net;
  wire [3:3]\NLW_latency_pipe_5_26_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_latency_pipe_5_26_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_latency_pipe_5_26_reg[0]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_10 
       (.I0(S[8]),
        .I1(\latency_pipe_5_26_reg[0] [8]),
        .I2(S[9]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [9]),
        .O(\latency_pipe_5_26[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_18 
       (.I0(S[6]),
        .I1(\latency_pipe_5_26_reg[0] [6]),
        .I2(\latency_pipe_5_26_reg[0] [7]),
        .I3(S[7]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_19 
       (.I0(S[4]),
        .I1(\latency_pipe_5_26_reg[0] [4]),
        .I2(\latency_pipe_5_26_reg[0] [5]),
        .I3(S[5]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \latency_pipe_5_26[0]_i_1__1 
       (.I0(relational_op_net),
        .I1(boolean_to_vector),
        .O(fully_2_1_bit));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_20 
       (.I0(S[2]),
        .I1(\latency_pipe_5_26_reg[0] [2]),
        .I2(\latency_pipe_5_26_reg[0] [3]),
        .I3(S[3]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_21 
       (.I0(S[0]),
        .I1(\latency_pipe_5_26_reg[0] [0]),
        .I2(\latency_pipe_5_26_reg[0] [1]),
        .I3(S[1]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_22 
       (.I0(S[6]),
        .I1(\latency_pipe_5_26_reg[0] [6]),
        .I2(S[7]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [7]),
        .O(\latency_pipe_5_26[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_23 
       (.I0(S[4]),
        .I1(\latency_pipe_5_26_reg[0] [4]),
        .I2(S[5]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [5]),
        .O(\latency_pipe_5_26[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_24 
       (.I0(S[2]),
        .I1(\latency_pipe_5_26_reg[0] [2]),
        .I2(S[3]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [3]),
        .O(\latency_pipe_5_26[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_25 
       (.I0(S[0]),
        .I1(\latency_pipe_5_26_reg[0] [0]),
        .I2(S[1]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [1]),
        .O(\latency_pipe_5_26[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_6 
       (.I0(S[10]),
        .I1(\latency_pipe_5_26_reg[0] [10]),
        .I2(\latency_pipe_5_26_reg[0] [11]),
        .I3(S[11]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_7 
       (.I0(S[8]),
        .I1(\latency_pipe_5_26_reg[0] [8]),
        .I2(\latency_pipe_5_26_reg[0] [9]),
        .I3(S[9]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6665)) 
    \latency_pipe_5_26[0]_i_8 
       (.I0(\latency_pipe_5_26_reg[0] [12]),
        .I1(S[14]),
        .I2(S[13]),
        .I3(S[12]),
        .O(\latency_pipe_5_26[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_9 
       (.I0(S[10]),
        .I1(\latency_pipe_5_26_reg[0] [10]),
        .I2(S[11]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [11]),
        .O(\latency_pipe_5_26[0]_i_9_n_0 ));
  CARRY4 \latency_pipe_5_26_reg[0]_i_2 
       (.CI(\latency_pipe_5_26_reg[0]_i_4_n_0 ),
        .CO({\NLW_latency_pipe_5_26_reg[0]_i_2_CO_UNCONNECTED [3],relational_op_net,\latency_pipe_5_26_reg[0]_i_2_n_2 ,\latency_pipe_5_26_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,\latency_pipe_5_26[0]_i_6_n_0 ,\latency_pipe_5_26[0]_i_7_n_0 }),
        .O(\NLW_latency_pipe_5_26_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\latency_pipe_5_26[0]_i_8_n_0 ,\latency_pipe_5_26[0]_i_9_n_0 ,\latency_pipe_5_26[0]_i_10_n_0 }));
  CARRY4 \latency_pipe_5_26_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\latency_pipe_5_26_reg[0]_i_4_n_0 ,\latency_pipe_5_26_reg[0]_i_4_n_1 ,\latency_pipe_5_26_reg[0]_i_4_n_2 ,\latency_pipe_5_26_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({\latency_pipe_5_26[0]_i_18_n_0 ,\latency_pipe_5_26[0]_i_19_n_0 ,\latency_pipe_5_26[0]_i_20_n_0 ,\latency_pipe_5_26[0]_i_21_n_0 }),
        .O(\NLW_latency_pipe_5_26_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\latency_pipe_5_26[0]_i_22_n_0 ,\latency_pipe_5_26[0]_i_23_n_0 ,\latency_pipe_5_26[0]_i_24_n_0 ,\latency_pipe_5_26[0]_i_25_n_0 }));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_8716b57448" *) 
module complexphasedetector_0_sysgen_relational_8716b57448_2
   (boolean_to_vector,
    DI,
    S,
    \latency_pipe_5_26_reg[0] );
  output [0:0]boolean_to_vector;
  input [0:0]DI;
  input [14:0]S;
  input [12:0]\latency_pipe_5_26_reg[0] ;

  wire [0:0]DI;
  wire [14:0]S;
  wire [0:0]boolean_to_vector;
  wire \latency_pipe_5_26[0]_i_13_n_0 ;
  wire \latency_pipe_5_26[0]_i_14_n_0 ;
  wire \latency_pipe_5_26[0]_i_15_n_0 ;
  wire \latency_pipe_5_26[0]_i_16_n_0 ;
  wire \latency_pipe_5_26[0]_i_17_n_0 ;
  wire \latency_pipe_5_26[0]_i_26_n_0 ;
  wire \latency_pipe_5_26[0]_i_27_n_0 ;
  wire \latency_pipe_5_26[0]_i_28_n_0 ;
  wire \latency_pipe_5_26[0]_i_29_n_0 ;
  wire \latency_pipe_5_26[0]_i_30_n_0 ;
  wire \latency_pipe_5_26[0]_i_31_n_0 ;
  wire \latency_pipe_5_26[0]_i_32_n_0 ;
  wire \latency_pipe_5_26[0]_i_33_n_0 ;
  wire [12:0]\latency_pipe_5_26_reg[0] ;
  wire \latency_pipe_5_26_reg[0]_i_11_n_0 ;
  wire \latency_pipe_5_26_reg[0]_i_11_n_1 ;
  wire \latency_pipe_5_26_reg[0]_i_11_n_2 ;
  wire \latency_pipe_5_26_reg[0]_i_11_n_3 ;
  wire \latency_pipe_5_26_reg[0]_i_3_n_2 ;
  wire \latency_pipe_5_26_reg[0]_i_3_n_3 ;
  wire [3:0]\NLW_latency_pipe_5_26_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_latency_pipe_5_26_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_latency_pipe_5_26_reg[0]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_13 
       (.I0(S[10]),
        .I1(\latency_pipe_5_26_reg[0] [10]),
        .I2(\latency_pipe_5_26_reg[0] [11]),
        .I3(S[11]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_14 
       (.I0(S[8]),
        .I1(\latency_pipe_5_26_reg[0] [8]),
        .I2(\latency_pipe_5_26_reg[0] [9]),
        .I3(S[9]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6665)) 
    \latency_pipe_5_26[0]_i_15 
       (.I0(\latency_pipe_5_26_reg[0] [12]),
        .I1(S[14]),
        .I2(S[13]),
        .I3(S[12]),
        .O(\latency_pipe_5_26[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_16 
       (.I0(S[10]),
        .I1(\latency_pipe_5_26_reg[0] [10]),
        .I2(S[11]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [11]),
        .O(\latency_pipe_5_26[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_17 
       (.I0(S[8]),
        .I1(\latency_pipe_5_26_reg[0] [8]),
        .I2(S[9]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [9]),
        .O(\latency_pipe_5_26[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_26 
       (.I0(S[6]),
        .I1(\latency_pipe_5_26_reg[0] [6]),
        .I2(\latency_pipe_5_26_reg[0] [7]),
        .I3(S[7]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_27 
       (.I0(S[4]),
        .I1(\latency_pipe_5_26_reg[0] [4]),
        .I2(\latency_pipe_5_26_reg[0] [5]),
        .I3(S[5]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_28 
       (.I0(S[2]),
        .I1(\latency_pipe_5_26_reg[0] [2]),
        .I2(\latency_pipe_5_26_reg[0] [3]),
        .I3(S[3]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F3F2F02)) 
    \latency_pipe_5_26[0]_i_29 
       (.I0(S[0]),
        .I1(\latency_pipe_5_26_reg[0] [0]),
        .I2(\latency_pipe_5_26_reg[0] [1]),
        .I3(S[1]),
        .I4(S[13]),
        .I5(S[14]),
        .O(\latency_pipe_5_26[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_30 
       (.I0(S[6]),
        .I1(\latency_pipe_5_26_reg[0] [6]),
        .I2(S[7]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [7]),
        .O(\latency_pipe_5_26[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_31 
       (.I0(S[4]),
        .I1(\latency_pipe_5_26_reg[0] [4]),
        .I2(S[5]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [5]),
        .O(\latency_pipe_5_26[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_32 
       (.I0(S[2]),
        .I1(\latency_pipe_5_26_reg[0] [2]),
        .I2(S[3]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [3]),
        .O(\latency_pipe_5_26[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC9033330009)) 
    \latency_pipe_5_26[0]_i_33 
       (.I0(S[0]),
        .I1(\latency_pipe_5_26_reg[0] [0]),
        .I2(S[1]),
        .I3(S[13]),
        .I4(S[14]),
        .I5(\latency_pipe_5_26_reg[0] [1]),
        .O(\latency_pipe_5_26[0]_i_33_n_0 ));
  CARRY4 \latency_pipe_5_26_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\latency_pipe_5_26_reg[0]_i_11_n_0 ,\latency_pipe_5_26_reg[0]_i_11_n_1 ,\latency_pipe_5_26_reg[0]_i_11_n_2 ,\latency_pipe_5_26_reg[0]_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI({\latency_pipe_5_26[0]_i_26_n_0 ,\latency_pipe_5_26[0]_i_27_n_0 ,\latency_pipe_5_26[0]_i_28_n_0 ,\latency_pipe_5_26[0]_i_29_n_0 }),
        .O(\NLW_latency_pipe_5_26_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\latency_pipe_5_26[0]_i_30_n_0 ,\latency_pipe_5_26[0]_i_31_n_0 ,\latency_pipe_5_26[0]_i_32_n_0 ,\latency_pipe_5_26[0]_i_33_n_0 }));
  CARRY4 \latency_pipe_5_26_reg[0]_i_3 
       (.CI(\latency_pipe_5_26_reg[0]_i_11_n_0 ),
        .CO({\NLW_latency_pipe_5_26_reg[0]_i_3_CO_UNCONNECTED [3],boolean_to_vector,\latency_pipe_5_26_reg[0]_i_3_n_2 ,\latency_pipe_5_26_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,\latency_pipe_5_26[0]_i_13_n_0 ,\latency_pipe_5_26[0]_i_14_n_0 }),
        .O(\NLW_latency_pipe_5_26_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\latency_pipe_5_26[0]_i_15_n_0 ,\latency_pipe_5_26[0]_i_16_n_0 ,\latency_pipe_5_26[0]_i_17_n_0 }));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_a049f94791" *) 
module complexphasedetector_0_sysgen_relational_a049f94791
   (CO,
    \reg_array[6].fde_used.u2 ,
    \reg_array[6].fde_used.u2_0 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[14].fde_used.u2_0 ,
    DI,
    S);
  output [0:0]CO;
  input [3:0]\reg_array[6].fde_used.u2 ;
  input [3:0]\reg_array[6].fde_used.u2_0 ;
  input [3:0]\reg_array[14].fde_used.u2 ;
  input [3:0]\reg_array[14].fde_used.u2_0 ;
  input [0:0]DI;
  input [0:0]S;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]S;
  wire [3:0]\reg_array[14].fde_used.u2 ;
  wire [3:0]\reg_array[14].fde_used.u2_0 ;
  wire [3:0]\reg_array[6].fde_used.u2 ;
  wire [3:0]\reg_array[6].fde_used.u2_0 ;
  wire result_18_3_rel_carry__0_n_0;
  wire result_18_3_rel_carry__0_n_1;
  wire result_18_3_rel_carry__0_n_2;
  wire result_18_3_rel_carry__0_n_3;
  wire result_18_3_rel_carry_n_0;
  wire result_18_3_rel_carry_n_1;
  wire result_18_3_rel_carry_n_2;
  wire result_18_3_rel_carry_n_3;
  wire [3:0]NLW_result_18_3_rel_carry_O_UNCONNECTED;
  wire [3:0]NLW_result_18_3_rel_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_result_18_3_rel_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_result_18_3_rel_carry__1_O_UNCONNECTED;

  CARRY4 result_18_3_rel_carry
       (.CI(1'b0),
        .CO({result_18_3_rel_carry_n_0,result_18_3_rel_carry_n_1,result_18_3_rel_carry_n_2,result_18_3_rel_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\reg_array[6].fde_used.u2 ),
        .O(NLW_result_18_3_rel_carry_O_UNCONNECTED[3:0]),
        .S(\reg_array[6].fde_used.u2_0 ));
  CARRY4 result_18_3_rel_carry__0
       (.CI(result_18_3_rel_carry_n_0),
        .CO({result_18_3_rel_carry__0_n_0,result_18_3_rel_carry__0_n_1,result_18_3_rel_carry__0_n_2,result_18_3_rel_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\reg_array[14].fde_used.u2 ),
        .O(NLW_result_18_3_rel_carry__0_O_UNCONNECTED[3:0]),
        .S(\reg_array[14].fde_used.u2_0 ));
  CARRY4 result_18_3_rel_carry__1
       (.CI(result_18_3_rel_carry__0_n_0),
        .CO({NLW_result_18_3_rel_carry__1_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(NLW_result_18_3_rel_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_f5a4e16b9c" *) 
module complexphasedetector_0_sysgen_relational_f5a4e16b9c
   (relational_op_net,
    d,
    clk,
    DI,
    \reg_array[13].fde_used.u2 ,
    \reg_array[18].fde_used.u2 ,
    \reg_array[20].fde_used.u2 ,
    relational1_op_net);
  output relational_op_net;
  output [0:0]d;
  input clk;
  input [3:0]DI;
  input [3:0]\reg_array[13].fde_used.u2 ;
  input [1:0]\reg_array[18].fde_used.u2 ;
  input [3:0]\reg_array[20].fde_used.u2 ;
  input relational1_op_net;

  wire [3:0]DI;
  wire clk;
  wire [0:0]d;
  wire [3:0]\reg_array[13].fde_used.u2 ;
  wire [1:0]\reg_array[18].fde_used.u2 ;
  wire [3:0]\reg_array[20].fde_used.u2 ;
  wire relational1_op_net;
  wire relational_op_net;
  wire result_18_3_rel;
  wire result_18_3_rel_carry__0_n_1;
  wire result_18_3_rel_carry__0_n_2;
  wire result_18_3_rel_carry__0_n_3;
  wire result_18_3_rel_carry_n_0;
  wire result_18_3_rel_carry_n_1;
  wire result_18_3_rel_carry_n_2;
  wire result_18_3_rel_carry_n_3;
  wire [3:0]NLW_result_18_3_rel_carry_O_UNCONNECTED;
  wire [3:0]NLW_result_18_3_rel_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_18_3_rel),
        .Q(relational_op_net),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_array[0].srlc32_used.u1_i_1 
       (.I0(relational_op_net),
        .I1(relational1_op_net),
        .O(d));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result_18_3_rel_carry
       (.CI(1'b0),
        .CO({result_18_3_rel_carry_n_0,result_18_3_rel_carry_n_1,result_18_3_rel_carry_n_2,result_18_3_rel_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_result_18_3_rel_carry_O_UNCONNECTED[3:0]),
        .S(\reg_array[13].fde_used.u2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result_18_3_rel_carry__0
       (.CI(result_18_3_rel_carry_n_0),
        .CO({result_18_3_rel,result_18_3_rel_carry__0_n_1,result_18_3_rel_carry__0_n_2,result_18_3_rel_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\reg_array[18].fde_used.u2 [1],1'b0,\reg_array[18].fde_used.u2 [0]}),
        .O(NLW_result_18_3_rel_carry__0_O_UNCONNECTED[3:0]),
        .S(\reg_array[20].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_fff28d165f" *) 
module complexphasedetector_0_sysgen_relational_fff28d165f
   (relational1_op_net,
    clk,
    \reg_array[6].fde_used.u2 ,
    \reg_array[6].fde_used.u2_0 ,
    \reg_array[14].fde_used.u2 ,
    \reg_array[14].fde_used.u2_0 ,
    \reg_array[18].fde_used.u2 ,
    \reg_array[20].fde_used.u2 );
  output relational1_op_net;
  input clk;
  input [1:0]\reg_array[6].fde_used.u2 ;
  input [3:0]\reg_array[6].fde_used.u2_0 ;
  input [3:0]\reg_array[14].fde_used.u2 ;
  input [3:0]\reg_array[14].fde_used.u2_0 ;
  input [0:0]\reg_array[18].fde_used.u2 ;
  input [2:0]\reg_array[20].fde_used.u2 ;

  wire clk;
  wire [3:0]\reg_array[14].fde_used.u2 ;
  wire [3:0]\reg_array[14].fde_used.u2_0 ;
  wire [0:0]\reg_array[18].fde_used.u2 ;
  wire [2:0]\reg_array[20].fde_used.u2 ;
  wire [1:0]\reg_array[6].fde_used.u2 ;
  wire [3:0]\reg_array[6].fde_used.u2_0 ;
  wire relational1_op_net;
  wire result_16_3_rel;
  wire result_16_3_rel_carry__0_n_0;
  wire result_16_3_rel_carry__0_n_1;
  wire result_16_3_rel_carry__0_n_2;
  wire result_16_3_rel_carry__0_n_3;
  wire result_16_3_rel_carry__1_n_2;
  wire result_16_3_rel_carry__1_n_3;
  wire result_16_3_rel_carry_n_0;
  wire result_16_3_rel_carry_n_1;
  wire result_16_3_rel_carry_n_2;
  wire result_16_3_rel_carry_n_3;
  wire [3:0]NLW_result_16_3_rel_carry_O_UNCONNECTED;
  wire [3:0]NLW_result_16_3_rel_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_result_16_3_rel_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_result_16_3_rel_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_16_3_rel),
        .Q(relational1_op_net),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result_16_3_rel_carry
       (.CI(1'b0),
        .CO({result_16_3_rel_carry_n_0,result_16_3_rel_carry_n_1,result_16_3_rel_carry_n_2,result_16_3_rel_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\reg_array[6].fde_used.u2 [1],1'b0,1'b0,\reg_array[6].fde_used.u2 [0]}),
        .O(NLW_result_16_3_rel_carry_O_UNCONNECTED[3:0]),
        .S(\reg_array[6].fde_used.u2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result_16_3_rel_carry__0
       (.CI(result_16_3_rel_carry_n_0),
        .CO({result_16_3_rel_carry__0_n_0,result_16_3_rel_carry__0_n_1,result_16_3_rel_carry__0_n_2,result_16_3_rel_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\reg_array[14].fde_used.u2 ),
        .O(NLW_result_16_3_rel_carry__0_O_UNCONNECTED[3:0]),
        .S(\reg_array[14].fde_used.u2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result_16_3_rel_carry__1
       (.CI(result_16_3_rel_carry__0_n_0),
        .CO({NLW_result_16_3_rel_carry__1_CO_UNCONNECTED[3],result_16_3_rel,result_16_3_rel_carry__1_n_2,result_16_3_rel_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\reg_array[18].fde_used.u2 ,1'b0}),
        .O(NLW_result_16_3_rel_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\reg_array[20].fde_used.u2 }));
endmodule

(* ORIG_REF_NAME = "xlcomplex_multiplier_458514280d5fa9985b41331a92c63bc0" *) 
module complexphasedetector_0_xlcomplex_multiplier_458514280d5fa9985b41331a92c63bc0
   (m_axis_dout_tvalid,
    d,
    \reg_array[17].fde_used.u2 ,
    clk,
    aresetn,
    s_axis_a_tdata,
    s_axis_b_tdata);
  output m_axis_dout_tvalid;
  output [17:0]d;
  output [17:0]\reg_array[17].fde_used.u2 ;
  input clk;
  input aresetn;
  input [35:0]s_axis_a_tdata;
  input [35:0]s_axis_b_tdata;

  wire aresetn;
  wire clk;
  wire [17:0]d;
  wire [18:0]int_offset_mixer_m_axis_dout_tdata_imag_net;
  wire [18:0]int_offset_mixer_m_axis_dout_tdata_real_net;
  wire [23:20]m_axis_dout_tdata_net;
  wire m_axis_dout_tvalid;
  wire [17:0]\reg_array[17].fde_used.u2 ;
  wire [35:0]s_axis_a_tdata;
  wire [35:0]s_axis_b_tdata;
  wire [47:44]NLW_complexphasedetector_cmpy_v6_0_i0_instance_m_axis_dout_tdata_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "complexphasedetector_cmpy_v6_0_i0,cmpy_v6_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "cmpy_v6_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_cmpy_v6_0_i0 complexphasedetector_cmpy_v6_0_i0_instance
       (.aclk(clk),
        .aclken(1'b1),
        .aresetn(aresetn),
        .m_axis_dout_tdata({NLW_complexphasedetector_cmpy_v6_0_i0_instance_m_axis_dout_tdata_UNCONNECTED[47:44],d[17],int_offset_mixer_m_axis_dout_tdata_imag_net,m_axis_dout_tdata_net,\reg_array[17].fde_used.u2 [17],int_offset_mixer_m_axis_dout_tdata_real_net}),
        .m_axis_dout_tvalid(m_axis_dout_tvalid),
        .s_axis_a_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[35:18],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[17:0]}),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[35:18],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[17:0]}),
        .s_axis_b_tvalid(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[0].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[0]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[0].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[0]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[10].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[10]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[10].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[10]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[11].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[11]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[11].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[11]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[12].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[12]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[12].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[12]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[13].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[13]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[13].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[13]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[14].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[14]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[14].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[14]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[15].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[15]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[15].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[15]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [15]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[16].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[16]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[16]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[16].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[16]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[1].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[1]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[1].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[1]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[2].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[2]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[2].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[2]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[3].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[3]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[3].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[3]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[4].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[4]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[4].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[4]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[5].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[5]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[5].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[5]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[6].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[6]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[6].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[6]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[7].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[7]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[7].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[7]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[8].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[8]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[8].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[8]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[9].fde_used.u2_i_1 
       (.I0(int_offset_mixer_m_axis_dout_tdata_imag_net[9]),
        .I1(int_offset_mixer_m_axis_dout_tdata_imag_net[18]),
        .I2(d[17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_imag_net[17]),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \std_conversion_generate.convert/reg_array[9].fde_used.u2_i_1__0 
       (.I0(int_offset_mixer_m_axis_dout_tdata_real_net[9]),
        .I1(int_offset_mixer_m_axis_dout_tdata_real_net[18]),
        .I2(\reg_array[17].fde_used.u2 [17]),
        .I3(int_offset_mixer_m_axis_dout_tdata_real_net[17]),
        .O(\reg_array[17].fde_used.u2 [9]));
endmodule

(* ORIG_REF_NAME = "xlcomplex_multiplier_d1a037fb642eca126850bf3024a4629f" *) 
module complexphasedetector_0_xlcomplex_multiplier_d1a037fb642eca126850bf3024a4629f
   (m_axis_dout_tdata,
    aresetn,
    clk,
    m_axis_dout_tvalid,
    s_axis_a_tdata,
    s_axis_b_tdata,
    reset);
  output [35:0]m_axis_dout_tdata;
  output aresetn;
  input clk;
  input m_axis_dout_tvalid;
  input [35:0]s_axis_a_tdata;
  input [35:0]s_axis_b_tdata;
  input reset;

  wire aresetn;
  wire clk;
  wire complexphasedetector_cmpy_v6_0_i1_instance_n_0;
  wire [35:0]m_axis_dout_tdata;
  wire [23:18]m_axis_dout_tdata_net;
  wire m_axis_dout_tvalid;
  wire reset;
  wire [35:0]s_axis_a_tdata;
  wire [35:0]s_axis_b_tdata;
  wire [47:42]NLW_complexphasedetector_cmpy_v6_0_i1_instance_m_axis_dout_tdata_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    complexphasedetector_cmpy_v6_0_i0_instance_i_1
       (.I0(reset),
        .O(aresetn));
  (* CHECK_LICENSE_TYPE = "complexphasedetector_cmpy_v6_0_i1,cmpy_v6_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "cmpy_v6_0_12,Vivado 2016.4" *) 
  complexphasedetector_0_complexphasedetector_cmpy_v6_0_i1 complexphasedetector_cmpy_v6_0_i1_instance
       (.aclk(clk),
        .aclken(1'b1),
        .aresetn(aresetn),
        .m_axis_dout_tdata({NLW_complexphasedetector_cmpy_v6_0_i1_instance_m_axis_dout_tdata_UNCONNECTED[47:42],m_axis_dout_tdata[35:18],m_axis_dout_tdata_net,m_axis_dout_tdata[17:0]}),
        .m_axis_dout_tvalid(complexphasedetector_cmpy_v6_0_i1_instance_n_0),
        .s_axis_a_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[35:18],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[17:0]}),
        .s_axis_a_tvalid(m_axis_dout_tvalid),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[35:18],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[17:0]}),
        .s_axis_b_tvalid(m_axis_dout_tvalid));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "26" *) (* c_b_type = "0" *) (* c_b_width = "26" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "26" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [25:0]A;
  input [25:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [25:0]S;

  wire \<const0> ;
  wire [25:0]A;
  wire [25:0]B;
  wire CE;
  wire CLK;
  wire [25:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "26" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000" *) 
  (* C_B_WIDTH = "26" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "26" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "34" *) (* c_b_type = "0" *) (* c_b_width = "34" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "34" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [33:0]A;
  input [33:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [33:0]S;

  wire \<const0> ;
  wire [33:0]A;
  wire [33:0]B;
  wire CE;
  wire CLK;
  wire [33:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "34" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "34" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "34" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "1" *) 
(* c_a_width = "14" *) (* c_b_type = "1" *) (* c_b_width = "14" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "14" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized11
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [13:0]A;
  input [13:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [13:0]S;

  wire \<const0> ;
  wire [13:0]A;
  wire [13:0]B;
  wire [13:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "14" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "00000000000000" *) 
  (* C_B_WIDTH = "14" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "14" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized11 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "2" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "15" *) (* c_b_type = "0" *) (* c_b_width = "15" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "15" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized13
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [14:0]A;
  input [14:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [14:0]S;

  wire \<const0> ;
  wire [14:0]A;
  wire ADD;
  wire [14:0]B;
  wire [14:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "15" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000" *) 
  (* C_B_WIDTH = "15" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "2" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "15" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized13 xst_addsub
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "19" *) (* c_b_type = "0" *) (* c_b_width = "19" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "19" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized15
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "1" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized15 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "2" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "15" *) (* c_b_type = "0" *) (* c_b_width = "15" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "15" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized3
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [14:0]A;
  input [14:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [14:0]S;

  wire \<const0> ;
  wire [14:0]A;
  wire ADD;
  wire [14:0]B;
  wire CE;
  wire CLK;
  wire [14:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "15" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000" *) 
  (* C_B_WIDTH = "15" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "2" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "15" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized3 xst_addsub
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "2" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "15" *) (* c_b_type = "0" *) (* c_b_width = "15" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "15" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized3__2
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [14:0]A;
  input [14:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [14:0]S;

  wire \<const0> ;
  wire [14:0]A;
  wire ADD;
  wire [14:0]B;
  wire CE;
  wire CLK;
  wire [14:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "15" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000" *) 
  (* C_B_WIDTH = "15" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "2" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "15" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized3__2 xst_addsub
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "19" *) (* c_b_type = "0" *) (* c_b_width = "19" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "19" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized5
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized5 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "19" *) (* c_b_type = "0" *) (* c_b_width = "19" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "19" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized5__3
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized5__3 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "19" *) (* c_b_type = "0" *) (* c_b_width = "19" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "19" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized5__4
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "19" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized5__4 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "000000000000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "33" *) (* c_b_type = "0" *) (* c_b_width = "33" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "33" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized7
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [32:0]A;
  input [32:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [32:0]S;

  wire \<const0> ;
  wire [32:0]A;
  wire [32:0]B;
  wire CE;
  wire CLK;
  wire [32:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "33" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "33" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "33" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized7 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "c_addsub_v12_0_10" *) (* c_a_type = "0" *) 
(* c_a_width = "14" *) (* c_b_type = "0" *) (* c_b_width = "14" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "14" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_c_addsub_v12_0_10__parameterized9
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [13:0]A;
  input [13:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [13:0]S;

  wire \<const0> ;
  wire [13:0]A;
  wire [13:0]B;
  wire CE;
  wire CLK;
  wire [13:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "14" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000" *) 
  (* C_B_WIDTH = "14" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* c_add_mode = "1" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "14" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_c_addsub_v12_0_10_viv__parameterized9 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_HAS_ACLKEN = "1" *) (* C_HAS_ARESETN = "1" *) (* C_HAS_S_AXIS_A_TLAST = "0" *) 
(* C_HAS_S_AXIS_A_TUSER = "0" *) (* C_HAS_S_AXIS_B_TLAST = "0" *) (* C_HAS_S_AXIS_B_TUSER = "0" *) 
(* C_HAS_S_AXIS_CTRL_TLAST = "0" *) (* C_HAS_S_AXIS_CTRL_TUSER = "0" *) (* C_LATENCY = "3" *) 
(* C_MULT_TYPE = "1" *) (* C_M_AXIS_DOUT_TDATA_WIDTH = "48" *) (* C_M_AXIS_DOUT_TUSER_WIDTH = "1" *) 
(* C_OPTIMIZE_GOAL = "0" *) (* C_S_AXIS_A_TDATA_WIDTH = "48" *) (* C_S_AXIS_A_TUSER_WIDTH = "1" *) 
(* C_S_AXIS_B_TDATA_WIDTH = "48" *) (* C_S_AXIS_B_TUSER_WIDTH = "1" *) (* C_S_AXIS_CTRL_TDATA_WIDTH = "8" *) 
(* C_S_AXIS_CTRL_TUSER_WIDTH = "1" *) (* C_THROTTLE_SCHEME = "3" *) (* C_TLAST_RESOLUTION = "0" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICE = "xc7k325t" *) (* C_XDEVICEFAMILY = "kintex7" *) 
(* HAS_NEGATE = "0" *) (* ORIG_REF_NAME = "cmpy_v6_0_12" *) (* ROUND = "0" *) 
(* SINGLE_OUTPUT = "0" *) (* USE_DSP_CASCADES = "1" *) (* c_a_width = "18" *) 
(* c_b_width = "18" *) (* c_out_width = "20" *) (* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_cmpy_v6_0_12
   (aclk,
    aclken,
    aresetn,
    s_axis_a_tvalid,
    s_axis_a_tready,
    s_axis_a_tuser,
    s_axis_a_tlast,
    s_axis_a_tdata,
    s_axis_b_tvalid,
    s_axis_b_tready,
    s_axis_b_tuser,
    s_axis_b_tlast,
    s_axis_b_tdata,
    s_axis_ctrl_tvalid,
    s_axis_ctrl_tready,
    s_axis_ctrl_tuser,
    s_axis_ctrl_tlast,
    s_axis_ctrl_tdata,
    m_axis_dout_tvalid,
    m_axis_dout_tready,
    m_axis_dout_tuser,
    m_axis_dout_tlast,
    m_axis_dout_tdata);
  input aclk;
  input aclken;
  input aresetn;
  input s_axis_a_tvalid;
  output s_axis_a_tready;
  input [0:0]s_axis_a_tuser;
  input s_axis_a_tlast;
  input [47:0]s_axis_a_tdata;
  input s_axis_b_tvalid;
  output s_axis_b_tready;
  input [0:0]s_axis_b_tuser;
  input s_axis_b_tlast;
  input [47:0]s_axis_b_tdata;
  input s_axis_ctrl_tvalid;
  output s_axis_ctrl_tready;
  input [0:0]s_axis_ctrl_tuser;
  input s_axis_ctrl_tlast;
  input [7:0]s_axis_ctrl_tdata;
  output m_axis_dout_tvalid;
  input m_axis_dout_tready;
  output [0:0]m_axis_dout_tuser;
  output m_axis_dout_tlast;
  output [47:0]m_axis_dout_tdata;

  wire \<const0> ;
  wire aclk;
  wire aclken;
  wire aresetn;
  wire [43:0]\^m_axis_dout_tdata ;
  wire m_axis_dout_tvalid;
  wire [47:0]s_axis_a_tdata;
  wire s_axis_a_tvalid;
  wire [47:0]s_axis_b_tdata;
  wire s_axis_b_tvalid;
  wire NLW_i_synth_m_axis_dout_tlast_UNCONNECTED;
  wire NLW_i_synth_s_axis_a_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_b_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_ctrl_tready_UNCONNECTED;
  wire [46:19]NLW_i_synth_m_axis_dout_tdata_UNCONNECTED;
  wire [0:0]NLW_i_synth_m_axis_dout_tuser_UNCONNECTED;

  assign m_axis_dout_tdata[47] = \^m_axis_dout_tdata [43];
  assign m_axis_dout_tdata[46] = \^m_axis_dout_tdata [43];
  assign m_axis_dout_tdata[45] = \^m_axis_dout_tdata [43];
  assign m_axis_dout_tdata[44] = \^m_axis_dout_tdata [43];
  assign m_axis_dout_tdata[43:24] = \^m_axis_dout_tdata [43:24];
  assign m_axis_dout_tdata[23] = \^m_axis_dout_tdata [19];
  assign m_axis_dout_tdata[22] = \^m_axis_dout_tdata [19];
  assign m_axis_dout_tdata[21] = \^m_axis_dout_tdata [19];
  assign m_axis_dout_tdata[20] = \^m_axis_dout_tdata [19];
  assign m_axis_dout_tdata[19:0] = \^m_axis_dout_tdata [19:0];
  assign m_axis_dout_tlast = \<const0> ;
  assign m_axis_dout_tuser[0] = \<const0> ;
  assign s_axis_a_tready = \<const0> ;
  assign s_axis_b_tready = \<const0> ;
  assign s_axis_ctrl_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_WIDTH = "18" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ARESETN = "1" *) 
  (* C_HAS_S_AXIS_A_TLAST = "0" *) 
  (* C_HAS_S_AXIS_A_TUSER = "0" *) 
  (* C_HAS_S_AXIS_B_TLAST = "0" *) 
  (* C_HAS_S_AXIS_B_TUSER = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TLAST = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TUSER = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_M_AXIS_DOUT_TDATA_WIDTH = "48" *) 
  (* C_M_AXIS_DOUT_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZE_GOAL = "0" *) 
  (* C_S_AXIS_A_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_A_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_B_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_B_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_CTRL_TDATA_WIDTH = "8" *) 
  (* C_S_AXIS_CTRL_TUSER_WIDTH = "1" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICE = "xc7k325t" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* HAS_NEGATE = "0" *) 
  (* ROUND = "0" *) 
  (* SINGLE_OUTPUT = "0" *) 
  (* USE_DSP_CASCADES = "1" *) 
  (* c_out_width = "20" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_cmpy_v6_0_12_viv i_synth
       (.aclk(aclk),
        .aclken(aclken),
        .aresetn(aresetn),
        .m_axis_dout_tdata({\^m_axis_dout_tdata [43],NLW_i_synth_m_axis_dout_tdata_UNCONNECTED[46:43],\^m_axis_dout_tdata [42:24],\^m_axis_dout_tdata [19],NLW_i_synth_m_axis_dout_tdata_UNCONNECTED[22:19],\^m_axis_dout_tdata [18:0]}),
        .m_axis_dout_tlast(NLW_i_synth_m_axis_dout_tlast_UNCONNECTED),
        .m_axis_dout_tready(1'b0),
        .m_axis_dout_tuser(NLW_i_synth_m_axis_dout_tuser_UNCONNECTED[0]),
        .m_axis_dout_tvalid(m_axis_dout_tvalid),
        .s_axis_a_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[41:24],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[17:0]}),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_i_synth_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[41:24],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[17:0]}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_i_synth_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(s_axis_b_tvalid),
        .s_axis_ctrl_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_ctrl_tlast(1'b0),
        .s_axis_ctrl_tready(NLW_i_synth_s_axis_ctrl_tready_UNCONNECTED),
        .s_axis_ctrl_tuser(1'b0),
        .s_axis_ctrl_tvalid(1'b0));
endmodule

(* C_HAS_ACLKEN = "1" *) (* C_HAS_ARESETN = "1" *) (* C_HAS_S_AXIS_A_TLAST = "0" *) 
(* C_HAS_S_AXIS_A_TUSER = "0" *) (* C_HAS_S_AXIS_B_TLAST = "0" *) (* C_HAS_S_AXIS_B_TUSER = "0" *) 
(* C_HAS_S_AXIS_CTRL_TLAST = "0" *) (* C_HAS_S_AXIS_CTRL_TUSER = "0" *) (* C_LATENCY = "6" *) 
(* C_MULT_TYPE = "1" *) (* C_M_AXIS_DOUT_TDATA_WIDTH = "48" *) (* C_M_AXIS_DOUT_TUSER_WIDTH = "1" *) 
(* C_OPTIMIZE_GOAL = "0" *) (* C_S_AXIS_A_TDATA_WIDTH = "48" *) (* C_S_AXIS_A_TUSER_WIDTH = "1" *) 
(* C_S_AXIS_B_TDATA_WIDTH = "48" *) (* C_S_AXIS_B_TUSER_WIDTH = "1" *) (* C_S_AXIS_CTRL_TDATA_WIDTH = "8" *) 
(* C_S_AXIS_CTRL_TUSER_WIDTH = "1" *) (* C_THROTTLE_SCHEME = "3" *) (* C_TLAST_RESOLUTION = "0" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICE = "xc7k325t" *) (* C_XDEVICEFAMILY = "kintex7" *) 
(* HAS_NEGATE = "0" *) (* ORIG_REF_NAME = "cmpy_v6_0_12" *) (* ROUND = "0" *) 
(* SINGLE_OUTPUT = "0" *) (* USE_DSP_CASCADES = "1" *) (* c_a_width = "18" *) 
(* c_b_width = "18" *) (* c_out_width = "18" *) (* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_cmpy_v6_0_12__parameterized1
   (aclk,
    aclken,
    aresetn,
    s_axis_a_tvalid,
    s_axis_a_tready,
    s_axis_a_tuser,
    s_axis_a_tlast,
    s_axis_a_tdata,
    s_axis_b_tvalid,
    s_axis_b_tready,
    s_axis_b_tuser,
    s_axis_b_tlast,
    s_axis_b_tdata,
    s_axis_ctrl_tvalid,
    s_axis_ctrl_tready,
    s_axis_ctrl_tuser,
    s_axis_ctrl_tlast,
    s_axis_ctrl_tdata,
    m_axis_dout_tvalid,
    m_axis_dout_tready,
    m_axis_dout_tuser,
    m_axis_dout_tlast,
    m_axis_dout_tdata);
  input aclk;
  input aclken;
  input aresetn;
  input s_axis_a_tvalid;
  output s_axis_a_tready;
  input [0:0]s_axis_a_tuser;
  input s_axis_a_tlast;
  input [47:0]s_axis_a_tdata;
  input s_axis_b_tvalid;
  output s_axis_b_tready;
  input [0:0]s_axis_b_tuser;
  input s_axis_b_tlast;
  input [47:0]s_axis_b_tdata;
  input s_axis_ctrl_tvalid;
  output s_axis_ctrl_tready;
  input [0:0]s_axis_ctrl_tuser;
  input s_axis_ctrl_tlast;
  input [7:0]s_axis_ctrl_tdata;
  output m_axis_dout_tvalid;
  input m_axis_dout_tready;
  output [0:0]m_axis_dout_tuser;
  output m_axis_dout_tlast;
  output [47:0]m_axis_dout_tdata;

  wire \<const0> ;
  wire aclk;
  wire aclken;
  wire aresetn;
  wire [41:0]\^m_axis_dout_tdata ;
  wire m_axis_dout_tvalid;
  wire [47:0]s_axis_a_tdata;
  wire s_axis_a_tvalid;
  wire [47:0]s_axis_b_tdata;
  wire s_axis_b_tvalid;
  wire NLW_i_synth_m_axis_dout_tlast_UNCONNECTED;
  wire NLW_i_synth_s_axis_a_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_b_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_ctrl_tready_UNCONNECTED;
  wire [46:17]NLW_i_synth_m_axis_dout_tdata_UNCONNECTED;
  wire [0:0]NLW_i_synth_m_axis_dout_tuser_UNCONNECTED;

  assign m_axis_dout_tdata[47] = \^m_axis_dout_tdata [41];
  assign m_axis_dout_tdata[46] = \^m_axis_dout_tdata [41];
  assign m_axis_dout_tdata[45] = \^m_axis_dout_tdata [41];
  assign m_axis_dout_tdata[44] = \^m_axis_dout_tdata [41];
  assign m_axis_dout_tdata[43] = \^m_axis_dout_tdata [41];
  assign m_axis_dout_tdata[42] = \^m_axis_dout_tdata [41];
  assign m_axis_dout_tdata[41:24] = \^m_axis_dout_tdata [41:24];
  assign m_axis_dout_tdata[23] = \^m_axis_dout_tdata [17];
  assign m_axis_dout_tdata[22] = \^m_axis_dout_tdata [17];
  assign m_axis_dout_tdata[21] = \^m_axis_dout_tdata [17];
  assign m_axis_dout_tdata[20] = \^m_axis_dout_tdata [17];
  assign m_axis_dout_tdata[19] = \^m_axis_dout_tdata [17];
  assign m_axis_dout_tdata[18] = \^m_axis_dout_tdata [17];
  assign m_axis_dout_tdata[17:0] = \^m_axis_dout_tdata [17:0];
  assign m_axis_dout_tlast = \<const0> ;
  assign m_axis_dout_tuser[0] = \<const0> ;
  assign s_axis_a_tready = \<const0> ;
  assign s_axis_b_tready = \<const0> ;
  assign s_axis_ctrl_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_WIDTH = "18" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ARESETN = "1" *) 
  (* C_HAS_S_AXIS_A_TLAST = "0" *) 
  (* C_HAS_S_AXIS_A_TUSER = "0" *) 
  (* C_HAS_S_AXIS_B_TLAST = "0" *) 
  (* C_HAS_S_AXIS_B_TUSER = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TLAST = "0" *) 
  (* C_HAS_S_AXIS_CTRL_TUSER = "0" *) 
  (* C_LATENCY = "6" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_M_AXIS_DOUT_TDATA_WIDTH = "48" *) 
  (* C_M_AXIS_DOUT_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZE_GOAL = "0" *) 
  (* C_S_AXIS_A_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_A_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_B_TDATA_WIDTH = "48" *) 
  (* C_S_AXIS_B_TUSER_WIDTH = "1" *) 
  (* C_S_AXIS_CTRL_TDATA_WIDTH = "8" *) 
  (* C_S_AXIS_CTRL_TUSER_WIDTH = "1" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICE = "xc7k325t" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* HAS_NEGATE = "0" *) 
  (* ROUND = "0" *) 
  (* SINGLE_OUTPUT = "0" *) 
  (* USE_DSP_CASCADES = "1" *) 
  (* c_out_width = "18" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_cmpy_v6_0_12_viv__parameterized1 i_synth
       (.aclk(aclk),
        .aclken(aclken),
        .aresetn(aresetn),
        .m_axis_dout_tdata({\^m_axis_dout_tdata [41],NLW_i_synth_m_axis_dout_tdata_UNCONNECTED[46:41],\^m_axis_dout_tdata [40:24],\^m_axis_dout_tdata [17],NLW_i_synth_m_axis_dout_tdata_UNCONNECTED[22:17],\^m_axis_dout_tdata [16:0]}),
        .m_axis_dout_tlast(NLW_i_synth_m_axis_dout_tlast_UNCONNECTED),
        .m_axis_dout_tready(1'b0),
        .m_axis_dout_tuser(NLW_i_synth_m_axis_dout_tuser_UNCONNECTED[0]),
        .m_axis_dout_tvalid(m_axis_dout_tvalid),
        .s_axis_a_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[41:24],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata[17:0]}),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_i_synth_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[41:24],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_b_tdata[17:0]}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_i_synth_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(s_axis_b_tvalid),
        .s_axis_ctrl_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_ctrl_tlast(1'b0),
        .s_axis_ctrl_tready(NLW_i_synth_s_axis_ctrl_tready_UNCONNECTED),
        .s_axis_ctrl_tuser(1'b0),
        .s_axis_ctrl_tvalid(1'b0));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "0" *) 
(* c_a_width = "18" *) (* c_b_type = "0" *) (* c_b_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "43" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "1" *) 
(* c_a_width = "18" *) (* c_b_type = "0" *) (* c_b_width = "26" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12__parameterized1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [25:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [43:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [25:0]B;
  wire CE;
  wire CLK;
  wire [43:0]P;
  wire [47:0]PCASC;
  wire SCLR;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "26" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "43" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv__parameterized1 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(PCASC),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "0" *) 
(* c_a_width = "18" *) (* c_b_type = "1" *) (* c_b_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "29" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "1" *) 
(* c_a_width = "16" *) (* c_b_type = "0" *) (* c_b_width = "14" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12__parameterized5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [15:0]A;
  input [13:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [29:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [15:0]A;
  wire [13:0]B;
  wire CE;
  wire CLK;
  wire [29:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "14" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "29" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv__parameterized5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "0" *) 
(* c_a_width = "18" *) (* c_b_type = "1" *) (* c_b_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12__parameterized7
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv__parameterized7 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "0" *) 
(* c_a_width = "18" *) (* c_b_type = "1" *) (* c_b_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12__parameterized7__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv__parameterized7__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "0" *) 
(* c_a_width = "18" *) (* c_b_type = "1" *) (* c_b_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12__parameterized7__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv__parameterized7__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "mult_gen_v12_0_12" *) (* c_a_type = "0" *) 
(* c_a_width = "18" *) (* c_b_type = "1" *) (* c_b_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module complexphasedetector_0_mult_gen_v12_0_12__parameterized7__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  complexphasedetector_0_mult_gen_v12_0_12_viv__parameterized7__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
fgcHMpDB8YeTXYpoTsmWZ+EpGtmp4ttE4rhLnGC39GZlQ/zJoTz5jsPoaLlJ4UWaOu8wsqCjidiH
ybd7UHh7Iw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Ce9yJwkNvACWlmAFVwVRYhOdCIZZzBisSiZXBvx+NUYf+lxZv1vyZmKRIRYhYQFaRqRT7XkpC1Ec
t+dZjN7MGpN15tip1+lCNk6nbQTIhD1RPmDELP6pl456iOpiQ/ZN6oyRQX4m6uADI4VCap54SPA7
xDAZ2Ihv8VRQzQqKu2s=

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
yzmtZb9/BZ4O/Gzgyl5TFGS/WtQ6cUQXqy/uOVfW7wlrbPwEqT6tWciKofSv+CyJbJIVPzK8DKFI
WQJqQsaQvwHoiKvvvszZkqgvpH3DwEqS4ynnWHOJwHB19GcoOlPWiy5xKdCVGPEiN2a3E1iFT033
EH5wjBAeJPtvdeyOkLI=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CczA2H+PI5anFc9KY7UKsIXFVNBdxrwuLyvm1R1kZm0IbddJ4LwKIbI7KyLLLLbAYBBP7wxcLmqe
F9t3HL4MVpwq4k/EpCH4FZDSvMDxPR4bzVAo6o1yJxQXLW3+NZAmPCzXZqtSSPYLsiDU+W9GQY7+
1HWJeXGRV4YcEBFMrw/6x47O9rznZwcpvN7ClnZOjFMV6qkda3BftQcnNwgtp2N+BsKgboXbAHKV
zExUhY74xU/ifF/nfy2HapVTvKKx6cjozDkWbYKX6BcnoM4cdYRte+0OO03Cf6J1WNNEdLgK4TLC
xfJwAliutWUOQcBc87pWvMgPIGLJ8vlUAFdzRw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XUGyGZ3f6ddj79v8VJz6tFeEU1K7Q7eXpxBZjIxiM9EM6yeIzUyNcfTtjPmDnlZ+RUHPbdJfKXo/
vqrH8/IP17g81z0rmYCYrrLWAiXXZVnF33Sby5XqXm99P3kbjtJRUqQHubpP9lxi/BwNEM2b+PmB
MKEcRy3QhkDyijUSVDevumkng5ROIwALCPIoFsnDOvu87+q48wG4+JVioc576FSFqZ3zKH+xln5a
0tGbwFbo8dlg6OZgf95UN2jhgacGA/kl7qJB8Iq/75yAi5qhWYQjCPA9zQ2g0VZuIoCqrY5Pz1/d
5FX25JIJkfhGP0833RpKbY6Iszo7lIM1Sha3sw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
sY1OhSYlEri9JAkBv9M84SAJcAs2KDpaHeB2dfqS3s74ysd3frt6CyyFk6hNda0+culDUsAjRUVs
x11BMQ4Oo7lonjFlIt6y+8rL2UDn4GB+aEZFgEeAaV6hVtqs+l5mrUc4tqz0ovbu6bKxjVkhrpr9
3LZPe0AWv46dj3Mj7RdMEOaFBpgrDS7uox/mmIiEy3WXfqMlwahcqdRCOkGRbxZDtQPSXfHTdMia
rbflvAE/8GSkcXysduuffU6QTMADbxxBxy1skDfog0aCf/7pXE/cMgAqJn0d/nI9LN6/w/OjZCaV
itzFnyqX9yNrnz11rwDQtSNe9wLD5gUpgOeQrQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="base64", line_length=76, bytes=256)
`pragma protect key_block
TPVCtiJui3AJlduowWXiC0rRejgwxL9SpK4QrHAd9Bguj7k4lVIG5bk0SI2UJrXG1oFBQ9PrUwEI
452zQ+VlQsYljTLrAduPNpe50lsqFGMrvoXFyNSlBwnv9shhu1drvlBHmLnsYMnIhsGb2J7LAPU+
kN1b5vLlTpXys42YaV81KTM9W5ZklVMuMf85ihdfxPZvQruhrf2yp4D66hcrYkxl2UypGq7rvZ34
DzXNg1Ehfl1l1Axcgdh4f5tglkrr0F51DB74RGpyCe+W/0HNmykvkHPeJ/n2PzrDvbF0hjJlR0m5
oZPmLhCpSBpVCbD66D+F3NVZepMsXYfL3iWY+w==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP05_001", key_method="rsa"
`pragma protect encoding = (enctype="base64", line_length=76, bytes=256)
`pragma protect key_block
Vhi8KUdhu7cuEshcBRSbvb4QIBU900ZhXVyiQIjH6b9cqhQ+jZV0hTb4F6Xc5GI5SJfm1mhqK7/6
pV92MVahHjEvYrM+c6B5YDzD2DP2nOVWY/VIpfnKnJIQzHDtn9SsUSdKtuXDjxu2dr9sqCZKcFZI
cjVovRcGD+85krBtwQy8Qthtu+0oAEl30QwOc0gKFnFYWfc5UyFFNMzYO99lcXbhaAYtc/sC23o1
t9mHWtXVNT3m0fbUgUrUu9uwbvMM69rODXH7Isml5oIwOnPwp47v+8sitWM8R5lH/nwJpAmUDnGR
Ja5jTIH40Z/JqFMv7aAP2XH9VNjLdx4ffzKNqA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 396560)
`pragma protect data_block
aCaDVg/nO5Rca0fZUlRZLJf5HDbBX4MLT6go7+76QbNA5nfQp20XkMwZr+wvKqXZYZY8sRfhG3R0
6DETKCXOkLyBhSisn2eT7Xl9eTFBipQ4GDjxQAwvdqmkdm9l1nAZ7zDiB62oiYGUqeFpuqN6GosZ
9W7+kk/HBBh4/kH8Ih0myB16081bj5sTGugulGxQwOkliPL88FXy/+G+C856mblgBBFe6Ag/7lLi
dd4taQ4S18lILWWRs+zO3ZJsWg3fo262INkMuYqfkbUVgKFwz1MmCDW37C3pkWQyoDJxHHsPiLDv
WUxM2QBJJqtZJduVJOrGT2TGNhC1jrSPZOW6o+6u4YixEe4Ip7xvX3Z5w6dRtL+ztVhkMvo+99tE
Hv2zf7pIsRTiZtJjX08gHgilu3+WJpkW3XE85xOWZD0alSV0990xe5BsNSaqDZ1SjroQdeXaBOow
D6zmsR6ZjQvMkEGjppM9VB/ZnIy4+/BvG9nwUTu1NB/etVZIioEhFRRQD6j/HZfgIcBjc2aIRyH/
VKwVZa899IvBLtPvMqB7tRocGCSkA3aVE7w+nxEJ6Og3b7GsL+E/j2zDdO4P3lQL5N30t541i4Mo
pjbBCcdkLMsVULxGrb+8MXViy3hp3a/ZRaKnOYt7GBkiuMV+bFvO51dvbjOCuHRk0IfowKK3WSxT
usfjrRU6W5Yk8NdyiWRdpTCU1lVH07kVz0FMx/g4KQShws8fwxVbzR145v9KIYEYNLjW7T1mGtHF
J9p9NjU/FATQb9XqgBfefLhiCxEPdJEfBMvHKugM6GG7Q+ldvqs1SB4JexEHWgkTlxMbYqARYAFO
4caHv2QPnqv4G1JQ4kOsxQ9kCdPIsKACkoboJRxaCBBj50TVjhhhOJvhZx/QWBXQs0afk/V/euv+
qv2R3sqhtcl3EkzkP7YhuzAhReneV+r5JsxiGaVvVT3JK3lqjtcQewVNCM+9c9tw8yYCFWZfac2e
odhF4K3VNcWbiCjEjT5Q9ckJp0Coi7NxDRQLp7bY52V1ktDUwKzZeM1e68q12Ce/kWOdrQmGWTrS
71qcTiLeG98VJPk4+Fs/KJjbF1yhjaLWb+lRQ+LaWCVdcC5ru6HiHNm5LauGS7pxX/oJuCK3eJSu
teutZQl3Rdeah0AJqTWugwd3rgY2yDQI01UJqFmUsbzg7cM7tMQ43rYlEObdD45I1BlZVgEvMWxN
R5XpsRFPd5EGZpsM383YKmQ/GFWg/i/aNDCs+fXKMh1gPYoCPUA9UgEmDdVLuZq0dbCw8c30PIxF
1HGl/0SqFxwxLzaouRvy6J6ZPW/sYgfCwI2r+jmsloaObX6I6UGg40bK1ZxlCoI5l6zB5wxkBWI8
iDM5448yMuC9lJNPvbk+G62Mebu0gEfbEWu7jV7ONRu/6FfeysR+8UAGAv0J3XoHqZX/lmGwfoUL
fiiw9gFA30dw4MHk/tKzoBy6KawUBiEYnR1M4U0rpdx2MlsDjpsUuyggbM7t97apTk59FkgyAV8D
JB/l1QONehkF/AQFZn3xdWCEVTqA8fuASVmxQ4ItKXAtOojtjgluU37mRtiK3CVbGPQSPwca94yR
Woo02irtcPvUzoFASouZHoGA2ALj+wVnoH78BofKdECoxGP92ZkhcwQmnssbp/X7guKn3KaWE3er
3BAhWbttwZaff5y8H6WvCt3t0MVTPh1U69I7YCBEk/d/VC7upuTSj9vx8DiKSPLFSuigWQl87a/K
ionU3Fm4wjoR+hnmQCdZXdQyrIFgksckF/yAfBowte5Us12Gd4ysN1RHljkock65jsaIS730KvCE
ekHH5cRzn2z7l41RBePaJhJIwwQYfFirmRVG6jotFCUJ5dqYu+Jg6fc2FoE2LK4U3BlhLQ7AvTj1
bND02u8RVQQ2C6jTcQAMZ2p9aMU5CcIHU2jhBzhcc0LdMb4/1V3mrj2QF2OI2eqYsH7yTRXmibEu
/YQk6LIX/EcVjBOWNz0mokktA8Vzl7dLbtUdnfZ3OxHTfHihAI27Y0+O3Tq1Lt2elhL6Rc1TbPKJ
uuNY4AZVYB5xGJCxzEzXoW7NBbuWhGny0wiuRS+NlFJIyR9G/CLVHYoYKFLCfWFcEw8wIBFwgO60
2FQWNGjai4b7iTqE5TSNaCwx7Yg9KhLOwoT2dYEnVN9tqPk/SeDC3c8/bU37IOf38BvPQLiMqnWZ
X18Bo9+KKJVX/IImkCEHIfzn+Tb233MqcyOFRzrxHeq32Fe22vmB554ysEQHCGUFHqFLIrQ9A8FA
bBSVfyMkEIzLjDP03IEH2npjwn9BaBaYQ62muqSh46ipHVfGJEisHLO+zuf5xQk5Xy21ziKPRLpm
5Wd5w8R6Yd01leFwU6exrjYiOrwTy5EjMo4Xn0HPHPqTZffNxXe6lWDTtKqIYG5TIHQX5nN5kCVA
SxWRly65sVZIuic1U4QV8ish4NpHMyxAjfPCr74O+tBokKvDgiGtsZdVE7/9iDonJfMiYhjgql5t
/RFtUt50+JvfPZfDjSQs+qhXIBHhgWRniLFx+TQtuB+jzA+W7fWuvvPMNKJm+CZpenV3o4FBRoMp
HopyRiCmbbWgbgu76w4OV2kvdeweggvShyO+uQzg3jaQM17mYr2giYYcTcfwFzLS6y9OD8XkWqKp
a4RU8SyW6ZTUAzVkp2rQUF4fy6P5EhuM/5qZpmqwI3TtCtk1jLee5aGkpX5wwiS4djgGSXgtnqMn
uAP4AiFHPQHDfFVaiwVvFpqm1YfCP+QaU1e9Dp0XhB+FCQFrvjCbqHP6wKxBPMHNKcQRYQgwqkOr
fQi7PAkCGQCyEpxSq6UjNqGFK/DqdKtK2ZTEzhz6zA+XA34iq26JkXiBZKKUFgxrXpgpD3CWcohT
Q2ILBIcIYfRBNT4ViaOLWouzoa3YfTFXMWHOJBVGc0BAXtyAs8RTWCE8tNuynGxMjLNrGyYqjB1R
Wqa/Vhrcl21/ZswxH5+pldrObEpQmlQwv70SUIuK9l8hUfENmTSJ1sY1ewjLK+/WiiDV37Wr33it
q33QY48VLYvpOKXJKrmmkyT8kPQTFCoxP1psUtG+ww793qSji8PDo/DcK8x8hKtNgIaogeX6zFl3
dsEc3K+qN2lNAC0D4xwm9S3CRGzRjnOOBMqQgmLE3G6ECN6dgOHFneXuay5IytT161IuLrC8qI0S
+rVNlDA7zT715xDV1PzrALc+eRk3kRah8B55c5tKaD3wvUtYHhxP7ewG50H9QAIp2yy3rYj5ehME
V0QoJU0eNu7k7GaXuaMWJaKPXrwplxYfpdyJV6wg8tL8UHFcCiO7KN24Ob+2g09VDsDHT4prCo1D
D1o7Kdy1X1au3ME5BwdOsKG5VV32zjXS/6noQFTliGYdH/ZUOtY5BdBQhv80RC0NzazP/0rmLeIY
AYYMhs2xPdrx9GROu9QWTrnETDgtji8dG8f+O9Nu+/Z3WYhd5UPvShJBiYhBFWk6A6LsuVTpfZda
tiuIPjBmcoJBougFN/q0WWFUc4YUGxGo0HoJiKi3qkdJ9eRn0llI7ma0dijKDNDrqqFOhCIg47co
bFQJbjgQrfrxy4WVr1DGmFEyp98Tv6PoIjI4l0QiqEa8BQvo7HRgXYfnuwWcv8u9uoGRFbXOnS+2
cXE6CQnlz0m7jPQd7gRii2lpOvTO2nVGiQozmUEJupDD/ZBfB5RpQkO3Hl6lqLLz2QCNQD+fGpv5
JgGVi9ex2vryB1Tcslk3zAlj4ySk5e15oFCvkSbRCfjEmr6zCD2gqPdn+rSowilQMh6kvzDcv1VD
7ExDaAKSwhz6pQa+O8M0gPVWlZ4KUoWitGv5oib3sXZ12Jc/h5uZ7C1jD6mnijvB1xnHDY38Fy7C
HeZB3p28XhkGPBAdRY+yHoLJn8ZjD93OO4kRyfmEtaGfFW56sDRoOZRwp0658BSba2f6o9CNEwns
A+kP0GrG9w4uGtsOjKpJn5WtnAYbsY5LNQyYzXsO/AAtfeXHF+B6QXzkFcZLqwnEhP9X0Imx4+sV
+4BDmVaU2iQzt22dtWkbuOLgk9SFJ47s9VTU1otfAEeCJ+ZEsdbKdVrPB+6wqyli79hcj3EiO2+D
8ffMC1P8gc5XKKMR4MrysIi66Vm/zaXJuMA8zyqzy9NSEQRRmUu/o8px9Wt4TnHC6OcGiDjU1Nn+
oSdpbX61gN/EEf/ZcJw4elUH6tVVVb+s0SrR28qu6y//VlQmvasbGp0W042JNGOixFKJFgiHFevV
5ppvyqwUKWQjAzebQtm7vWHJJzrm9PisZ4xgqdLZRGfP5H5dllN8St2AksQOreZkx609CVkWwSF3
zTRpsVaono0YGw+l34Qj8dv9qktliKI9lqg4c2s/oSju1/XG96LPmd0sp4sKK9DGPE0jiZpqo4TX
yF5Lrcw5hhyfTHEFBQrmvziDU358npqAoUDv6DB8aNhXYUmpdDM7bqYx8cQjtK2bgLyX36d8Akyo
/ZoRaswkpWG5rUOJZe1k8hDxCi0jhYaBNkRPt3W+IgQaNNS7+nN8FZsDvabX6dLmunZP4rewBy5K
ttm7Fdv2FanDsvpoUhYCj5iE4Npv4meKqQ5OvoSDVcjxCHT3lTBo2XseKuPPRY5MHweBTyyb6YJN
a8v5qVGknvQf9UxO0vjF0Avo1lYdlfqCVMb4Zy0j1UVGmKmdQP0dMzxqI+pgw0ixykOZ0oTQ6h4T
tgJbNVMkZ6NQViyJHCzxBAGqyM/csAFp0UpWqpOzkUOsTSQfRNUNJuq/JENXREKn/yLTVrMfIaIc
mYkYM4yo9dOyiFxtABe6xDwDM/gJVQ579g/XW29Y7i3IT1hhrLcH7tbHA0tIAXy58RPcl0mPZCBB
Gj244ty9K9oZRUnM67Z1w1ExQJPGfMNebDp8iAknc9szxzR2pxB1EANv97t+qvvyn6FDnJNReJ7y
IM1XL4xlLp3W1im8tXCiy5XDfr/Jy8CKT7LhVtKQvMrIl+R6C+Lrt1/ORhBz6SnDoXZIqOQxJAbW
+XAHCugfFIBpDzaWc77dAM8+0uatUD6ymILcV4zROMwtuKT1io63+B34nf492b/z+K+rUG+OwXrn
POpv9G90uwP6DxitPNtp6CzwviHPbehWBj4qh1VU8CHeNAi1NvEqSV1SZAmLdUFEy6rwqDlHTD/Q
7K6OYwFG13vci4O8cPY41074wTLvSfsQu8deXMVgXjj516MoxbP0dQuHRStTLXP3BsNhIv+c17GF
1p59k00EoVcmj/FXi9o5+S2wLDyifu1B2faDZGxGS2c8kmPzixUe+28Q7oOi5oedTE+QKkYLTeaM
LqjQMprVFribGwNhYJeCSvPP+PZGU0iP7X8AEt/5zJV4WuZHsxG85G60e6dw+PEsigGGmXE1iJOW
G/+lPAO7VZ/FLEVsansDhB3U0GVYisSwKCa9+m3/p/GhM7K70qymZBBZEH49dJLTFZvimycRefQB
U3AIxx0XZfM6MMThniNIIsBo+uSrbP7EH4bnIXCLJmAnx53YaVE+RfqZnSFy/ATqJ7AiEElEpY2s
o1L3rPdD1KQMphm1E2AOABxqgtOOozAXF+cpHoaLskR0pUW9gbi/LNao9oJrRO7ZIumPnnLDqxD5
LlOCa5JFAp8ZWF0OCA0rC0tkoylWRWzNj+IgsZ2fn0Fo0Fsuev5+zUi4dKGntJXMgoncyVIHBkSW
71v6n4BHSxv/6LBHM54faKJ/Hi4oOp/dawqKbHB5s3los7XrbbMIZNWYiZIE8BCwVUmRVyhFznns
DYn+DWEjGMIavfB+Fb5EuxC8cY7x/tNm1d52ODinEDgG1GCIY1KCCSykLiJFKw2SlOehhHVI5MCd
cMqZuoB0TBgfpF0PQmXsJSUQzp9iR8dhf1Vrv6xYrj00sZ95NzQvrZeSX3qdnsxv2SY+tQwbupuD
9f/NAhLq5yysAcIgL2t79TFU8s/9yOP4dqUKkSU/UXuTRg8PvKMCD8W+lm5INKXSpzqm3TWaFbXp
9YhmdTSxPMC/e6bXuloEDr6GvGvkvJMXtomAtd+a8i7A7s7jdzlTB9IoE/PssFxEUUzaT6zkUvqS
igvUuhfiO8pWjPoMWRc5MvaP+4llh29Vgwlw/6PM2k4RJ1Xut9awuolrCz53SeXFyeU9Ro/mL6HN
6Dncz9gUUt5Ze7xs7Cz0ToaQ2Z8EfjUi9Zq44fGpKujGEBcMnrsJIQ66ENjOV+WMrERWJYSUOZs2
XnU+Me8yqlDvYQfv8DrKT6XMB4Zxk6viK26Ak9FluwS0VjSE2x3I63dNFd5caRt3zRGeOmS9xH4g
4BFw669T0A2uAd7LGnskdys0UNSwXgmUUTnOomES4xLFPdzOUMmJ0Jbxq7Zy+noVJ1A+mI/zpmCJ
VsQ518CfpBW0rWxXPs/n1fx/hq7ZV+U7sFWCutNtOL4ZngM7KW8Nu2wCY4us9QzlpzFxgwqpEstk
8s7MkA2uNsr/oWWqh+LGdZ+J/yB4hsBfywsSq9ptFZ+7zCC2af4X1BT9uvIl9AgnyKxLhkkMy6XJ
CI6i39DaJy/avi2znjoe7nrLGlDVpMc3gQMGQp0RPqG6vXEIsb29g3cojwZhKObLLg8kYDbNAgX6
cw/qp5ybxnxJjMOemlppQX1uc9ZppKwqvfF9zWQkbBOFO5H5tzpJCsXYBPXfP81tEdZ9oB+2KX9q
K1CsKHNURW4/Xf8yMXHEK9iKTLFcPQlXZudTVD0q39FGoIxTpdC/5Xbm7G6IwtKGYKsjO/RUIkfI
Mn1JqNh9wOw6PL7am48PdW/kMCVbprgLXItgjcNmsYfd8reJpVZsk4AHtwkVWcD4FvqJx4pv0XzZ
8MzN+jkT7HTm440hRPOwHrFI4MjD8davj8Bi5/Q0OxLNPrIHiQKWzr0qoDRxte5Ymgkgv7SpAJGD
7rgEgPtLoA1DvEgM8bn/kZH/4XJBSLEoWNtfT73mHdfTpBJfoxkvcL89YBiY2110B0S08u4YH2TJ
OMqYgpfDc68QClSObe+wjBQuYuamItB3Tdgx8pZkmhx7AeFJzMfJrbFfDxTeVHcEkVpPgLkw/4Ir
OUle2bttVgfK1V5ySnsVB8NW9XK1Pi5mP70DyWscPtUpy+3y0Cwcj8fXjBVw29MD+dzUhP/0KcmV
+bSZtPnfOv2xRkQns+qdjbnGKaZ7FEsESC/UH6pIBR9lQ3GVowf642190CyBiRaFohwjF2TS7fCi
BonZCMs2SjMowxYm/RsVEMX74cZECpBz7v5GWrcfoRXK33+k9Mfr1jDdgTnlaJIJ3JxHxePrI5K1
l6BDliCvVzMeR0EZhZD6tpxjIGb9eNZ988lXW3+7iNcAgw5lOxP/EUxtYZ8bL84zcOwJ2Pa5T8lQ
5OLkTwEUHkx9Ac39V10+qdcQ3aAkMKjfeu2FPwrY3tzGgaWE74d+ahKEkeVqH7ImqHA5XM1ra3gj
UTHCWppcTPCykVZMkQlJIn9hrvVlB+keGH7132ewX/95umofawNUZOAQRRYg5KXmMmqlKdQDDW42
JQfkepN4wNy/qOmlWt3bkp6eZf1Ql/tGb3z/52gauMHi6kGAwtPC9Btgu6PmX7ukOfL+HxIYW5Gx
c/KTZL/bew9/Gqu42K9/L95S8icd1shZyRs2q/MoaOh3pFm1XjnmKiQWbzCJjAMw8Ta1cgcDPcnV
f62Of+N7v6wr3UcHqJwbpawJC5Ob+Ity7llBsFtZWqGIsc+uHOAUxez0eyHTSy7H0OyRjzVzaxP3
s+pz6vmwvI6e0wE12DdHYZITXiiPHWWPYC63b2B1qT9pa+YSweT0DH74K+1IRftv/hoTHJGpQJWl
WkniF4yrCz//sCw5U9hriTJDWohmC9pBTovfjKRq9l6rWReADZcLUkRas8SZAFyH2DcHH+xsy2B2
iBJ/tOEls5L6tWYzZ1ZBCUC/K9BHMqHZHlWm02aRFuz5wuO/NdWkWTrLJvdp1NVhZ8DyxKCNRpg9
FTylZVs2857sCQNNIJaHuHR7J6D4/VJBnAOYGf02Q4KgGd88jBkWqoIvLxPjgPNf56EesrI3EIvF
3uPN60NFPrJXUBgKS83Mmmows3p2yCe1MiqUbgAPeW/hPCUut4j8MQlWHCUlQt5LitVt5DFOoFQM
qnTY00qOSedQUL0XTDioCpQO2CQVHe5wj7Q7fwYZbc66HUwyTkteJhjkrWljyCau5SHVpl8/ZByR
+PeGmaFEjekTwx5SUpMeYAu9mBHRiRKaYjzwLXptf8U+zCih/Jvox315E7cX+uEk91LmcnaR6CZP
FJ6DRR9ptn1EwQWtlpvsgbx6z/UaZ5Jn4VBYvDmhglYgWyr5B7nP9QQoVjowA6Y2/7NSfSUjCwCq
W7vwMXd5vfzgj5iXRg5Esm8HOHA9F1Dmu8CgO6+ly+4mFa12tyBpK8YGQLdPUtCxASPHbtk7uBab
OycXaaGf2PLSAczjY4xq69cdNWVzXIYRtuq5bfWebJ2h3a5IzQxn9P67cFRYnNuvKYQlsJDUu1tH
I2rtZ7RDd/3YRVMw+d+LBXdU7pjamm/xLTfjb67asaM1/o5hf5/V1FzXSPXwszpBydqhf0ArCDAT
FN2aKFjwpXmsx246+9QLn+lCvT9sQfl7AxjF+qx4px5dyuM187BKrz6yecl9y2Q+IXPVUGwz0UK/
o+OW946hP4eWXVfswxD1jLm0JlwXmNb3Qc2IzN442j7+rybRx1z5f7B2NX+AkKfEEYr7aOqMVfrK
NZf5Y2+N6lOlpaBlpWANqnvJBlxqQbX0lwUZAxaFJZNd96XxMfn2PQqkXe7fQ8vLYpBbES0Iz49c
cV0ZLi+/5G53vqky00Ah1iwZyeXm+9d8Km7w4412MonypScDEeNfoVU1a3/2bbMXYVq+pBD6KcHl
NsBF78SoyVZaYg+wjmv0Sr6Gxr9n9+0p8l2966kIlrQKTUAluCtPdlwYFpy/Cp2JtajndXGNEQfA
bURlLnnw9DCFRTi06wbikcJzJD9R0D4YfNdCu6wFwKpU3o6Pj5emYKtSKTjGK4r+m47mABS4zZUN
iTxM5GSbUMNEHsqgDcknB3G5kEBdt2Tv2TJSI4Xkdgdn7feryHElBS+MrBRVTs69ie8qEc3q2YSE
usn4nJQRlQ8qkIsJMMMU1SLultBaKb72B6kOWj5WkUop9F1lSbMwR5R8HJ1/XAAcxyVgw8lZXL97
Lxlsf8S18/rHNiQbWlbmWyHtBQ4KODG4jNeWtzZO7bdMpeKLpe2OQ/XRzXICVYqM/nSYWsT/TELF
+8/1OURD0N8+WtbzYCw0E/jbbrfq6pQbvh6MYVktVUuJR5kVgBlyVMEKPhyCptnaKulc+FXYltTA
tN8ScxrDBB2JHZdNbC0cCrvv1TakGcTTf36m5Iaqd+iu9PqsJy96kpyQCODWOeBRQJg1KmfbSWOk
mRfLyTf3cn/AbTzMvEWygisjxVJJL65mghfJBrBPGIEl1OT39sjdKrvK0dfWQbmCX9uy6tWbwPFQ
U3RLCV5txZlXQLrgfTft28Tu/LeB64yo2NC+jYI6Vf2t7HJL1pk9g0b/hMmNgQW2zO4q3rJGWHvR
EywyR/fP3qXfUWlF1jZU6ltQwDrZ0q8Fx69Ysr3FGZHULS6AHa1vrvIsRczOyW9VSH93TQtNSIgX
OAGV/ji0coV+NKUkCgeYvz0sVAFVHYAsRzG2+T9nLbGxMSUCXqfxmxGUc6iRnKiv/MUZOmwmcfRd
H4ATeXeoCbr2WA7Quq/lct1OIQ1aQauQIo8jP1ZYJdql7KLgPMCMubYUDv/CZCFVNXYCj7mc2ni9
gHm8AnLkGLCLf7cG0ErJ21YnYKrI6oAVO4VIgxvuyYcZXIlqAZ4dd0dxhx+RIwXMIar0TLjZGrjm
Qs36U8h0P3JHHhkcYRuGATK1/shR/ArFG4+elz00FAYTh1QP4B8PnE95uGs9SeK9afX0E/bYF9eR
ilerev8zk/BCNLMYK9HELzlZxNgVDc+aOlzJ9jCudcZs6cLu54JzImsXgRNrjykwcCaXH34j7ljL
c17N6fcpSKI5JwBV3BoRr49gB3ddd47y9jOU5XlklwaUQUcOKLjDqu5Vvrr2ypXzmvsKW1+yeITc
5BaIedG6eaZedhi3DKNpiMgDxYOxDaPi2K9Z+QThaI2XCmCeEPuF6WuT03jU0jmNqdHSylkkjq9Q
tWymoeSv7AqeyzbIRKa3v/7EhfGiNF1Wbh7kC34z5E2PPb00dVfBRYgffiNKe3mzcMr27HYfrc0n
EtJj0l8Y7IOox/4lxkeIiGLGndHOZaEb0n5voZQBvAlzXkd5bu3xiGZ8j5QjiC0gpg0e3yMr88o6
KA4MBnO9XlGuZc/N8FHsayTXIqAARc4jkcqjFBWdfgHTC5tXzwUVkW6o8jryJpHD6U2jE+g1gOUj
c1QI3v2CpolnAENg+CqrVJwiur0uWPa4UB16cqFuJ/CaM75WeHq7a/3KMN4Ni5u1RUhPSWTGGbOy
5QLjyH1dZz2vXcJj6iB9RSJAItszpMgaX5zEgSlIXUjJD1l7oRZM+L9fCedn+ikor1C0VovvLwym
VnHr+6v2rOUSZ2qV52htItJiScjdc9TU36GX6AZnVmHLqEy8S2VcSG/maHnRy36Z9mNKo6ZkoFLR
2RoA0yeBzkCT98r3sKEjWKwRzBdKuGWyVCMka02Z/6XpwXGmGa78SNNwUvntwEhfCTF2SdWDditF
43/qyDoNvu0YZEZV8BI0a9QR1Gb5P7/EWdIkcKThlNKssJhtM4CeCNgFaoXVRxf8ebJwX5CrfPey
XYDrGE6NWV9RPnMd65dF9amZCpeMrbp2ij6yprI39DSdvr1i4dGY9tXeEWepb6MqCz02vRvC4GbX
WVjDdX3v0F6mfFeOJE0HnnHgVBnnOfKEgzkYHjNhVpT46caV0Ql4yI+fJeNTe93b7Pcn8Ootcftt
DzECm4mpDAgPmWiNimieivwydsGV6GoQyPgU3K51hmTewfZRa+nIvyKIJlucjtJLHbHZOHSXyxKt
UoBw6e96a6HqQJXDGcPBiB56j6k3OCoaAsKf3B1D+m3K9TK1/E2DtgIdQwSkUyn6e6kftJ079AMn
cGVCBkf31hp5B0iSouZG4iyDI0axlvktkQHOROJwuOJn+UjFhNbw4NpLJ2PLuGX7HoMF8C+B6Jgy
vzZs4RbX3vcjvRTAv5tGjWPCvufmtXWZlQzoWQIuuW5jp1uMHZKRgV3amLoJJvrxGNcOFCJbT0ph
R9MuyrhghkPta4iboZmnH3GIdajqIAw7aU1uqfeukcr65TPeCbP462+xXM/POf/t0AtPoEM5PZ4E
YIG6BmJE3no9PNHhsknFlnWgY3fxsk9krmHYAtIcxI2CeMdKDG3uiFa43PjHsjsOcl3viaDYx8M1
NpTRXQz3mck6CvbEjWv2al8G0hm/RF4yNVqwFRhnkR6fgLQYHpzI4EpB2LYB0nbyi/xJjH3BecXX
I58Vk0Hx3aD1gTxChEq9pI0glUuLs2fQIBJkFNL9wLULGcEki165HeoPEmHzN3CVQkZpGvIb6Rqh
JEFqWYgTT2Hvq9ra+pxOVp4AvMyzLCzVUAaauOnWMvLpez122I4634ssra0QVpV8gKOO+0ke++8Q
K5yjvoHv8w2fmP4VIJ5ImaWXw/zfUVGqPJaUO3qlOdS1o7ZOoBbGVYDZMH9ypfrdwwBJ65S3p88S
tVFhyCefCnibKMgS2QRy86o9zjPu+3ac0UfT6scYg5lf3sJkQEhXshq/Z5fjlumc3uPIED20ofjU
KfBoo6HagnIsoktYS16tKfxy6UsqRll0eeHOxLVKoVsSkYP32OEb89bOaD9rc2Kld2hGip0cZaRb
/qVrTixqhtN1Y5GseJiYjKjD14b3IcPe6xr6JjRoLNGWyMO2es0t9WfIfAO1vCMVIg8+pTiqGX7r
7DBCkFA2+nLddo7q+lTEMgKrskXg639XbxQcjLajK5Hj5CoBRtRDB4OF8h6p6Clo2wSFfNepQpH/
CT8Ow2g3XXYr+aQ1sIMegAOO2aGnwojG2U2PwsFKUfmTZKFP8ZPPIqUbJTW8lFuvCgpIeLQlbsqR
ZDF1WXGelNcmIOq6rJhYAD4XlmP3q6qv/6ZpFrhm3aoyOyl7FBolyQFf3/lNCSvEMLNLxpauXEzR
pQVVUgy13wlBnoZXskjZzMeeZ2fSfEVuGjU83+t9Tv+trMSyw1nDv8Z7s3T+GHXemafvOHlZ2sq9
7NH0Myk5DeUesLZtBJEtN1GM9Eq+rNZHFRiaFRibGqW1PfYTzG9Q7JHIXJSJakXgfcMniHSZ/H7c
oB1EhmcF2XNVznpyg2GbFRj+f1Sb/IRQQ+FjXp+tYDsJgzaE4q7pCS1EfAKhdIH6YU/8THXJTLY7
D5jpetrzQOza1KzAtwD968V+rEaVPyUwdwxGa2TOHwMxpRPNmPN3KAbi3ecd5YxHrbim2sWjtoDD
dKWt+TKfvjb9r8f+NI0iVIanVr3nPLHCa7t80srUhudjXz3gTunE36HgGt07h52nhJyXrsVvipfJ
K5QV/s2qy+qYR5e5E4VQDaYg95/Icm8YFZnnlu0aIz/kkmnZw2xefce2OFFqMO+MOldqHkuKtQdS
bimGKXsdFljWeWM+VX5jFXmd169Z00xtbsSV68ncVYe7GzJOl/MSE+W1FBE8GUr3TJv9/btSMOrX
QdromnT+19lpes1wVZdrrGs0WqDLpChTDaHOKBYgjrsO7HJ+sRX2esbIo0HZqgGDfN8Y8Zuegcu3
qj9k8N+brEIJOZ9PNpBEJ2W31dBQrJCsTh7mVtsU1HMjYeDo8qFRo5myKYQv0+0MD8u7IjuAiOlS
Yngs1KKYH4jysqUHGIME/JTXD9jcGegD9S79cY0aPj7U/KqNwtHoRjwKuo03DElpacl2LvhKiZim
QfMxgA694VrAHcCLQhmQDKJduAw9DoZatBuXy4mQhyp+KEKPItx6ixuROA35I7TVAsTaK/OuShiK
HtfsLLU4VIIMm0LIAZUsMvhcfXYR50yZdZzZuAzsOZKbm1ntW2lVBS6aK5YIhEnpKme4yiHXbgc2
DEGEraImXAoP9LgIIwlorByjCQhh7AKHJSA7vi6MhaFvYrcJ9HBjf+6LAIaAlCIR8ZCsIsVwFze0
DNN1nJTdO+MDVi8c27TVBXuV1GEq0+Xt6GFWAJ53lKEJTa183/GbbwtbB/2VP5z6FvHkq42O0Vlf
VzecsKP0ltct7cZB1IMxuprcBTP3MH9kUx7CGdb7eQdoggQx3S/oYDxsiQxV7z0zklCqeUhNMCr0
S/4EuXILQoR/2cPBV0NPiAL1AbakZNx8FxG8LOeIqhZtPEfv5W8FLDuAoz4Pa2YXhPQikzhYxrRL
r5ESyUuExPfw1ypZcStYBVQGpxTZRJ/aIZU2wXA30HNeErjnLAL0pK+JsuZVyOubFb5qTlU/5+qi
1wVzodxE3QcBIT7j/Zyon4DyFzZPAv0kdhDL2FklJODK2y0aN7b9fNq0tUjzRDS1K73aCyhjcp7W
3Yj3Pbzm6eEf2IH0gtJMOMGFnLG/cvoL8E1PJXXXiFeTP7gBbooOy1hwALINuhc7FLe6iAo6uxdr
/xl9fF26PbJ8M2XEjjbdwPjaQNqcjcBTPFIbZfrN2701o+VjJBDoq5dcA0YjxG6mCHvVSuFI3JTm
OW7H5uk5ZBPMa56jy267CNYocRJu2MqpmZULfenIiNg/xzdIqq2Z6XaqkjnQeMrWG1ghhOzaK/Bl
83GM5g/OxgdulEyZNLrDMp7H+ZegGyqzEGq4nwWmjvT50e9nP443Pjdi9KMCeYJEI4O3kkKBsIWL
LBMh2HRRxKSkemRPfc/MzCnWsXpNfj0wCTEHBluKf/+qwKhI5sRF1WCNIGGxRcSDUxvr1CT+iLvs
AUgIlT5tW9pKpwEhrIL0HpTIyy0poG75CcrfArXgKcXm5ftCvwJg5FXHcOu71QmjtrSE7CaxTrsL
8EIUFgKpIHavs+mll7RNKodag4PRIItLl/+MA+x2FpUHjLulC26sAAoz/WFge1FxUphz3AmeV6Y8
XEbCjUjx5dOCfWCC0TCkX4gWLIeQiB8zZDwOQWHB0pMCtLY+d7oFuaUTDMlVVYGO5/EbhLecMjwY
kxiQEVk1uGf219lcYD4awmVPOCLHlxFQKLOnwKR/ylQoip+3RBJpIBPLReCTP6deUatWge9sMadZ
5sST2vS5QhI+5uGH9X7bMoPY0aQy4maH3N+Rc0wLt8KHAFS1mVeNwe/0x8LFM0s13nT645v4m0C9
jEo0HaLGHrqBEvI50vGEFYyEr3jvRaqpYo9qHQfsMTeQ0iIqa79vyXy9mZmqaO27A25jyx/T7qQx
s81Kq4eRdBLqNTNvnvP3fxhqmidaOgiMkYRC+tPVHuPuUiMPtQVZr7nfTxViOrrfPVX8thAIsOyW
29MjdHc8nTEF+VA7vlsXfiVq34iZ0RQheZwu4yPOeV3v9F9qWiJKQT9iGy9zmM8sHMqooOnVF4h1
/Al6jlMZFPkF0tRFfqnzT5ixzRUOKyRiwS8XXZiqau+SlHEoj5gvyhkdSuN3pb4eVThBlt+q1aRi
rLGzXFjN4WmRU2plSMAmUeX6GMKTqtGzpjHE0Fk231e8HKrVGvxvlKx2O9du/OeDQKj/ULamLBvU
3CeVDbwE7LmN4eFTdQ++VzwMErLoZWoDSr3hxzp2PKXTTisEy2JbJIYEdymckX2t0h9yEmq0I2yX
nfmVJoGA2YQWty8as/pg7upe1w1lHoYAoBLpM3CaV3s+e2rGAcbguugoDQoFHW7MlhDhL3EsTyAA
Vm0ssykMm9Jvoema5/wrFwFdoge+c2tOoSlIFIIHY76Ie7vvuhH0/Q8Vx9/2S5uHwvaC17lEDzCx
Q/g83nKI2pN4tBPnL0quVO9PM9LNkOcrxa94fKfDFxSmAKVmOZZhs5m8fJPD0cIDoiw3ABsQErKi
UlhdvxGUm6PQ8TQ8nZqodmIESG0GcTcl/YBQbQ2WeojYXl2z6NajzSXK6VQEKslG/XTP6qBm+y3m
QHYa+YDKJmAaoan9O8zDxWfgeIfrXkf/AYWeQ6tkF7p0IlquYYU6rXkI04necMwv6tz0sTb6suVE
Gdwb1Uvbb/v96qmV131/dKC8HF2+Te7PEL/hjAaJJRoNdcj+iX2urIZ23gyVdPqxGvq5lQepeUWH
FYGSuS5oxawZbnMvjPej70/BejrG/CdWnogehv8l4f/lwW3rcFzanFPUW+/PHt086j6QOtEd6mWs
weqfY9K2EvSAeaXAgJzonm7DQkH6nl7KZf3ybQXH+lTgshwhHvbcvTGslsynu3LwoAw1Z6JPXWyy
F8BtGDGbBbSE03878VuTw/SQ4ve5SclQ6UsAJsXWZr7agGzrurAn5tu8wLDhFd0G7MqB7tzcevWC
D/m7QE4qZQglFNzW5G5/Yw6jKLY+SX4ItHF6zC9DxgFpAZDn0a8mQMOyx0fO4fqwjq8fIjgHFRUb
Z1om/B0ziHRI9Jwrk13pgzAEv+bOODrkCqoR+8tiRssOhNtDJZgbRlAakpWDdTBd6b11aoiEFOtL
2F9WuGDHpdw+YN6qyLAo3Szr0BStD2LXJwqJCEsO9s7EW0CD2y0lRAlmRpJxsK7KjDeeiulcMXhe
aJ8L/iX320Yp85AbSIKNOBtP0yM9LabXg7DpKUOPd/IliHNTLJ9+/QEXRlUK5i3GdQONaf8nmrMH
DhAoCSNKqTXDTzgW4LPl9jJQ5/RmrfeDddSN7rP5XdGUAvgpz9kHeIolFk9QGpLIbhM0hr3QL5l2
k++3WpSlwGP9Pp6mOrPTdvv8/crWyk2lbA/e+ih05IqUTppAHQJe08rc2JmMkUWAfk+fstou7A0m
ChoL25y2Q8/2g7eddjam8iTiDkTtWQhEhi1aoEO6F9Yi/CPen6A+Q0QTumJWqwOGwRE12s9+LyKt
fL2qCRJ4v4z89qwqNP9TYIPcZ9Jc2Eqc4ndPwKUXPtfwF8TDSFiBZPZE3jXEoYxUd6jSZr24SGsh
T55ouc50ano3wvs3U03bESGvd2wlTn2AiYhBjlDznDEVV0Q8ldbxtwu6ws5HQnCKr4cVAyVFciC7
2LIdOYOCyylYUFM71WDdAiTrt1ppw4DdjGgcZVKfrlmlnMgmMNTPAkhlwTIaHnOTx1z1QQ/2Xvlt
gHQi1oyrGmfzoyZRePug63wJzGgfFjv0bDs2SVAw/7AwXdfKzsDcbyq4NX+hw68FH7APbALvbig3
MwNSp/Tu9gDzjEvCJlKhhda6qXt03X4ajS+5MkgcKgM6z3qwaOYq3h6cNIjvDjfg51XekU144jZB
nKFZnAuhQ6LjvzH2rWoBFznAIROWZakxJEYSQETSwykXEn9x/e399iA0vh8EkJQ+EWC1OJJtrOzm
gKVlo3S6i7zT8+NrNbBffs/dFfOKYou21PBVtFM6QYA8cJTRq3MI2x+qU94uMD4C83L07Yk8SL7i
CPEbTkP947wVEAZvnH4wuO0dCK0kPRRErKAdmUpNRj/wttvC4AKVM2CUvP5gQRKUAnd+EmikPGf3
UvmvCRJFcxRO7JrOL/VfWjJoNpg1eb8w/iouPgXB1Ouev5SwFEvNGyp/5fnh49J2c78jy3pr90x9
lsehF0X0wsFtPjj1beZtJgwJaXnX3sIE0sjtiIU8/oGN6UmJc9Z7zlFSU6Uj3zbA3CbByfufV21T
yRGCRQY85b5yne9ODFv3oTLoTnflk8acHSMYLGhEjBB4V86Pk7BK5iTpnE4+QZ3pDPtwxYuyEcj4
tuPiD4K7CECtKNjk+5u8mTFDZdhnmFB5bctvYLsPvC9NDd2otA+c6ZU+4yV4OuXZxbc9njER4Fcj
fwKfp1kGMbq3haioKZhBz6SLjkYPq/kUdb3dqMnxq21imbmMpOZNxavVkrVxI4/yiY8iLhPBr4zJ
Kd4KskyUQGF+YyHDljd/T3RUnu3qJhkNemJJ9FMfg0w8cH9P7mPsAxl9GD11wuRCC70W4anFqYK5
4iYhxYmgGikPd1PicMYC1khk9fxu2lTaLMm+oFdAoCYbjGR8MqgjhfDUhqcXhEd2iRRfVuIxlyds
n4xf0R0AjPNPK2VbE6O/L9+9GgQUEIUjcAY2DSuwpdf7NNq8q/ywCGSJoX34AdRkFkNwUs3kQM+A
1OZJsQMFG5Ka3dKXFL2+abGBQtMYuHwemp4UkSqon6ujgQaM34ZbvZHbOxWCFVu4mua0EeQj/v20
5RIeSosQNbpmitlX0Faoq5TEOM5AaaOQNnHgsFce3hsUlUOyWUdQq3M9/N5gJvaLLp+pPPDKg4tF
5eMk8ux71JzEWh7rFr38Ii+weGgRlBJz+NAJiyZOOGwu1+oY1mxyWoChY/JfERjRVx5gs75Hhbva
wdQTeDwf8iw8WEWWIcT2q/LjC81TTl9H6UAzlUw/LIMQ1biJ4HCJk0dclrfBJ9U/kGyqbiXByWpk
FVJ6cA2ZsiGul6LNZ3flMN0Z86i4pgwliLc4Zeocr73+D5freizHSMuSvqTjPLuIDYoy+A8xrrcq
CsstGrZWxT7/8ewicRWMe5OMQsKkFBAddluZC4lALmUL48GpIacwRV1Ab6ODByufWh00D0ERliDm
3JxOpLZf1Vxrx2aX41vgUxvN6eNPZ3Oe0aZL7Zk0NDG/MFhYA2H9s70YutiBRIdJV+iDwCY47JMm
dtaHpZJefsppi1QquCHu4+7sfpQpSORGIpkxsK1OoWEfOgP2aA18reZd/6BeK1Zy82BPEDbbDg7O
ZXMY88bk3NJWW8D5UafijM6b3sBGRYYO+Gal182+ez0s/N1LAzPSvI9jym7yH1GdgcsZdO2xzvES
V9lUV3wHQy76RP/wZvRzetcZShtcNTiWDKBv34on6foS45xoLzQNprZPzwUPr9cjBSiPqr+/gOt3
BG2pkgzeWhEiUiOdNGEpvHZPFFI5OoIyLTWxFEEQ3IY7ASFXVmOr5sRRZyCKPhMO/Lj763BtJ59m
n0dUyFtG4wNbllUJF9Li4n3rsLG7EXnKfdt/sD6miMnNSxZkUEULi55v1hLyhQSe4B895b5XXNC8
mkcCKu/qFOsWVEHGuCFqoDcGMnv1ULUIRToMc0TOtzInyixBD/xL2V57OqKAoziHacEKCUoVYx0q
SmRbKvFG7ixIusRtKT0Y562AlfZovBDq9Db6JlOkNitB0MQy7Af9BzfUXfJCtS4UlXgV/U+JMWg/
M5yH421qFDSkCmffjP22efZjVN3vcRrtzDHKpnrnX04V99ngiMcswH0ih8s5rEdyT17Clvf0F+25
6FwT4jGf61c8vHa9zEdWALQM95S7hdHvMdxUeLhAUhL2ZnwYKr+QYcRJDlDkyS0XK5I2wkDch6lQ
NoCbUBJeI1jjNCMaGUIh50y57GKm0Odn5nGU8Mac3S8x91AozJP7z45vQuTxge5/17Z+LbnBGpmU
sunBU1CWF8zI8RF6ZrSYV/hPcwn3f4hSaCzkyI/gMb1Yjt9wp+3+tYgfjkrCgKiqDZIR/kGraCpD
8PnGlBenljnSNAm5QicnZRukEQnxKcXUMxO7nG5RYZznUezL/TnevrJiM+0lt+lgqyxnrFlcQCZi
lE15GyPggi3CjComyJb0gkpyouAcNGvk2xy9bd4pP4YDpZHXX/OnAw4pMM2mrcWARnnIzLrk5FVA
sMnYsyEZmxfa6lSc832tASvnig7LMquiyKBzs5sxi6iPhXwZsQBN81lcE/H841BNbKnKimESuGDW
TbepGBb6GN1TvhrqomQIm5ioAztbVjhcsEQsv69Q1Ge734vIzZ41Cc0b30NhGZgPkfmhc5FWGQZL
mWZgpfWvBCHb5a8GzgpLN73y2bjTG6NmtWP2A1wZO7ee5xD3uvqyONnMhWDaJJJRPdukRbELhMlL
A4AQ4/vFr+Cq3VV3rkesXXRBmWkyj/lErPcYDy2HWkWft7HsKlwr9Wyam+x5lV0h3hLLQvKX+hCa
bgnRSTRwtIV7ML3/mILB2gwm3U2nqoMwQ7mBRfwujSVGakwcvZSbc+f+EuLlFgKihz9OhuKol5PA
PFLvL8+KlM82Ehfkyrvq9y+kzzur3mHEPSL0fJqhB8WYLtUDus1oWHVF+ipAQ1v2OZq4r+Ne82eT
T72Vv/xEVy0h3eGzkqlSlfbCprehmO6aXo/GnW1c2xtvB3bJ+a3iPCR0uoqrBepzHGADtrzpg9eg
FsBsxTC6fSM9SZyrIZAqtN7tJUJAqMLO/p/GbLBqIhpyylY2uLyEb4mRL5zgeOsfhLGgyce+B2np
ratjo5phGpCc6kKDjvXdJmS6r8akrOQjxlIydBpKXuIMltuRFGGO/UTPW1LuqUw/2LYSK52KfoPf
OFdM62Qxo3Fb7DWCC/MjIL13D0v5OIXjo4cW6tzG0kYCXqUT4nfTqjg7LeFEXOZHUxohn9+YfWse
AfnewliJ6OVla4p+zeXV4tJGskIrYkXZhIvd5yUXULIS0mLY85e5z4vOH9Y/3UMO0ZMf1ZLZFWvl
uQF/+A8JxHyA6tqtsnamd04a6UxO0GCNGakswtGmexvF/EJ3s5Y+C2w59k2q+6hv12dQnJYk7Ufe
lsrIICTpoH32jxM8ULNPllCq11jls+hgiBQiitRGFC/8IwVj/bml3g5sNO8Np9z7V2vkYL+rgnHx
8AM/pTuUSDFnb6HoZC+8KPW01/fzech3u18Y3yjt5fmMv0Hebzzid8t9yBthvsc3H+Ao9oCC2iy0
8ErBj1EeQsEjKxSZEINX6ZEB2/92ZD+TrGxImdZFYeEIY6ucREmB5Yg+8yWkHjkvPidJkhX1sCN2
Y+9pUNxY1+aZX417wg87K4HHT2fpqmsYmUjQKhOGe7xuSqDvtLMYHJYRHs54coKAoioqAerDZ0q9
jD0azySFtGcX+F6loTDVcfKShc5DTRg6PQpM0UuARxaBp5gbh7SS++nFQM+nncf44IXAB4u1I4tm
qx+iksuBq4zEBiTczWUgb2OueM50J054r9eX2W/RyiTyY6LiA2mUXxnCeEkeY8qek3PFfu9/VQD3
8/6mWQKw+/lp37/QPCaT5DIHa3PAljYyFvL5GpL6gxIm8SKsTqE3vaVEGS8UarSKjXZ14DqvgshT
iQsFNKCOT3rdkRy7PgWa/TaCBgnhEP41uqnWAbAjrFsSdGL868qlL7JM6Olsv/iSKfDe6wvfPXDn
FtvmuYKosEaixBhM1HIVHrzCf0js7xe+sezow8TXP2I1oyJGxWEIbHUAX3khFMvWfzKtDs5TkCAX
Gl6ZCW55b1wbuqcpyPQhDlfr1pv7HnaEjTQ9TAEWj5z1uh/rfaXCg3b/T9U6ubMqKJQArNbV23AH
anC3cJ+P9w65oPessfEDpGVH/dXULidmj7+Red5uo9z0hi6MlOcAWnsD31p+fW1FxMjuVWzX/zo5
5HCY/ke8k/AIPsP/ZLgbAVxLtGiuAm0ZUp7yd+oD/K0J9Wz4HaoxgT4iv/DWbhRY227vM+BZAjlq
RUMesYzAIY5PGOrceVJS6oXSIqGfILiYamvQVp5paVGHs/QWWbmQeF4B0L1rILqPl0oH9wTpdI0z
CpnlzloJgZoy/k8BJVYwaDCnGGovhqkLQd0rocpcL3avtG5rSg+Gyce6cgTB2eBlbsONyph9H+i+
xpdx8eMkX3ziNavIw6oqq0EsiNLaAorpNgiYshnlHVl8hK/E76G7VYUcI9MWQaQpKV4VZJ8ySaG9
1+hA9DnWyrN4Gpbxp5oyAdmk2VJv/2/Ha8v5WPbtgfwZ5lV7n1YBxt22Viz1kLSEUqmU91LGluNu
5eUCbrXGbFxPqP25Xd6oqZumI1ups8C+6jDTJwtofOQAuP0VoKbPB6tXl18RcQPdhRHxdfOmup+r
C5/3zlPScT3IGX7ZkU4mKNyIT5hAfX+xs97g/B/3ttLt3gTqR1HA3DREf760yS3TFnuzHFGdrXVm
JgIUZC8Jb0Haploy214vieWjwYpf/28ybSATJcYReChQ1XWigfOSmbUZDRCSNFco6zBHc3JMZ07D
34UdY2ewTRyhWfeCzrCje904heRElnPcaXwJu9/7PaHSAa6CLBS2hm8eLgAaEGIcIPD3lEBtu4Lb
rCbCaD2rgeWbwDYLJiDWI7gBiZLG7hyD/OXDA1LyYKApc/9x7HRwTOe7HsolBmR+vhYcGwqN4IxJ
N7IU+qBAG/nuHGZ5vcVPUYBLMQB2CdkOJh6dRjBk57nWOBzpjgZ6f8jRnDtAbVxeVrwQPqI1yngw
YFFOsRfo5mgF/Y34QmBFfrxIc15G9+sra1byYZAhKFOZJZZeRtaTfa5nr+7IaQyvKceTKrpLprUu
n3fI57FKplasBAFE8ylABVJNY8QePu2ZwZ9VOR0PASmsfN/EyB1sVbMREbzi5TGtkxVC/Et2Vuj+
Cjd0r87AFK7KrR4/5aD63jwBfmgLUq3EReLCmWoqh5nqoOASrTEl92WtA137xE2kmUkRu6SqJ29s
Y/8h3u5osSWUXvFWHSBByO9KhFv0B1KLpoQfwpjUV1oGzGOa8mbVgNkV8pr/7hzNmMdviR1L7mvG
Ii7AIfkF8RQL0q32reOe47tKFEDocx/Jbc+cAWFPXaCdBZAHlMT/R8YrIbPWBtnwkzl05DvKBoJg
bc06ApVwPgcXNlU1PIyhDTAQoCr2MpcRRnD+zSBAxe2CHPg/ZcVdG0KhrNpKXXtX+jpBp2eOrssq
BbSpqVHxn8wm/cNQdNJh6aVIzSBMWiObl/O0vu5rtFQLvNXXf3Z82wyvyjyAN+R7rXfQ1asjHciX
MPMB1BfBPdbuIuFXrLccKJNL6dNp0f788Vdz6ie7Za1otYtbbi0yLtTI1n5ShEvEbYBvANaJ9Byr
xSqxD+jtdh3gi+YPdZDopJDhSS5bukUz1aG8pQK+caN73YQrrogwUMbB+FldbRmbyWwCvZJMrmfA
sncwiZxdny+dbSx8dkjhqEpLY9riDFQywISXFMN38gvdx/mnCnFeAhEzyoQTryZaS0TXjOvwb8re
nFtXiqQ5dQNo+CnCL9gErt58Dc3eJMHnUwxNvoFC6XZKAJlUoi2VOgAaQD7oBe/CSpoNGbZOGKEC
l1n51TZw5syDXlI39JzJpwwcozl7VwXo3elaaun/FPfwPXyuVIeEbpuGzRGo9NkpSbfSJItC36zw
t7M21CFUR0DYvrinvzAJeR8eXDCmc3I+0+wMniLI3u7GfvEA5hWQGdobexgnF6hZVagh+3wy8woP
sTk5zDPgoB8wW30pgg/K2wkGX+ol/pfXehmPYdnuE80aV7PvATMHBmWclekCc03gD2TQXfUPaq4r
j3tVkjF5TjCOmKkDZXFAvxL9Ofp2uH+Dj1IWznCyQAkI1/C5PwzzPkfn88f93gMu54/ZgB9lbqY5
MjTFBEyx3RlcA7QdQZXSuCmTsSfjaPC6HAfo5exGxVcP/bf7lsWU5cIKNK0s333MqS5HuNAMF+z/
D+9xemfF3thyQhWrna1ZEM8SbrjtU8bDnsrE5iJovpzdLhZ3jb+IkF/4zrkc167YFlaKFSksLEGg
8bXUmIVunrdjG+vUbQXTtddcmVubnekIQUnwNqCu9a6q6YlEMHZx3iUoa9vZD2ioPWfLgAkaFZ2E
vdm1CPP9hqx33hZ5yMlgyQLqzQ5QgktjkfDd/9eZ7vDEL2JzScfuc6thGj4c22QKpgOzQ/LIp2ho
WgaXp3qrC55UglOVUGCiwPQgxxlZPWurPryEF68m5PXy/rzIN6JiM2BX4RZa8lgpjSjFxGvMvUp6
ABzN0DTac7gNqeRaxutlpPhvm25rPibymnqeMe5c8bfeRpJu7t0m8iASRB62xRYFrYiLYQV/pAp1
dtEN/xS5NlfKZLeKxgO0FwxgX+vUTIqs5l+drHHlSaw7z4YPjFvzM4bFmzB8hdWJ26rSbq+hdn7a
BqIoegvmailctPZ+J/2Nlz7cojQ5MCmClBfpYJ2+D6elpOg4PqeKu1IsL60dZKoTM6CE+R/g6Nml
SWhR3T2uMB6167smpV80jFAI4YqSCrFWQZkbKWMHYOvt0Z2D6F/gxyEVKwmNs9eO6Ee86TlSM8tC
iVB5UsavW6I6gamRSAT6OAyq2OowteJljDdl7TsuGyBsVbazyio2uwyN5mIfUAyAox8XUd4HcH6w
jQyCnexQA3YAT4g3PeHZIauf2atE7axHX5D1EZFE0VtWbq4eEoHfquekIfCf22+AxuwE1y5G9VI5
qvVTA0LTnqpDxjkrHXoam/ITmaUkZ4a8W83a2yFvC/9tohsfuZY+36huHtKlrsccdfG45Ezl7y2b
6oeQusEnkthNLAJwUVi6mif3F2dy4YR9ut+3XBLTJuMFJAofDysP/S2Hc8+7EF7GL8wIO4UWlYZ7
d1AYdJHcv9nrRXbGstBXIfubdxSlqbwdC/OIhM3LuYXuFOIE+hL3/eUypJQ51pkvUE16FK0cCLV2
fYvGd7/ku3dpKT+4lQEH0TDgVE/C0+iOEvztxAJx1XvHdPiUGmq53ri0KGVfJKQWrl+hcrErRVUJ
bKCGK4sp1B7APonNyGx/zhz4BPTaoTyAtLzxNA7nWE6WgTZnqLrzgJzOPy7+NnPpJt79CMmQARG8
i00/dDIXTAjkLGu7rkiJJsC//Jkrhhxnv7kdsL4Qt9HMxV2s7z7C0a9aiaVcU6Z9EkASd8yZN02F
CaVrmob7fgTEG/61pJoIs8Qi466IS5w5VcMfH8zC3Fy823vfMDLvmX/aRTNCOoRYX+uSHozpPMe1
lDCku4w5IRgUDci18/rtKBku1O7w9B9u4LBJmRQ2yBnpqUY2ON2chwApHvS0rvtvsddiCK/uyPj7
AetOLKIs+/sN9IaC9C1Hs0p16CGw5PO5GzLNsRE1Rt6ZkwqBghQ63UrZ0EkRvMtFHSOG23tc18fe
Dad8ieHlFvcn6Sb7SvvfQsMTXiwO4XV7KInmBe3wSZo71PopAlN/dx9VM2NE303eWmYaEP4pZ2sx
Jy2I+HwkSDCmwZaSjFghys+yMOdVAwuSQIXXaBrFeOQjNwIOYW+AvsJbJMCVfNgyPYWNKfQ+y1YO
fLtR2WgVRJLx+W0j/0UXgH4HuM4Sh3m4dn0tQnyRaCe/lusPLGVeC9K7JT3MkFsIamGIwLYy39zx
fhh1S0l3vCuuW94S6J8uGv0YWN1B927Y3JlqYWQBmjntSp/Wc/ohjZqJ7L+JXvysDc3qb8HbE4DH
omU9OVCG8sH0SXmHv4Byqg9eEzMn9apGvOwd9yhxyQ5CfuG+u1jt15Fa2iMDb38AHwQ2LaNB3mTR
woCxPDKVMg43F9vAGdUF/Hg5/xvei57d5bx3zS5q60fgkoHlXS4gDXKft5s86dXyCgH8cz2rqRXN
y2rZuwJT3DaqjAkiDbzIbXn0x0ZVBBsds2rQDbDGstMRMHIqKuvPS/cKrXjnUhHubTTUEX2KHaP4
rF5WSBsPYwhUmoL8jwyU3Rq6emd1ZpcrHZWfrzKshoatoBdYG5GWA2Kgij1ZXZloV1WBAUscFAh5
qAyHK3aFqgEg0CPgH3p6YyO2ZIn5OyRMnYpPccJJ/PfsHMGmJOvq7yZXU/SZZb/yU7JQb8T3CPjo
JSRkFngqxz9OVRDCEVyAwsGKoUkGB3Dwk7eWUKx4ZeivXATRs9sz25OX0UV76hfd6KMUdQ5eDRCG
0pBL6qs3mBI3xg+KhT8mepIin5PLYZMY4ddwAViAklh1JvYyZGcp0vOBNgr2FiL6qjylmGnAdO7s
+hj09galBFnfJJjs6xhAueaBaBPn3R2B23TXV0Ob1VfyGwV4CcHyhZLESuYMJU4jKi1lCUpAalV8
1BNMrpZ8/DhE89wSgkrvoOW6A9h7GZWc2yWiVBkcHBy2AwJZBu3BFNvMst+4od3zMwX1cDqp5aCw
2aWyOSN534jOtLeNWwdeYtkp3jMSqRJ5cCR7BUEL86CAIrcey4Xl0yAfOaMGuiOaVCuSUc2Bb/J8
oxwbzIfpY0QtZwO48Qta1cy6ERKilNNE73xb2OEg/742PgU2x3ue6DK/y01uFTwmjUw5ebF8HxcY
/KItvDQpJ58LK6o6dMn6cZ8/luBblR0HoJw1tJ4aTjJjeVD91IFKtocVdVyrdLcoMiJc3vQH8Wj9
r5mfEu04VVmA4vzNI/pP1bmGvofDJJzKwnhzkWODxmzxdG6FOSYkHMXQG7NWDFln4mtqBFKQFJ1j
R2Sz8D+3JEnpe4jUlqmbpnlZFRWJfjHYmacatUac0q/q7hMrRDSesIUqAUXs/NPM3KJYNC7+hQjS
+xDvB7VOVz75BkHJm9Qa6WXBQRQ5TOMBP2W3BVXaU1KskFotyG70so2Bej+94V9B3RaNkCDo0iqU
6S5GZBf7ZTifXpEOsDFh/IcHU/nJGrGlFtcu/I24Lm62eM/kIcLcagMaQS7cgQW1bBnWThBn+Qi/
L5PrCkTTuIcaH2Xgf9XnYDwbzmvwgf5Q+H5nF4d9U4KZ6Dbe7bVEOEnU+p6Bn/Ox8UXs+P0BMNbc
OfwFYdJ2mOKxCDnZvrhBOZplJBLAKhdz18hNiXEbZhaibmJp121RHtGwkZQIjUhBPF15TVK9N9aJ
NA59fcpqJeIy8JrOu3XFr8Tvx0EmrkR188V6WDlihvQphzTrphmFdsrnCq3fgN9YMldGfQyOBnMz
uYQESrS+Yp81nJJKDyDmG/NWMlXSzhT3ZTrKUpR0rOXj9ZYyB68VNAEt2e0q0UGcetmEZ9hLrrlb
fzIq9d5ivVemVmz3ZeRF/mZnoW2w9HrvDEaMkZ45sbQ+RYVc6PCt3iJclz2nbZmb1oo5umQorPOY
v7N4FkcXsHTzCkcstgswCju9ikVfAvgf/jYsxRjl8FxnT+HALxGjF/EP0IkSU+AHITfZMKp58zwp
FrL5IhwUoJsd+l68qnQ0a6ayGDro8sFOkSoOY4BB5do1PlvAnnKY4D664L71s8/F4HdrpXMD4Y1R
PL4b0jZpPi3Gr3rQFz6z3Dw160kJcqt/yf7CVxUBR4Ia8FzDdGRguZL/28w8HI1A42FBv0j6zWn1
h7U6zRQuRFXhMuhNV509Jk+oQYno6cgAwkfESIQcQYt11WQv7dv0TqNcIskGB4ZhPf2v4vJJ4pwT
nlssGWswuVSjyVAp6CarBTQ4n7woESTiWlXG3rXbZ5HwCtOubVYK6nR+glD6bBvnX5XIgKu7mwKV
CKfYkWu66XOwQE3EJfR3Vkua7gF6nMlU3JDf5RMItgwUVV73hS2+yjOLrmjMfoHFZQHxkQfaQ4+h
hiHIiG6yy8soZxy7D8Ef7oIsbE+t9DcZn9eSu8Q+gMM2dCtJPXWHHmcjp6Vigc8SspbM2DuCdwYq
PR3UyX+LmRJLjCy3W6/0fsjx5qXxUUMGTmLgZlUSg6yvemi6xWABUcf8lkWm18u5M2RYjYsmcWFs
I5547/Y9kVaZKdBHmqUg388lzyZqCURA27ENW3xxAfOb0Tjh8Oi8JJ4lAJ/gj57EFYSAXquVZXnc
P608nxU2YyVidtijqOMhE0xMZspHH2UB9+0OX1S4j4b9Z2ApCdynWWAEW6vJ9kzVJDgnbvsDd/Ob
Bo0v2tfrHzRy3JxEk1x/56GGxzHaYGPe0gVhj8H/lf9pRN1B/5t7ZE8ZuCy/NgsEn06GUbpLUkze
MNrkG8i5VLFvi84IDxalVVgetXCjhapS/NRi8tGoTnpP1WtbLAI9lssYG+8vietAf/Nimwd7g9L/
E5vctigtUm61tnyEy6wqAUv7N9wzMiDgfMUcaST1GiwvHpZV/pPvCZmoMSrBLY5eCFJ2c37Z/0lJ
i0NrFsnr8BFVEECooo/6u4cKSyctEqZw3ygThIvAB8vgJUmya9AdXiA3VJ3uzj+0W8AmHF1O/HM+
VmhOgQPlLIDS1bYx8ME3jitmIh1ZnPsYzFhtSsQZ/912CWS+AzTdwnh6Bh0RRiVwBKdMxSk8GHW9
ai8+cdAtdM3ZlQvwQgp3dxIekFJXAyePKmpeYhnYEtmNAgVDh5PlIau0VQxVMsmy2rAeL1QM9tiE
5qw/dQsBYCBmfEz7XR5PidO0B3/maPdL+qVVwzjo3lLtYjRv1OSo0bvaMKeSHHr+CIT2WYevAMYw
Xt2/8flXzwgUPG1BKI6+0G1SwMGVQr0wkvhMujgB/RSUKK1SDqJJU/EOuvbdIaqF6nd9KjyYvxTF
Zfb9Bu98dBQEtYuar1i+wec8hjdQQO+91MIuJ+hcw9DcVLzrn6uB7rbtXz9ihwuhpEfyGDIZJCKQ
KVk8rcKdTnylOZ5CCRSnHOSacxBd2qk6VyqHp8R0kRNwMQeavG18sRitdNKSq/gFNJHssmM8eYmT
oIMkF4HvmQ+gn4icj0bBjn1k1i0022uEoU9uF6SJejII5jB0td7b8ra2rVKbzz651VYwkCfrC1IA
9IBSLYvYmHhZ1H4cVlHQ265PY7af4ylnd4ynJ1G+x+CU+tVv4nVtLrxyRt5cab+MPDdV0Oj04TK2
iUjpTELn+kJXThsmmfrf2QwzHLG0ql3Ls8JD3pvp0HFjF26l26B2tBcmH/HS2dtQ1LK10HchVYDm
TRcpiKS3uxLXfeXarsmye5Wnzl3uw5xa0RJ9uxWf9311j3rD1BbpPGLww2NLfIeixDpvQMuFeS2L
/ymsIX9nFWVBHb6dvcaE1h4G0CZaro1kywjpN27SrAJmyjelFkuKofOwbIuA71f321i0shSEEsGm
01Hk1NumjnHypbOZUawikcsHRHA7GBRe9Nvt9LoVGvsoTMYRp0807fXGFZDul+mDADod9x6Qng48
61A677L+r+MxUeiPgtOcZi1lTQUotYujkMhaD4n6w/NLy1E2iWhAhoRPa54FsWtnTMXzh47gdHSG
hlxe+ZjABXUkOSTd2syoCXPQvU9XKRHh6YgemHfvHlqamXJAKpdr6dWl3lstghGxpVmUNAsDnT1d
IH3XPMCxVc+ZVOPH/NKCfO5Hi2SMuf5QvekbIJj1vWvAQTkZnU+tX1APH3O/8fwxnpBN0ylyQwIe
aCmeHnLc6szOwp6rb9s4plT3jIj/vGAYLpqdR2tvdFVw+qCezdzY8KwLv9svncYSrXVeogitDDke
BPZoQHgr1Y4w594lfnrDbHSKjtLQl7gRM+FBqoEmYse4nb4GcLrraja4rztrgXv3F4oxw6uSiPIA
jEZqDcvlbqJkerZZ6oPz5/PDQ1V/k0YYN/zfyBmJBL7l1HJd3ngZYmK3fse6sxpIbRDhs+4IIWI+
r/tIbnzX/9w+prDuSB/QN6/9ffZVqKIzdK198xAd3yvCO8ml002oIMaUqwKeIIWp9figMwUqXh6v
O34wY4fn6N26FcGssGAm1o/pUomHKRinR/Fs0U07dDwuOWCkQzoOtCGT6SuXpUfuRFUtiGgy/0kV
3qtDW4wbgVowsLXnEjevSE03e/UI6L0/lyX7UZLyey/ddboi3Xkudiz5RGaKdjjp4KhVGjp7aLCD
7zm/q+/iAt12+MHQ3QbR5JhGoknmGhbrJxkWcUceqUG4EjzsneCai9kiy/aKAmpgtxDvX6kRFc3M
DjN0I/qtVw0YRbH6/1/K46ceDORZBTCjBnSH++k1d1/o0NIIVy22y3QJioLMISfoSm9+8mevJRuk
4zu6vnljU10eQKHXuL4DYAcJeIjZKsoDPhMB4Pz17DgP54y+VaFwjCXXWQUFlaw7Ekj9Rnj8cGf0
CzLm8zVBQIFSK4Ts74DX6CntxhdbM7oZ5MIAbIPk8fJ8LJV2KzAqnC0WeQAZz/JPWNTWQV3U7uFk
xA1ScUR5x0w3ZlCJ8B1jDGg1j0a/r0qpjV/YbKb9AIdCKuZa1/G038iFXPTwXK53JN04Z0DVx0ni
rLkwvscjpn9fJvG8/IsqFojRxUgXlJV2IYg275yb2VJwK/zaB/pZ6tOg7BFm/H1woh5hGUtMCeTS
Ih6fDCoA01DtASTrLyQgfk6s1g3iMb8rFQGuq8oykxZls1ofDUYxH+G4/vmDU32lxqsUiOKyONtc
K+mYdokB8Wq9OUABLcCrTc69p+NJJgDzGffKSuGEnmUkHKGdlQuRil/BOS4oIeLDH5VRSoKVhM7V
3a2OehMPQwOb3r1V73w+8GT4BRVxzQEgBwQpZm3HNMn5wKSIQ1P7Tq2QviRM5aMBwEU0RQUOOAM7
XnRQaiGcIMBNZkqTgk9DT+IPL6Fo4j6RwqdHjJxhRluwksUjqGY7xErtf9eB2fwZaa6Oti6lAB0K
Ev7mSDTFRo1SoDvf7zry5oaCUn7CApyQBdqbnDVLuHX62oI5YopLwqvfJ9X7SbFkOLu+Os/uO8Oe
kuLA/SIqp+Yhz6xjgs0an0g4xzgBX+ZRbEPz3ubx9lq4Mwhq10CYHZHA/wMXYGbtTCDcXhWpI4XO
MO433x857olaxsqNoxphQ3VFIShfA3AY2myFmpmEfB7CqPjO+Ad5OPlhVD73Uf1jdOnev+M++Jzv
0DwL/EYg1Agfgmv3T8TGy2CoCFkKVzuXk88bWfivBfmwKbaKfKRXQjdxYd2JvfbIMu22FrrK66Xj
/xesK2QcPkSYf21ymdcFI1ThBeOTF+x/SwKzHJ8TkPkitSPedf4HOszxdZv4APZ0qtdU7AXxufho
dlJIKKmtxg3N2iRxS6aADxcePuvSwvXHIcpnfWSdBajylZfXeigys6Dl7a2Gg4gbTTpEipJU7rGW
Bgej4p/GlmrFs1mmxoDQfpQgbPZ2+j9Wf5vfx31DH7jt8qPN01gUbhjm7x1Zr5HNJbwjqzFa1oj6
amF71SqwT5TzJ2AOpcwzhx+FukF6Pc/zgWq3ffoGWfrC/4zzCi7FPJK9hgz1HIZyr/XD6WVPiZHH
AL+OTME0+axuhFABSfs3f/f0pZ7lW4alHlJnsL4CxosN3xCnAEUtUqoHh0gsc6JZSRom7s/AK/WV
FeH5lR+j/AjTnnitt10ne0v4CyzqsG0RloZseoi/0ellRms7DmwUymmkN40jVfVczCJmOToirgu5
fg67ZBxBen5nycMp7FPwknzyORXnwOISmKYje2CBWPan0cBChM63BgZisNyO2RqV3mXcswmgICNo
cYvi7SUIhkE25YLjE/KKMfPuGm5WYe3m+mI9swqLz7GY9QvRHnA6eFx81G5nSWqqkqqfANEwnuy1
nYbCHaGvI5VWSusY0ThEdnyWk3P1aEn1K3d6f6Xp1wJtOQ9YF5Bki66bdrQDDZSGeNASEq7V2OkF
Ls3qMvVgc1EAPW/+8m8pHqjDTWPxCw/woZaqfaeyHH+rjaN/oKgA91iV4YEsDgfz29+JtUJNLu/I
iSoivep/8fXSeAtVjJYOycX64NSxAUKi6XZ0NBQBHrgfwCnF77Gk3uGMgXdzAbMSNxh9Fw045Q9P
8oxiSQQoI+vz+Jh4VHMT9GG4fpd57XHMzDz8RfUBaUSLdpPjxQq10f7oqblKE6rnA9Kbc+6oSwp+
buB2Dm+Xq2qhkb241umlkFwMDEYuL99sMugQA/B0jaxLSUXF1JvYeA2PvGZDzldHwA/F3UmEC1BA
kL6/wiFGZJfkIYMEIQCgezdK2GFIoN0swPGR2pda9jAO8LG3v2Lt99+E2M37UVUnV8HNDgNJ6Zi1
WTcLEH6ie8cT9bQbiA9ZWQ8y2zO+V2o6bYYqbyw9R3jEVy6s8xvcXQCxoV+LKakUfyOqVWUShKoQ
kRQWulJ50SMe0Bx6RWXw6Qyfc9GXGUR6Cl5MWjNVSxAKiNwoDDcYPJ0RRswdD4AWiwR2fZc06nsd
hxmalAzNxaj9+RbzrF5baDHLOY8bUQPZI6n3j/RNyT1pidLNzcfe5fok3pL5CylOWWq6EtaY6CTX
7NbHl1KF32ZGQ1QsSSMLcETNPMCa0nD4oTVtbzxfAT4V2hrdukAN/y+NYYcSiutasA81mRkW3zBc
Bq7R2IcgySs4f3vbhUXRY3aqiZOLUi9WPyk61ulmgSC80K+8gsWdker4f0Un+VUuRAJWVDyLThen
yZQP7BTk+l5oN6B3M0vRvY1Nzj23NbUswz4sk2ru7DtTvMJcjprG/H/43rM585D64/2mRNXWratj
rhqYebbIode9KHzRhgUeseGax7nFrYAhD4nhl+Ex/XtE9mz2Vgz9X93BaKy/2ixFDpD0zWLQI0XB
znPAjxqyipbOp7BsVxPVAXYJVFjeXaIDIwVgjRaY91QDjwZ4decAjGVJUs5FibqydilBmPZ2b76H
HoV63XJ65c7OVWnqyJt5suKYw7VdDi9KaFSlXO/X5npvh1z/mndsw4bVGTsQuMEMwicvsKgF1SF6
i1oFZTvaT8wkew4NJMUN2X4NwHOia1zNZ3Iheg0pIlYLKLw8uR8FF8qhxn6RHXzZvgWVC8M2Ag5Y
eQnshu5qHxI8Qp5bMkHO4Xlkv5A3jXeopk2Ey+r0Q68UH1xpepvIf3BnBkokjkq9ZLXPAqxzLuRR
VDmMu/xuz4lVEgsvHsDTnyTH3bFSPaof/lSUnDtBrlANF7sKoaSmni+8O7wYMdXeJutqetYeJDL3
LC4GwK6hyylwSFBZjgOCpMbrV7Pb+XOhrMY3dXc5HBNIvLUoX8jwLFAzPhJAX6y1MXM4xwVKghMg
m3nfeAnPXABVzA4AVIy80wRqlS85VzjAneT+kaOxrRmXdp5Tl73Yd9NUa/Y2KV07xF8oVHxdEXyh
EoJbtka9ANk3ELgcPNGde9nCO5iUKtoECR/iMmoHmsjwzDSqNHKfv0xvKle5z83nTaw5UpL9oYyd
RPD5WxSF9/qIAXnGgnToKH3wQnUSJ6ZWueJ/LxVJpNCB4bcejB7UCzGZ9Q3y+2//ATMYsUcpDrJt
GLIBnaGMfSDBi30sBhC3K3212HInv/umxXNQZLONm9ggPoAWh8NgI2+6Hpj+jXRRIqO0uOmp8lYt
cpsdWolxkqZl8GZcCF3rGjte/+F8KIMRrquRLiCftLK+d5+3n57Pwq3V1kmi0xzDgQXrEhq/hv0g
ZQ4ENVSXueWnLjXGidpzxRQufW3NmgPnPaKwcP7c7PPEMQEkunTAaDqdbNwQglStbqmNo9ghEtKQ
1wySEFAgW+SJSA3ImNs4OImn5Ak00q+L9p2aJAM2xVA1kQv+xjDIQPf+oKYIo99xcSTpT/qTXXEt
P40xm5IkcZ9a6z8I7JOA6nef0RUGes7HyspOmhV8GeaUE6+KByQn1mAAzq3tmbbKn8xf9lY1wb7r
WlgGhVop96WzJ5czaO229QNzfuI3ZSbsfP8DqXkIwRoK6jFsvx5mkjji7EdvmcX3yeAibtPAL9mO
wyQZJo583KcbkKx1UcTiy2vkQvxxMdUokmHicl2soShbPkNQKEH+BB626diUmxQKQ7FovwzugeBf
YUOCfjXYrI2VDJDp3kszKdDE3bwKkGiQeVwPC1pjRLKbM0xPqWT3BZxPrHskHVWFIGhZ9+ztXlE6
63Iw1VutPI0yuQqBgoy5aihvlIYujvnNt3o+ZQGWtDwULhumt1/IZYRUkByHnE2l6C6hbdfIkhJo
XkmWiUpbn33Uu2FezRoEHXoiTe/iqqnlzXPPcxd/+sitydoiBF5HfOxydvYT/bTZP1Q259NxAbzt
Uvk8tQ3hKI54XVy6YTHwTqZI24+HWmNQOoJAcBEbOZFzBjsG7P7g9QlX1/UTcBknmivWUMtFXovc
DyDNzaDKFAG7F2a6IGYs5fX5PoU4psu9hL2Ppm37OpBIYS4MtK9DWqWecg2YO9cRArsEir4H4OCY
WEZYFKXndwVEnlMjmsMXTRjTzkBeaGy2NtTCc8zbQMncfZDDqGRdxabDaYI0oKoiDV9aLPO05ASy
PHjiXCzOQ02iL2xXcsfoXhgZnZIpvhZnrYCi9ky6/NnU9j4fhJ8mx801BJkPLL2KRHeKf0ISv07T
xQJOP4EerDpwSJ+dmN2gdEmrRzyDt5HV2R90olyDwpOjJF8lu3/EPjKZcV8uxA1EUSdcLF8y2Vx4
GhVHO6mSfok5vgzbRiPtfdH0zGSPJGS8FX1cV/1CRdCSg2iAqvZMvUvhJcRs0rwBibv8qd8W3/Mi
r421dTU0pouUdEGA7JaRNobUQOg4wRtUpmTj/MXTQbTebThzix0awT9bjitxkxOawc2ZtjqyVENe
k161j3h+SRQiL1iMvHUJZG0WQNw95kVqG7gLKP6XV72ggtd7UUrm6lEiTX+yKtLMkeo1HOyN+xBZ
tf+gI5ayjWFr7Xmu5g7cYnaUL3DV4ESFGsxIjS73XUTvEp8tjo9O59vICT9Wu8qB6M4AYOYCom5R
3JvQznPu/Ob8aU9lC5lUkg0F9U/ZQynfydI412WBBy0LCGn+dMXE5BgKkUrykrmpW1CQMX5gLNu9
3wD1Pilg/OpQojQslc55QkE5nYmKhZxEmoEoGz1vVCE94/zBDyd13ard63GOIwsZY77BAy1Vzh3m
Ap0/k5PMwueoEEsPrd0CzO0Oi2ErXgW2j8oEuxwFAcONvpqVd8vuOUJE+JkgFxA/AiqfEbKF4X/2
UWqdcT2oYKN7JuvwfMCMZdDsyAP9C1yf7tDDpqYwtx/ecK+8nFl4j+7UaiYN5VXurgdGs9SD4Vbu
Ke206EnajzhqHZ0fArxr8fj5WmJ2pUe9CXOZjw8CphOnhu0jMRvrJLU0MhhCGpR55sT/ke7rQCO8
eZel92l9raOqeNI3HzN8jZDA/tthi86kOzF9lCKOS6Itr2btBWesTCRpO7BjugsXaICQBKozNL5/
uZZhwA70p+/0t6U9XDfG0G8DSsjoUc0G6c7A/sJ7atLCt3Yr5fKh8L/7YQet6DxaJ3zIpWz0mPYM
y7O0AkEsKwXfN+6U2LzlxoQCZGtztmqx4G+NddcfyqMcGMObOLi9i9rFpSUUU45BdohUlUvvfCRF
JKETthgsjidAbUKaN2u+XGiDu0mPRDHVk+NtoUnX3J+T1RVfQRGE1Tr/Q/kebclF93Z1Hoa8akgX
HDxwBb2/c1HeBFp3Ke4o6Bvg56AdnSJPS9jPMyIA7CoX8vSE3whe1nS07Wxu0dU+50mFHCdN4d55
J4zAGSTPA0s04n9bW7ar6IOCJd5yJ2upGyFjFMVKcT75q7U7yRDQ4RBSbkOXDNyaN1voKfbLNMs4
22OtKabQkZXcjxReIqF8Rw3hmFn+RzrxT+8EqerHoAlYIKpsrd4CbxRchmE1qlNEAnqcxjvYar+9
gXWL19+3fwqwF3QCj9aHy2FJjzQP+hlsPssFtt7sMS/eEi40kDBvrJL+ZQb2s/yEcgCAedhTZ2Z3
k0R0zutSZH9UBXnTbqux3VjfyhVCUNN5+1HuRPTAyaJfZAJsMY+3tVURSpdp05X42tadCEth0FuD
2JqPl93P5Wohbh9DhQhls1FYD30V737JfrJTK8y19nOmwzN4vIAVBlis/RC4MQLhf+O23u79LgXW
OnaP4M+OoFNOj5bGkXz3QO4DuVdxA86Ra4pb0VJZuwdxbWQoxMrUUIIip8MacFWgoTVlIkxh6aBy
Z2zA5lkt1kX2EAPfPQaLHL7YYdfR6f4lnPcOWcFqLQGOrVRW7YeqSxpsotg5RGSMDg3AMK2LN2iz
R6vi7TxrVNiwRljy2zc719P4z8jc9PUZVlRTn7uWKCNhE4UT40QrYQG7cbWDC4ZqYsa92GXTzM2k
4NfTlo/d+WNaoKzH81M9w9rzauTQ7SR4Ya2uYf3yckA8Wr2FmD2KT8aiXBj/Ue43RYT2ZenaRZ5s
0xWh8yZCpdqa/6JmDWyhww2I0KaN3ASlj9UImkYP2dfOuJYgQbdChaESBbR+0265FfI/HIzvLvGH
ucG8iQGdJEndgMGrTG/Q6elmm+PGsEO9cKV14Jq6syB4YwWhsgTuOJ7qc3XzQAAhqNAgJe3vjgSd
YW2C94rWw4KJHMoK+GburmID5HYqgAQZ4BtLdwl/W/Z3ezTKIfKjavIFDGHbdMCDkKTbrQ7jKF4u
5Rq6mja4dHAk332JjZMmemz4yMyUN2euptsqDZ4dfM7KhZG7rp6tZIVGUYTk0aHqQRIIe4bQvSwO
R5BTVTJDMCkXBWxEeEUQiQBBDngLQS8I0iZ40URWMUrjadrJKWHVNLNWd15knpIuj41JcBGiIPJS
CGVj7JWC0M5yAuScm9YAlaOxK5yQZMtgbsKiAw5H9+YDftr4OsL6h2+Qx2/OJfJYZ2HBkgmX7be0
KETyHM5GCnoeDK773HCDtdJRU96T0dZ+a29wteaQaYWPvT58IXoFpMwpoVUtdAm498OL/VwGhEeR
XKXHbAnjaWq4RlBCDr9VklvF7KhT5eJu5yxoKZPF1GhdRNywc0my3JUmTdUe3BOASPILETgfyxgk
lygEodvSLIezJ6dEqZxCHgkZpLxcCjOkviPbvnDQq8KnAKbegnzCkPcxzoParqgoX7ED+8SnXkbh
vRI8n4RQ5jCMw62bwLDspcZ+bjypOn+t26PQBv3w/x5QVYqdJ6h7+BQ3usRr4jOC7qRgYPon4JKJ
VmoqIn9Zhocy1WKvOoM8Gw1f9eOpWTdJFvtE4oUQFDDLsoJ8felAhsyBgl499oYVGBKy/s8Wu38e
h8ldNX4/SYG2js3OKxfBoA0bhU+TAHSlDFYypnw7NLJ38cw7q2CxMlVYy8gP34f7+NnYvIzboWFq
V80d7sBL9jzkO8ap36B+H3fHcRlVTH4qtwP9magmWWH55mk0ulE2ejfgFXDR7lK5pXCbsJZDuAX6
0NyFIynfmIJt5twLdOYQQLHr98X6KwQ0sLxaQBwjVloVZHI22EqBymIoJ9xoiFvIZnCyxXzRBJSa
gM2t8/amXQNBEy19spWHjbb7ePwo/BJvQYp29Jkx4F8Q1WDcTEkBdED2qN20FjNIClMZ+yc6v9QN
diPqudGFozjDN8vOpfGCZLVscGuR3nYsd8zOVO8Q+qr+XJnn2oCUm9dqTsa4PuNJceoutPQdA/hE
IjnIIyyqz6Dcj1E4HKiB+4mVCfKA5rDUeWBj7VxVsgY3pu9b+szxrjBnghs4x7gGQzJ0pCU+GW1B
wy7IPx4Ij5N3tlUDWL1wx/efv+XUIq7sCGUvEtSPFr6GY1Ek9dXnPgwR5eAu9odnvZHIq9Oxc9og
zgdvIBuFjEXgVzBPjjZk6k9Vn6Yy+wHHZv86iiP4UzAkLTpbfLrYVa/qcnFklwgR6iimRGUNzQMQ
sxvW0Q3N1YJYvYLnZ76+UBRbMFEwR+oRd2c8x5w7cKu58vR5jlUBSPpZVBzZKN3IR86Coa8Qk2lr
R7bzfe8e3AevjQQKH6Vhf1xDp052dHK9/BV7YGNKZGoC0V5ua+1Im/FM1ZpDEdHEYS9ehSnkIuYD
Tdhi/c4WUnkaAF6Wlxas25HWfmebzLybrGpCCPSnV/k2pTQuL7wfeRpuW7+1fRwN782lMLXrQi1F
w7pn2/mR11twymwZ6jIRctgG86Yx9hb6onD7anTDAyTpFtRq47yWgBd8Xj7+EaRh2I+4Q4C7xonx
K6uwhUp6iQ8m2XJ7+b2oZlJXWuGsGklx6qAJKA7IxoKKBCfMjdsjauJ14J/sFUjB9iM0qrQNIucp
EPEaXMIOrhdKQLx56RyHS/NIAGoCLeaHmrYg7WL+8OkSU0JQcBPQjtMYyccZysixEKztxS9sUZbx
cMLtJL2dhc5Htqr+CvFwW0xjyxHkCq9pCG0dJAiBOaWGUduPMJwOIrtHDY7n0WpQEKsyRElaSWoG
girncUkOs72pfn80C0fMo3IKITIEDsZq46xWZ8fMFPe1lnDyT4tQPlGHwZyAF/QwdXVWBxIvn+sS
/LuYSVr9jJ7fJ6//++Ky7A2x3c3bmY3AP5oG9EQk/BBCQvoMb84GKJiPlCgWxHCkVCYKz0yc7SSH
b8FYHjlg476bgL/ha5fjh9CQuMMhBmDW1b+UJZDOo2iUbDvUYS7/F/c6MJfCNkePGtiCxY8+Hk0U
0dvUBe9guXW95gXbNaZ6R/8yzohOaeb1VQ4NNZIHdAv2O4SQJuU8svV5dHqPdlHxLA+xOborE53V
rzeaQcw8zAq2aiXnHKWru0IkOxZfzDIcJqwraWdEAWdTjXhpQjxeezMowraLQIopcwA+QWRuBYSw
iP+LveFdvnvaTMsC6pEja5nCL3weodKWdzW3HqPKLYzgHRw1iwYzfQTKz0neVB54RN+e7L0A70qF
5jnDgfl+1nQuWlbuUR92BOPj+zz/f7QN3w+KzoUoJfaR41QbJ9x9aujTcvYNYDKJbmHz5d5F4O1W
KIxwltrjaZUaG6dAEDG3qZbRSyavIx1ney6iY3iyc6M6A626KCzSGcESFY55KjTzkxbTAIJHwxSc
zMDwvGLMAnjV5n+HI7gLMGUGiWJhVZjX33NOEejxpYoTzvtVKYj5HBSpG4Y0ZH1fjuEhwmh8OfPI
FG/7XlSYtbM2H0fts601ge7zXAAfJXFOv5jUprJW/uAmVmcqCkeKAeFvN1DY/HU89ouWfpZx3qiN
tMEXegI1fM8xe/Dr2D0qnu7Jx3oFBqoRH7Fw9frYVGWvrPQ/25PL5iUGHrpASi0o3JhAoA8/yBd7
JvxQCAZH6mx71OrhLOHeDmApLnGlQJapdBjzXtuDxJz0zRzOb+gNoPewnyWShdDXjlcgcqZThG1n
uhy5/QT0ETfoeMw19fJffDL8cRyI9WA955p6JPMrRauPVyNFwpp6kr6ngtxx/rsd5/iFP1NQ59Kx
akOcSXy2K1AJl8Rd4C32PL30KyQy0YFHbuLGMtPFozJ8OBE/Sf0fdGbzwFZHMU+gzMkDeMk9iF19
T+LgXBrWefq8BICbaEsXQ/hjxpt+WiipkQT5cGKe24Y0508sfMP900z6KBLE6DTcfln4EEfMChcw
sVfwHnHhUgMyJ9+F+dVrYMPHODsfPzF2JzUSkyR+T9ZPX8qGL90caWGRqkbl3CKVGPof2ZgokDvQ
MLPT83ALh3Zn5j2QAwc2BCHG23zlL5YX0bazyzwNnZpHLhbf8S7ACDZN8k3Aq/1dsiLQI7+K3urq
OqjCfK4eGiYqehat6Lz5HOOYL3EgET5JLwQTP2GoUGxfSCyDZqkw8r2yvsxG88okkkvstbZjCpAu
d6i1nIyCUiwIpkGRrpktUIart3ytsz9zW+taDNcyldLCCWzQ0X2XWUtjgl6RoAQztnK6Nrum6ygC
O9PFtt3Q3DYf1ym5TeIvdWWIJd7ST0lGcoY6bI0gp8xktKcSlLLUkN93RJVy4Q7tFRYYgFXpn/Tz
CNLEFJbUwC3EVNWpGWwqUxJCM2Nzbw7fC2ig0Appc20rkCqDiDFNoSasSOjZhHqCTfjj3dGnsQ2U
0+t4MgzGu/WEaHWmE2CMPBNDflPbB7KSZ/PymOuf5+AHjdJ8mciXmH7tumEavD47oFTJqXhsGmKp
QOO5TzA0FozIoDj3c5ExIE53IgsiBWRM8+PHwPLZygO25ouViVZAFJRuyeAunN6o95lcdXh1PfR9
Xvk2ULmNSGLa+ZCzYVKhlZbmWjImrwYbqSFsqhp+WELb6CNiYywOFxXjOgj7SlaEs84whPHya2lO
zXA8F2JVqBZnqLX02bWTYqtaA7VmZWYQiLOsSI/zqr5oR8MPwP0M6FXrrW6Paw5kmfqO4bH61JSF
zD6f2DAaV6WUvrgiEN4TY/wblrgldJrncZnL44msKZGJmYP4VLc8WNgwpVKRNp0esZ/RgmF33csQ
qgnoexc1nsBM8dN8CgS3xZoCREZlQtWTPnklgSFDiDcKuxzhEOL8RXzv4pkTC5XjwUNYISXiJb/F
Uw8Je1vjdvC2tmwC9QZiZGR/5b0YgrszS/8sRHFr+gpJnQvfQK5gKmmM7k7GvbvpS18xrsGdmlp3
uQ3Xe8ASRft44YHkCaCQqlGuq6/wKpOfnLgUa1QUvApBGgXukWa3MZ4vZi/Mod4KXdvSW0EVtDnB
k7fMSvufO6vPmDS1Eww85tFavfzT4lMkVNM1kGnSnXG9fV/qPVnhBdBYUS2tX+HXvDslzo2vmES/
2YwX++GPq4YLt4dgcc3hM7e8MVvpF26ytHiJQP7OjFIFL6v2Gw0KALEA4BiHgTf4zjs195uoyy+x
VTCPdhU74Z+FqpewYt5Yz0u6BW1cNOw3n9lWY/+ItKe00y+bCb9d9mSQSnFtR6VKYkGQh7vNWHKU
zVAXv78aqMXk1NhJxUpsxLCQfxXmO8pkZUqsLEzsFbVwBuIsEmQK955bp6QtOF8Dq3QkZpSm4QBQ
ZfnLXdhUeBeYCgOhDeY0gh021VoGY/jHm6cYAgvKhHnWE6vIyiUJeR5wc2sdcr5vFmh0XyzsUqPy
Z0mF7z2H1Zb7ySXACJZRlPPbky8x3EdzIQHFe/dnMlW6Xw/irOnJHPGIVqOZF+fXmye4VGf1CqdF
UAztRZC75+/0LGQq6T1xY5qLR1L3FauM5q07JP+VEbbIYwLfWQLRKrZ3aUsrOeNrvQEdCRi4huCa
jrK/qk0TVCv4ncnX3uCQhM3usSFPj0c+pKE9bNRkYMZEEcHlZp2xQE5gCVSiH9t350lCKEUU/KTt
Bz8k9WDUFLKvrnfA10x4yMD86VN01C3B7kgc0mibkCTGJh6FF5GmVEsznnuLfmQ3DPI/RW95qSMQ
igSLP2bFO1Z5TAwkURlmU2YtHxsojpRoxUjnvBEH3CpsnFC/x0uDDUVF40YwxW2NCp4jZd4WNEgj
5MVQPoxIBTr4hZEkxoV0POxG2z8hZU6CCuL2VF+PbVzamXmFXtZEt1MKZBotw+aiwneo7EXDKtXM
kv+NBSGHgZmVeyvwAtJwSWt5z5xzECBGNtQLaZSiv1dU+7QvUJSdHgn6VU5nqbsmJTnvbcajlLry
nu8O7nW9aUX4K+v79zfz19VAPkaLNMLiVs5HcVv8qX32nt7VDq2OamLBsxDzlzMmlRo9C2p00laO
YViDZYZUU/fjkZPE7w6qykbv9kv3bmLQiUnvQXMFHtsdr4v0eHLhD5fGqXRMyMrkwi6/9vVXihKw
ZPBcC6e5kkEqE6OxgAQ/gV/1vmlLaIk3KcjJAm6xdo20VVWKS+BuftQYc2/9o6xzIMiI1xkacXTS
LOATegRgVv1nHqQf3NWuUMZNH4iU6tpzbs87mS8RLO2Bkndcw2KL9jig9pMKojYokOmIGn7QdyKg
QeQ6zo0qjf2cfOW8JeeTI5elDEzKp/LKYiPs9bERhwrMlGpky5dfC/vXra0L7F3cNSfvMbmTyRdp
Twlr+tUQgdsSf2nV7iJ4mcA692LVlK6Egw/f87aLji6IPgpou1pwWjyYR0rxriCZJz9e9Eu5w11n
KLPxBW4mN2HO7YXxpVPchpDXfdYqoxxsZaD82L3X4wEqDvHbGHgRczY/Jqp3vAfd+m+1YsEJAYDe
/E1YdaduEsTcJqrY6RIGaRoER1nqdX1PXfFHplOeQJ0Dur78IQIgaxEvlYAY4ANnonBXH540P0Md
gGq8ItCJ8bl7hiAX8dc94mviRsylTNMBvFRCD7Y4DLkydM8W5x+GnsVqzjeCYk+LlxJmoyZtc0wG
wu2VXMvMB/hXabONN/OvVADiM+j/V2OBypd1qxisMPEK+pZSPJWalWqLfKrPkvK6NFjqK8WXDlUV
gFxpEYd2nfXU8+B2PG5B87iHFLZHfh3MSENMrqsebB7V6c3py6XzvJqcVHy/ij7laHEERbL+/+IN
fOo7c/S1qCsgWRgm7b1f3yJ63MTdVxD9JCxEaqF0EnalNgumxN+HS4K3+vBTyMQFDtXDwC13nA6L
CR0aC+fBwayo8UGzJiVNLhd3papFttPxW26lajsCveP54dzZ4pyICBWqhVzO2bfNimn7ZJrst3SG
lx+dTH5ct4xVUCPwXsUbR1/4TrTy6v4fSvkiqGPlUjnCh+AxzyhiJe+P8+GzCQnxJiQFgLDROUNj
DKs7nT9bnVK4FXWKnsZ/P95JAQjERiY1nhFUsKvc21fdrK+rY9ZPEx+zWTAXPWYyZrheOBn88sqd
3W4k3aCusvG0GrGSmWmfmWbTl8jzghmTT/mP7YwP951BpswGLnkEnWG020z+M1Qm9LcGNBYJoiTr
Dy9mwrO/dmVVTmqClvvAIhKXzCN7qWcI4rsBabi4NP89nfy5LoSc2lwUDTJVk52fOGZEyNObEZkt
CcsSUwOEGYP+1vO57C8WQpt5pClCl/5npKmX8ZgeBjJlmDEeax4Cptv5zqtWTqzzNPDRsJeoowNk
yJBUtwepYWcdCa71ttW5iThMyj1v/gNIJe2zhg0lKDQVHWTeGRn50sOvniFLoNDzEky44GR1WDc0
iecic6WKdbzLuoDhFrDJr6YxNmwvUZOP+NZOXoVfobXY6cCeYupVXXLm41hS2W7741YZNOpMgJuT
uBILF3FrPum/M0KJAEfpwUBq13z6nKo6FZ2nPoj9vSpWbjr3HJpmwwrfMZxkGZB6laRM5t4JJYMQ
fA7CGco7eVlvyiiwK3tmWOmpBc6TFoXbUgNNnQvbhVZqccRTdW9NYHMhJsiKTej4a3utvgG625zn
CaJTbrFgfxg8XN0JFyWJq8B1cQjNl63FLy9aGTX8tnV8ufas4qrs61lDUrIaxkCxOeYLYjteYzFv
s/cs1cFVo4jTfm/T9wcHQ/gK6N3R5pGcRaa50l2yw+Xcwby6fw/OmGl6mX0b0lNC0Aj6m2GjTOnV
vC3v1EQB1T1aGw6yEMj9ABvp3+j5PO3dQoH1W5yoyznGhNNJD8Qfxv6l4edCBkAV1859WHFprGRU
cPHFBcz37UkCUSziwxi5lVZ8TEiXNTGqO4m/J6EjCiDQgp8/Rpc8WncxTHmW2q9WCjt9SY1XWFs4
XrlkB6Upz/w1OObonByE8JXHlglkvw4fdPCtSPfQXFgIwc98Ta+LjHYFBhiLkjmZrJVdjWb7Rp9K
OkiSo3BG1xiqEVsA+LPcImP7NFJTi2jnf8t+eItp/HdFMhKJN4PQ3rlzFwzRT6p0tHBpkDuuMUUq
csVbGBrHmOCKiW5vrONFfwLHzVXsoZlyKhv+w35r2WWnp+Biu0AMb8fHurqwfl59VmRwTHc7uxvd
3LCoOMdTfSIoIuO0GMBKjh/wTQX0Aol8MLysHz0JjvSpEVRX6biQVlJoZ7n3yNrAnA5fhL5zcQAj
tbZhIWR+PXEVvsMrSR5GtoiZv18dOQryeq1tlEdefi3OxKmsHCw824EBS1zjexqPF2L1irFTKaOA
gD2F0cunPvGz05kncgHg7jo1u6JgfgCoLVwBmJ56YpbPgoXuEaqrU3emSvcUYl/Zqag94RbASk3O
hImkuxR4yCSqn36kWJMmC6szHt5V8MSM8tvzJVzLfEsBhuor1sjKfr3lJSwXT70kIkMAyswB3fPc
E9sbZnmjIWDGjWgPgXxhCNrpsuZ/EInBxHKNuotx5/6Yyk1B5ExuD7VmKJu7gX4S8gZ4aH+THolN
ijSGdI6+si1CY3BaZYrpb+VSCvzvYmmFQZCsoLY98Dc0VmMFh+xTguKMykOf7em7Vbb4v+oynJ5M
CTkyeGinFLuuBjKk1mvdm5fY6F1OVnPcNYcsBlJkWUtZ/dGdmjG4d9Jg+sWeA9ipc4VQnN25Gufs
LnEcqjAUQ9qdb7qEh18bf/j0Q7paW5q5YBCWQIegnUKX3Uq7IRojvI22UIBlPSODheenV8ZHntCk
7bPnk92tzSAdQ2q642xTPXx6n5qzZsUJ0nmDMtsjPZInJUF/FzCkw3R+aUDgQcU4sCPvrJQCPWeb
Yn8UT4JJL78Ry17xOKXanxqgu3Y+c2LGsH8EtYzAiYAYiMNikl63AzXN8XtY+enlxSlpRow/uh4Y
t4lvRhsm0W5j+wG5Xwb/wOawFCm5v5YPhoe3FIPFHeYxs5dEUuU3PsdMv2Ayo/DvAz6Zz+9sJc57
U3QYzHpHR4nSROQHh/8hJrVs6PiWxpQy7m3rzoogpUMCwon5wmQgZamxciRmDYcm4CTe0+vn9L+6
sWZnuaK2OHeGeowkBfZsTMPlVh2f4SKIzA3Uk97l+bY7lw7O/lIeDsx+zGPeVQpQEhBY7dLmVr2Y
K7fYrSQaE3yZuNNHnu4hSmtQJLG42Ollu3QPNPXdtpGAEePNvKi+j+QPlgQZKwEIhpWnvWvqlp91
54tNVMJhSoZOcvnXql2ihQEoOuw4vKBRpiaV9U6VmUZgPSMBvp4Dj7tIjh4gHS3BmCMiLj5SCiCd
2+ncscfkIcKLb8ubUV8BIucVBMn6L/XdGcHL3PR36VoTlY2a7p1uOy0awRtwFvGWyn+DFjEPaGA6
0Juc8lL9EpxLeFTbuDtTcNu3BW6wGvTFXBUERJvzCyJedvZtjrrOgHq0RLi2TLSxmgsZ9EmwYCVF
TQDKWP767sN/hg8bzUQUGIcsTGBe+pkfb8l8fBV84orHavWpbo9sPbCywEz1oWianGemwca1nQi0
OvpQZZ1/hqrLSiboRO/G//9DqpQoapsLAwaLazK0jTfewh0dkZmlZ0dIkJ/EVjXLqnu74rfBZdvg
Pe4a65oci2m8O36rFlFjo1pDS17nJGvJNW9Ledaas7/gvXf+wiwxEdeCByYeeu4THm4aJYfmZet/
Q3g2bnmi62UQV16Udb+rOs3A9H9GcbJJPz8iIfyUvdYHXyFl3QhUreSUtvQLXDF/5uDqZ4YDaVve
/c4/2GM24itwr9dLELoIBZK4MBSbvgwWz4xbKVJ3fkfiV65+X00MFzFqaa/oHW1IJ7nZlSq/S7L4
FV65bp3IAfhBFV7gA18ummjNt3uE4TZOq43s94jLCwKoLwXd7hMHktfFoLnGSumyLmL2TAAOj7J8
GZVRzbA5wlJ3VNYERgEGMGycC68ZnyKOgoFoXMOtFhfn54+LRcFLuewcl+0UIhiX/X5n6pMLXiQ5
yFbpt5dIX5zN+NPuvWaPRUS0ffGI7KmorrVhL2mNu8ggZo4trdz5J+X5RzlwSAUCYhafbw8cugg2
xgbfNnwqhMJ2GAXIzCt2oMVl/rqONXISaz6iC8rUDjhazRiDbpQ0AYep4D/LIRVhnsFx4FYTylQw
JZp6e9lidFmfVMQPmjWsWCqWFaGjqJ9oUIjs4EPnKT8FSBhc1cYnwFMUcGT36EgKWqQs2l6y9sFy
BqK/vRepBzM3P0JKHntI5VLcdti8Dub0JksHGcpobIYU8Z2InYYEZ7pfwJ4kxWPG8kctRrEXx4Es
9n72sSek5ti+OxI+ZWRzO27UTB+0GIGaIx2zkf6Gw4DOLtoOVIMaMprrXTdLwKGLYCpD3PsGB5sy
usvHXhysWYHnEqvqU0eXWUBZCfhPoHofpatKogn0qAMFv40gXrDSiVHNq+EtASJ15rKgJERdyf45
0XeZjpduuZKHGoSz+bingn+B/grEgZ2oTl4UJNJ6RiUG22ogXma4YsUvLO1tQ3FLH7koMYy7y6zY
sTDd1WPRBUOsV65hyOERUnQVzy4MYeavFfMVNc7j9cOsh7RafFg2lH+bnQoKGwkjNgbld43cvrxw
4jxQ0Xu2Yl1bcqoT10DdfTY92OobxaCgk7mWSJc1s8Yaa9K3/AZvxyo4VZ9Da3xFDC6aDpwANQYu
vChLnqVPOzMEXrzRl6l1jvQj8J0Y24auR87gr/uDL77JTScvX97Ss0x0yTByRxnyL9HHSbWHtKRT
MhRbC/EkygdEd225HWmMqWfeV7rRdAFjUjzDXrQ4ehZHAuv+ydz7tOSKAPBvdlJTH64WPiyA8pBB
/lgSVoD/cvlyhvwRoi1LEu/enbLnjpahO61ZTAsN18JRJTjTBvQCwJJFKC/V//XHsKEZMshes2Qk
q35YKNrWWzvt0rEYoZ9vIUspkNsZ9EHB6zI5WLty1ctWKPbOcy+ZIl59HZYu8GrUt4ijBkD+9Zpr
YqkpdhzwRC96UnTssDqhAKu6oS/tAYaNVM0KcSvePQTfdJ235le9v3QdKpS0rULgXBoO7g1qrYqb
goyDUQRESnSqOkrNIBxp0KUNy0dgHmw1yLGv55P0grBJWVPHnwEpE5A8U+CNDqLQMeXTjOLYuhgi
oIIR9gJebox1Xre859kH2G6EUunmO0pyXL5TM6iI19W8kjzrYCCMen+nQTD78VtSxNhqkNa/1iIy
ifHmEMIU8vdNz2/RaXLaCgGWgPo+lcKpZUx7VlwwXD2nBganQblEtkjyy9yRJd2irWujH7hGIJjP
uDVblDgmDM4sO/kyDuU8iLVlsQ0McmsLIUqLj/vi1nmLL7x+Vo97iUw/jkMMT9VhiR6ODHXKF9r/
2NJo/2NZWQwqTfhIqSf7zDf4fdr6IqwlSXqqlfWosxPpfTQsoFFSPpgLBharPCavPCn73D79OF5T
1W4gfzxmTq7T6ywIVdgQ9kGhH+SVHOGwGe3SzoQjPmO4kHVpUEeVW2FIxkjrG/BK5DvbKYe5tLVx
E5dI6JdqH+fojjP3cv4j6udX5FFcthJpwJAo6R3ZffaqzUB459BMsH51OKJhhjsM8Hw8kQ6Yla7s
zrnSmo96y0B+dUm5i62dcrujhGOG0vNW3G8G72utxmy6TRA6wu6uDZNn92ib07ku8C2K5QBFQZEj
u0BBHE3r6gI085xtPvk5aKL1lY0xM3ipOor6Ff6Uxdl+dxAdBTey1fFHtQteisI0dsxvaaeOwgYF
aFmqS3vCBuAN9pY+ikVwR2/l0h2LjQD0TmMzp5XsfO43aeB0iWI8ZMT+JtkHT9V0Zzdbd7Px9TJ7
CCQCJFe2xX3Jkzc63TdW5z1cJaC+0vsU/hz793VDRRrY/g5kyVb8rHumZhBlHDRmT3lKK5lU7Zlk
n/C3B07vYKTl9LayOQKkXKsscXdpcwmcflM8Ix20p0zOKh//om9JVRCxAAVLBBZ8rYcbafhEZCmh
CfiSrs7VeXCvZo3Pk21r+zzB3saDVTEVa+Az+VQwwIpPQM9kBl9gnqdnCQovcCRYKFetUz5Gf5iI
AQP41wugohbgOY6ctNdCr3I7e5r6a47H/pLrb5cruoVxqT3ep2kxH6QwG7R5sJiJu6mYZFA0JfvE
Ws0nA7LzcDOrZa9rssHtuVhp0GKOGyOttyudKLZxfBuLYXFPwtJg9lIsGEP3isDVmxQ5iliEfTPP
pdf/EN8TWM+3M+PVAa68XWB3DvgS2qCLlNWkHuVc+N64rk5nSca/TaLuhNMOHXW0LTyDbw2dWYI0
7JWiKXujKjx0SGhqhAxS9n3anQ+URP/xvKjs2MwKMRnFKENEOapQu4Ze00+zThAv5G1TRZlv4oqd
exJJN1b8EIOYz3wTGbj+vkeVxRuL2NX9JXZ0lm5swSvPvUZdCvb3NKTJEhqoYHxxMU+K2bQ+Trgd
REmlq4utDOHyFGc2bdoQeTnqpQVz/gNYIRyvdS9+zFbovhTG9GYI3UM0WEZBPGbATM/n+pk2LFEL
vq6f3gHudlgqVZUzN5X3MXMghqc5vwlWHwG1oZyqRU9j9yZMtszEc1DPdkqfXlAXoqW5kwAHtUOZ
kDKGKUXA3175GdmE80FTUzerAJ6AykjgnCYNnulrETzhKWLgZgMlPih0jYWq2uK1fjZaULiWB9LH
/kYMYGnJDc43t/Ci9PrlhDpMM3D6xruye9RlVEFz3kqCKKJL8aAk9zouWEeD/1/PRQvNwRst+y1a
+lea+Bv37AOxXotLLn+RKDkALWQVVBt2EcaS5mZaBqBlEMJdfTEQijwuQDH3qsXMbiX3tfC4uoPt
mIhP6VND8P/IChBbRa0wLdV1j+JOyIMpFYirES/aA5loRN9FDOGli2o4LN5rPubtGzUP59qIA1uM
TahukvMR8CFkBkR2M5g/TId/+wL6rzRlDGJ+d/EOTakwY0TRUCIZhqK31UDn6P4BTk6CUJApfbW1
9JBPpGAFPYU11fwZIOnxosgpLn2IiFbNG00GahDIJJcpd1CCG0Us4wu57oKQ/RQG/FKNfoJv4DMl
PBYO4puArciGvDTTvUuEISElZpYpx+alYWQ9QhiHyWbN3uKroYKf36tV9EZJ6sAUxaae3qudqhI3
voJoFy1v8j+c27tgA9suu01boJdUMRuWiDVgbBeR14o+8KNwRnH1vDlHnSUsrfJ2jTNfqWmiah1+
s51g8hv2JlA+8KPo9h2FNp5hi7mEelw9FGmoILv4U1Dom7RUjDzuuJJgYW6y5UAO77qkRomG66/s
TUL6TorAhKo7QdOntQJj/EOL+FvSO1gv6415RW+Ivn2l/0QKbsQOyMQkXK1f9gL2wReuQObJ7hlo
akLCpM0qQD+6kEl+0D3aARyD0Q73jtaxUfX6Wshj2n86SvMN1STCEY2z1n8uHc70jXJw6h5RQ/Yx
M1OT91kOiU+04X+2+n9MjOByqFZkbEOGFLNf711QtuQnsbwEi2SDWdjpK0fMYw+t6trtwxPeQAlV
Y+k5qipNDNbEDac+WcTbaTUklyjCO0Z579s9c6jD5hQwD5CdxE225tW0Ges74CiK4e4Aem8tvmEy
wxA30e3l3T9wQxRIEhSqDow/sfgktekJ2exZnVxNXcp9DJ2KecleKzVC/il8AkfgxiyXKVPW6+yR
mAh0OIj+K5qAch8yIMq/7mAW8svI3d6qdUWo2putnIib9GCeLe0ceUDJXtTmYYXA+MYWtt3Mu4p9
Yfczjf15AIbkgZ4dfIQktPTQnVh9iOrXPxAohmxYkvxjgIkaZnbJixgosZwKxdoGvTmv9RPtUTHg
c4BaJRQIcNC50N6VNxc1PuTqegucX74KmTXTbh9UR1xOYpg4PAB/4fmUNb4lmjps1XB774D6NdeC
rSsBxHBd+ghugXMLh2GOdenqSMxStGKlkzGE3nTWOZRbTNUZhTLzESCvUN7QEaGReqmnCtdks2X1
shjKxOv8cV+tIAROGMSubqj3OHKlVjEgGGG56EBpBfFHDI5tAowdC7aMiCJZInGrDEjjY2/4FKET
K+Pebf6RYhmFhCkAgk0SY8m3dWFtssETMkYhC3C0gbohp2eGMPthoVGl4//ExmHa+zQL+oqG7cHw
6ObU4q1v5ML5QXHm3/hyjARM0fr3p1RC1jvTJl+PgnXLHsz5DBq9hxl4ORR2GPM9D+6lyvaagk0P
EUFYhTD3BQ7CH+DvF/3xxyIWW14FIzjfGqeo/nOOBUKbjjpS8a8TSRxrTugrVlLrx3QXohu7PCCA
vaDKGt3i7pCGfO/tzBFW6stQ2s9aRMGpBYSx3DJSsAPhJTXeFoMFSQv4pvPf/LyRMYz+Z8WeOWfj
K2g5GyvDasFljihVIivbZsfEYDLTIvyRxfS8BVDs+yqRJbOXuERE7Rp5PMXkXK/PfctrhW3+2/M7
dc7IBPKgy9A46VkqWxrJujR2ulMXGY45ZOHqCB6pG0MCVXMiMVQvEwv4LcZ8Q3kKspMvEntuET41
JHfnPFglDChE5DfiF3Jgnqt/0yh1QFxwsA0E4ch9tsNeRiDTnI1B+u9JyrTkChZIKxJjC6y8wftK
ui//DcpyYQPwfYDXbQJPbQ/yGS7gdNcEX4bQBmGgks1CNBZwsIdmlcevpAfrQM1a+afaEQey6KWN
NF5Z/v93AdPkmTeNX55mkeyRl2hZKUNdCO7z6cqP+zsbbZFCn2KaXz46L6PCUGj8Z6UW64X3hkdf
8Z4K7piRDGg+mxLQ3ozhNAHj2iAKn9UxVUGKyHyX7lnRkErz+cIXMwYSV6NC8Qqvkug8iEAg7oS4
rKNkFhPKZH5JssL4UfnlWSwiPRnsRIg+UU2S80nm0QiZraKJ43efvHVswjNwj3FVjWJorzByuFhj
5PBnl30BXvrtry4tZbXx/4NLJipyU1KN6J7dUv4GV19ewa3fV5KKUIu5Yk+ap4uDWdLflNzr2UB9
hRPloDjrl31O5SyQIkdF1O3wZVVAnPkV59VAtPA982pII6F6BQuU4Yfx10AE5uqrKGbVXyUp4Isc
lAV0UEHwdUlVQxFBMJvGaVMxMI2XEqgr/gAwt+timwtJAdsgYz8cbHkigco3E+GN6iC3riQPkQp3
Rjv5yt21tG4Tyqe8R0iYzbdIT/jKLFdfOHc3jduyDVfEb2dIsG1n86hXsVUcEyzI9uE4YBsKU4na
w7Cj/asjZErkVL9htm7fv+i2DJEBlEJNzJDxtNnviZ43t75RLCYkPHO7RJkKXjDrWhS29au26d5f
UAPlFlpLs2fZKnk9pDLBZmfJUUFAuAhwIuJozu9b27ttCoYrK5WJfqEEYBUc9jEbAD9JY9cHv1kk
IOn3vhzci00xA++4uEztfjURKv2FhAVWoUGtG26l2xcsxYgYOXIVp0d8whVEGcXewrbH5KULcfLp
njUw8yNjfwTQLZzZ6LN0FiV2Nkk2pA+7CL+P94NiJilIsRsdY3LX7fQKRZmUbzsputpkFAA6InlZ
VCOQrhMv5nWbHMET+V2JFhgVl0lvv+af3m0Y8HcCxUPumr1DQOY5Qh+OlWnXoTvR+Vm0CEQPgcfY
Icl9HEApooZ9obO8sFOFacFw7k1mDoBcirRlIV6vroI2Hs/NTuGNDxemIwuqzRyUaAgrToew5BDg
1hQW/4d88W4Uyu/k1ImjQBvmWDqg4K1swUAr8liN2u2mieIqJYiZtLCICbbmyW6d9NECNim1nWJA
Ng5MXF3gyrfcDIK2n2JOYfjeb3SIrqVh3If+3injSpmAlEm14IPeOkHXBi78Sa45x6uwrYnYw6FY
X5VBEdxExS/tU9iQG7KZX/wGMi0SP9M7sgBN/WJI9kBJUwRlGPKQO5fNuCkAQmLCWStJGkjhNMXp
dOKexHftxplTHQTcXzeQnA0cxZoNf+osIe/pQVLgPowoDmAJrlg38cuztvjvAyiX5zydI9r8Ypk6
WbcygeHuyFU9iWVNmGoKt3c4VPflW8C2r58znr6G3LbOT0dVhl5tg0x4mTrilpfkxgrfIc6vdB52
s9vYcSgcHxi0jyp9kH/OUomG4YWpxPahI9XRuWC1gSJhP7HuULKuZGKVmOQw2yS7Rqaz26lYysZp
Wr7YWkgDKGNz7ftG1U+NL2fPbhkI5BKKQGmyC9btqsPoyV+Tc/+2CQoWGVDdUG84G/kmZ87IirnE
Bxctt3hQkIAapmjqwwrDSxooFvTatDUbgXRPmp2/+JDTd4IJCH/IPtpNVl3ro7t/J5qVBy2xFMPW
FaQbhQjnvFf0GIN0lUnR7nmAWIwMzdNAq4F1wYHhl9za53WJnWcsnulZjB/decyEKp4ID+gkQWn4
X4nwAyqMI/zSbpGVKDfcuQ37d/IflK9902RjOPuyQVH+cpV7I64IHUITXnIDSmMfTjlTRM/ZAU9s
RGk1IqcXi2UyPWso2Nh0kWjs8JNtEHVea1RpGs/Xi9RzeVhqtHEgDgmjvrmj8eg359fGKr9mJNNn
zJhv0L6K6WbH/qecYF2bxupEpp+/KZkSqoEgW92Bsk/9LXX1JhspEnWPavralALc/NMiMM5FKA/D
SUrg8DSY4eIqLlQNkBDRgmDjDXeVLh4XzRoSuOkm0qpOgn9kNmmNVf0ldlfjsiB4S+Je4fSE2Knq
ep7GE2UUlY1Dd0H6swPki75PFfkTxTl3FNAhweFujmlKP+S8JdGA06mTRctKnPBcIB9odhuzMKAD
Ucx2x3aMmc+Yfgm7x2vB5bMR3J+vZTufNCW5r0s2vm397rbDVYq7hrwMUTuPWNCdIaJzOjiYCEll
5vj3ONItnPjY0SJz7yVA55cFb2PVAObEA2f6Z1WnhwDvBANQLNCBLkqWHvKrffFPoYPXUGSnbC4G
PDTj6YE9hEXMPVu/+NEDQ8KpXuIuyMvSaP9YO1GYVIbBekGmYpj3y6ROChoQ7OHx7G6A3kNOH5+m
EYt5LhugnFcisMg5OWW1lBK0YJoj00QX3dm3yUMVeZE8aEhFkIzb8roaPWXkyIKF4b3Gqv+xEXma
pncHAMLLb6qeOMkcWZK09PBfD3sLZRjGiRdlEo77mKWgBYml/l4HWr1Lut5oGcaNzeHKy2FIX/i3
NwpdCLpT9zYzXxR8U1FcLTg3DwGPKIhsWGtIoOs4ZvuKANSj15HkMK44QuEanyJbhoCxDNXT6epu
MwXeDwW20Ju0SKn9jVyd5+mGn2hDzxUDht81KqtI6ft3QMHeJoedU5qKWQ1wP8qCjm/DCLujUa8l
QhXQ9Y8XMkKOw24XddItq8fEm0yvBG7iD5BeEUco5D0Tzg/b4zC1pj554drVwvyCuMbJhzfk/0AM
Rhjj0krMxz6hqwuNEX0MKn2TlTm+JPhwE3MV/VWE/PAuB02WYM7B1GGt2HVsaBq2mia/9T4L0gKq
/pBkGYOVYT4mwsuCbUJHqamgirjAnoQfg1BEWYRhPmeQrD64+cw+eLk5zgIabRCsYol61sav1Nf8
N8MX+38UU1CGsdlipVsKtlDaJ59vZxRSlEwn7U3LsXZrYwCXdNF1MNyBP74OnSu0SO8/Ee2bluCo
euoKDL9Iz2CUQdkW4JKJ+fZPDpgVF2mPoJtkDoQckYE+o8e+n3QFVBH+ARfB9U4WO2Ypk/TSiqNh
Its123VP//JRPw1PDMtQ1ODQed2aDzoj0Vebkl85pSTDr7BiP3lWKg/Ke5QV14gynMojgwVwc9Wl
+2G/7a8E4vLGh1/aBFWt8fdShs6On9CredWqxvplhZ2KkzaGjMeXl75gU08mUWpruYGV0WjAbtPG
ni8jlk4huuJm8U1JFXCDeREYAFJz0NZHhjjydBNIbvboEPv/GCsdmj+bM0UaaIcA9ta+xb7arFOt
G2BX6D1xuN2kwnxaoISSwc89XVpGx46mH7e24FkTgHUbPfR+i6FbLrVqwlW7GMB0l/oprxsrACbj
WuOp6yDJJHlyt6LA3WXDySGSjBn6nl4Vq6QbjAFPWrV3Mjneg7iPa+FOaNHHhhjvvzZ8Dd/fy+g6
fQ19EEfhXOCScH90JwEDplbOQ9KT18filp6l3N8rPb16jJ1EIeQcGRid0xG7/yGbkleSMgI964Nz
nkjwidsW0W+5NRdasL6x5eSzNZUMJJn6uL5HZt+hqfjhuQLjiyzVykY8f3Fgg5Mc0s6yd8X1wTjr
Zug+rCIFbaC+w5feOzQ3TlUPBV0kFNe7ivnzxpJrVnWEQNi/k+dNFQLYSksrk1a2BNLlXCjOFzNP
oS/tzXQ4Bvhw5rDzOiGS2GdEShGQQsIGaM6ul5niQdqIdibcuLzT9xLW5xlG/Mhfh+keBaItcy92
lG5Omx80saF+mTeLQkXPmjwKRaCMGcPK4QHKIp2pp9h7gV9Y1Oyac2gREIMuNWqurcXs+cFqtm10
Xq/3OluIomLHQJFiLlMlCYo0dE8mOoX7oF+Ff+tEbKvtrj0JppOl8FpzvvvCknQHH0hZwSSOsJVg
3aDH20qtXJOX63HgChH4eD5KOcY5d59SuCyZZDep1xYOC/iyimyyvcL4lJaHlMnHDoMnNqvwu0xb
SD8FLepDY7VF85ShXdEXcv8xk89UH0FXN/m6ON8Girv7rw4FxL0PfxkIHLq8o0yTKi4vwgvlsxQk
Nem1rWSlqzTQDZ5OT7w0lFM3QCY9yboee/Yp5jqo6cu9OJ6rqhbYcqrHBwZqSwTrrAu7l3mCrYFB
CrfYz3ANBv2zSAbcawn7y3EIHG7cyf72lRh9jESoviCTjIdjpMrqy7mY9z3Zb3qD38EEejTdQCXV
z0Sk02Bs1a/Z52O8GgBWwGsJakivR7GpF5GFGBZvdpTBRnjBZQqsiYJHK/jKUyt2q9rMA+5UJbcy
EfQQBd4zVNw8fvnPWkAjTWx4nP18gv9XfKRXZmWb+BAhiJmB42IeTpqHkKaO+yy3rnYKfJg1ESx8
cQJ+VzvLYclPKH+DRGLlJJIwfzfpZTdAQhdVNTRYNFp0NJ/nPDLtdX6yz/Fcn7VuF6ySgIAhxYv8
YNnCe7ARvFjLMp2n6tQYstqCy05v/ELzH6pX10w8D8qF/ZcKfmvOh/IVXhtHnQq4gFzIMmTVOR9g
HzL3u47B2XI5eVsv6rTCs+D/IKB+TN8Dy5qLLPo6vJFyeFCdgkvl2KlnRuF1F6qsCzSI+Egu26ma
Mf2juvID50OfRekoKGuweMegg+Suajcz0DREzuNUUpkx81hr0JrIYiTOl21ywmezJlYxNQHCWJqf
Q7ox1EPC59rmQRp2ck6X9hizbA+4+ryQemOUL5gXLSWRiNkz+oQvJOQsy1CKp4+0juQFdPRiwmVT
nVLZr6kG65sw7lYB4RhuHEcJX/lfL5ixFCJoDyu3bN3riUE6Qauym1FbK0IofTCAIlxXgGkJcE8J
sEH3zFqjKi/yuKEkqXKkl6Ux2H1kw990j31uZS5HCFDzp2FAE9vRg1bddjkZ7Ji3bmInfm95AqED
wwpzonng7NHpI3mahEN5+MxouPfO12DURPvLFfWosiK/XnoGTpeyVf7jFqzrc6yZ1b1wDndDGfEd
bj5q1rXMkvojWDJ29h0Df0/gjdcotMzSLsUe0oHaDA2Hn6rnwxk/qAqkfSc1dXTp34OF4DWLpX60
8ZkK7GZ0avn+h0ZexfG/+DeYInLX7pEyJiXqc91TABWwvf+HMUVhos9HdeRwHrQzSjETQLla1wEi
yCLM1/rPkHb1ZXH99rOV8FKkiqNkFToy/RfkQvZZC/taRVxIAqlwNAHhiFN/JzeZZnHTKZhFG3jz
jireAL2c7V0HGkCDS9kqfbH2MuAqK8KNxg0bl+/R7XL/WOSKFq2mNEzo6vtD4gxCAAENbp0zc8xo
sotVkNLi3BR61NqowYFRCYAHUqEDMmo0XpSrqGMV1IkP+p15lN6W7FsgGbJFZYNAgd4bJpVu0fX0
IQv1Tzy0DPiWZ0iVWbj2wGRPnuGSnIWrpf6JKmoU9gLDgHhojUjhlx8Ze10A1qS8wZJ8Lvzmc9Jg
IyeFf4z2pRb8Vq+elHqwbgSJbIOY/374E3IVaAOqY9Gjj9QNItnCQW0ul5swPMaGinPBjVQPm8s4
gjea0GYr/RaLEmu3D1OwSVK/7+cTLlMBDJGzE+OBzb7hjYgIb/fQWtIZWvbU5SeiJZF5A7fivFI2
prQCD+BooG5+4GpDPyH8SX0PYeGhy0ooYNVF58eBru+nYYxNEpVxEZD2lrSf7iwB4SVVJfUlnCyx
h3JU/aX9pRYZwCEs2HS7YhUbULeExX5klxWRZMJwlTWb7pBArr99/FiuLAHe0N7RbwsIcDF4xZY3
WwfqHM7wYz/qBgmCB7eAf5Lml/6Ui4kf4LBgBamdk1GgiuArzR6gRE4JTs3kPU3i4oesW4QQuQlG
bhs+wZQExLw/R8T/UJKIUo2a6hplhuLDgcVwhQjz0FEr46MMr95IA5aDemeid0jJfVwR610rP98V
lZAGymIEZBC74Ep927S1TEw9THfffSsc5Yehgf+z0eqxcGuSDAx5u5jMwupWJp8uEWBX4zL/H8vC
z3gV18rKFa16areq5UpVNNlolWqcO7jKMcdPhGECJbY6Are78YJb5wplCuFesEztTQSpdvMSmjY8
CkmZlO+tkaUjfT1uC7kzANb/8rHMD4LcD7lYY6oZ56gZabEE+fNSd9c6ml9PApAfNX9WCEjX79Yi
r6DxJwplMBdqhIsKJKyBQAvTG5/WaeJm0wreGurvv5jo4A3ahYQekY11TykRfE/phqwT9FHRzA++
2Ex6Gl0kxpAlcSY8N7ZDX3DAkGuUX/DqgiHRRE+KT1s45DlXNihMgAmI3vXLogX/TPR2whRGXJfS
a9me0fm8b7Az6cEXYHYKWItaaYcwAgu06a4N+4h3qOl2B8rgV0T/EUeZKW8laWyyM25SHp5yMfF6
+ZruIdqbA4TKf+Fux3y6aYHI7P0Yu3XAAIAeBtP3qjxAlbNtiRD+PZbOyUpEY1bLKQFSvkKJE9eJ
hpbWGx/A9cerl+iCfdo6qj4oGSP5YZcEsEtPpRrMee20Hz70ys5S8cAtCmCMBvSCzNmgKxXPi/NZ
D3iYrDtI80sFlh75upmXBHvAC8tg8KyC7JHrGrl5b0r6iibyFa8Z9v6KWhzk9LgHny+dfi4yLZbh
CqOHXu0NChZHhtkGs47A5cJN2bL8SqqbUqvUx8HrUkQNOBlkNP5oPT0pDDxAgl8RnVnjhw/8a1vi
5nbFc3imBcLIcV5G9lmgy/teFynWRdhIzO32G5KpIPmpGLAMMCk9u2/IqqnQorcOz28F7EDJOLxM
Pe3/SWEKXSO5nTxu8niSIcF1WQh6oOPVRtQooLqu0c+osSj9roPSNW2mwWm+xEILk+B70DTpE2Kg
bcQh9AAVD9y270BOlHvdRDUK46GdsH44RBM/Bom+/sH6+JVccnV8XvTw2IqVrkFLsNTeuiOGym5H
2dWCXx9LFVeAFr33ac6RycaujjIHXuwpSVVn94mAHN2F0B2ylS2HB1VNA+vPwFhfhLf+LGnsPGa+
0b7/tpJOwZNon0hUN96qdJ3fsOQuJo7x8VEmZ89+VyLBpF8FXsoEvEjJnxklsxAC6KdmmvNOOQ0H
gQwJj/SND6xJgt9STZAG7SWZ2nUeKNChtX3TihzvvQrQ3OfaC1rJhNul5aL20osGQMQ/MFnDVHON
RREdnUJiXWvWzbLDMzYdx36YsDZ86MnrXmhGo7Oae7TfSP9fAB2hVUUw2nHAuGto3fmJKapZB4pI
qnYE98Rw82qi3muqijlFU0Q9Cii//MnHPRF8dnGkGLWs2cuK9nyQcUzWoYRu4l6lis8f/sFn9+KM
UFjtZSaVHCg13n7SnwKc3dg3R6A1yDcmkRjNLgO9QIrjf7j4ukeSMctnX4QApuZITLsjYIeXk46F
Y5/y+R8tGMtGvQLSBdfLYLHFKK4EueWaZZmE4BkQjZm0qn7gTEURVYzQlCue2vZ3AL/pykL7Ah04
+XYFqeQlBaS+qwhG0gEY6QlcsvJC/puELUiHwtDmduiDLN+PWSfTGWcst9H8FbftsBSoVeiwyjsM
WGnwNWntsZSzEcV+C3k9PkHh/Y2C1aEeoTs1n9vNW06WU3Z+QKczs9aJm6TkoHVgeoJCLFwa1D0U
WqNjJqUrCAj+eDYLB1XqjpUrzUZ6xvar+IQqqlBjbXCWPz8SS0tWfAj5uJOXK2EYAW7P8rGQwq2P
+McjFfSF022zI859KUqUSDTbHDI6FWSCXSBkHOeOSS4tw0N4zS1kfAXzAWbIk/AAhZUOkPr/TjSc
R4cJ13GlKfZMj7RpHI7vHBIrb+ZIdLJaxlq/kJ3ajbDnn1MW9onxQEUDypEihCiU9bUTV0BL9fZI
GQTTyd6Uq+2Oy96HTK1oD8sGInZ1hZWZKpnS+/o6+coSzVhO5Lm1R0zoJNpcS3SyaTtHRGPVnP2J
bLM+aPumYeJeqlKljs1rlWuWWMaOZPGDDTMp55Gt7Iz/LwZsh/pFkZKMgMIsn9S//0mGHgHuBmKI
FgDr5vOFSnt5+rpt7c+eAYPsVKtBJXarPwKmxcqZRsndbsVxjzMluWjjmNFiNtAD+YAyBIBSMVvF
pKMH4X7VNgZ8gm64Fkr8nl55rIdTT+L9tBrfaNa2aamNjeTyaqKZE4L8ge5GUaQgIV5VeEB/82B/
Vd+DyWAwBY5J6I11sve6xbTCXXzx0ab7wqJuBzhxpMRrTWvuojt1tEa88NbzLbh77bTU5z5scEK+
SjDQ6ZsSuFBZPmRBd+PxyICzwOm6Bcwl1/77SRftV3wIMt8TIt+fi609m8/h2xTvwEQTssVyOhly
V/kzKpv/SZ79BrNWT8x+3v+gfXHzZkqmHDMuQtbMiq9/x5fJYaIUhXFQx11JT0oGRWfIDPSNXxPs
h0xoPLWvIyh4Ey2VCps36Gy1oBLF14yVqGJEqCPTZYo61+seOdxQJGW8pgwIAH13gfPH0FCbT8KB
XLhdi9y2LunQnc2SpZX/VI0vFW4M0V3p7CcFNoe/zSkHcC987a4kNuqWwII3/lSHbKe3w5tvN8Py
tc8AhcmHfcx49c3I8DOIYbYbj9DMWA2mIPKXhsLkJQ41sCg8HUAAvKDs6SSJFCpgibvlF9g8P/kb
3o3BbMEVbBjiiR2RnO8bEEoCUXJu8SWIvxdNqW66e3spKPEcXikwhE6vktcQWvfie4TvYQKteT1W
SB9PeazLh1+VxaCB6G5R1XHbrLqcg0kzpN0yRM4W8S47ZeKvCbgAbpt38JWflFY0RFWcqr9KnqYv
ebTw9GaDX788DFfjGY8QR0/nPDG/9sNuMc+GH7rrrkxjBSbEiGqLe2csUSFdx3+NC6+JvRKWdY9W
sioSRaG48YjcgteDiMydEGaw2AKAmRYxOR4mNwYGRQr59islIWfkNAa1TnsYOYJ4mq70DkpuHfCy
NCiM9tSo70/czKsity88RHir53PtG+8tE6UtpqFlbZlbeL8e8DnGPA0u0oJ7rjxNyxA41iVHAyoy
qff8gfjRte74ElioxrqOHa4zGwQXzmK6/O+S3dtEdip3p+hqWDE3gPyQHx0V7oUfFAoP6iTirwF+
QzSQYxlPBs+XMsvFoAE/ZBf52riCA6Ehn5uNssazZOHzRBdBb1BLL6KLgzIegFvHFgcVRsM9rIuF
l/dWG2zoq/azzX6/NyjGEsmvb9Koh0Nz7VwzW4YGzjeDXPG+tZ19rdyS3nmpbDmHVfHspf5Z7PUR
fBcCC0JDjqCyOTb8+PVr4BI5KQ1eSZlMYb62UYAJIesA2oQTKGoj1D/IkZFrdlqgHxK5osy168fa
LJOTzLI/DvaVtwWd8xI7WhbNVtBvnsqHrujShrw5ig6laOVPhifEXrXgLa+HsNZzg8vAAq714QvR
tH+6Y1zgA8XSorCQoHPUOLhWM/o5CfuIsyxskDnw4V1dW9sHXGs8Iz4BQMayfFCPDoXPMmS9OrbV
LPaVh8oiIyaP+Njrcca1esgLdQqi8uJBRxAGIbBZg8TRbQRmIf42WXZSd07YmIZEh5kC65/Piqza
fpfo0bWPuW3S71enPTdfOMUGHWqFu8l6SX+Wt++zTDOoNFaN3tixYQjtScHE/uwc91Y/2DUS9weW
qnR8m+7DrOxmh+Swi0rNdelQUW4oXtlapDoCmudUZM5gnfnUpf1DTTvoaO/QpznQMrgl8vHJqUiv
qdwAb6SAI9CRZRAh1/Nr7KVSyvRtfi3CvY6wVn4bNLrebgRwj29kR1kukc8w9Oue3RRftwc2hML7
Bt5Eu+Y8Y5m4D7czSiBCJr514RtLU1tpMouly6OPRoXw+xH0FlJxTALkFntC/aAXHNOx7gb87t07
CSJn4Wh+eEXgb3w3cFyiwyCXA1RqZEO7AnEzppqyORuzW+b74nIiIV+1FZv7boM1szyeiy7+pKB3
H3JQb2vCA57db2+FAhaceE74v6TLTFtJROfFDDDHm1fTzDByEbBCWKRJuB/m5y/iOavMvP6OoXGy
F+0fhzFarOE9MxsWLXR0bVCJ9LZ9bIQlPI4u1rXpLJ75/D5aBg6zUjeFt/5HkxUm9mH+Ydy8jxZG
BElK+UW6d7BG6mu4vbMdU9LgE4WYpXqSScusRLcPCpr7AB4BXxuNzVWSWnkOqpS2Nef9tXj9wORR
d9GSFZW79f1gVwMyy2+Spozd/H68McUi2CbUT4aLperptSMxK6Al8GOjIMFLY0e6yRfMScqGYilb
QDSHsMDrN16BTg+SwYWPnX/dlnctKmctLow5PTtobn2xlnmZmMs/aSbUoN/CGfh1r0DlUgdxXjT4
23XEDsqdJUnG3zMqSLBALl96j955usuSA3VOIyo85hAphSNTqpbf+xTUi+kSh2jltgLANjZuv603
T8rNupY0HBpOemSTJCHo2twuaD3Ee13eFukPwd7hho3jbGs8omiTxLri4gAWZ5kMXzVK4hyNEGBA
VX6sA9fcUMgQvJy3bYBBHXzvHgKxa0VCbmnn2IoF5mvz4vhsrRzbJwThWqd+oYuqEyh9eEWZAj17
siXddaMWm0lbPjt/0UwPLXvlnDGllk5HdunRd/bcIsDpJPQaABLm0XMQNfWnDHhFcrD8U+4vKycN
JiMe5b0gKXSmcAH5EYkk0sjCIRq+lWdWOVYA94pSSN1zg2t979pcFOo2nn/U1+qSDQnvKDZPjvrN
3D548W2DLuq3JId9KuAcQBOXnJpbvfSGc0Br/d9rxfqawrjGFD+fNU7gHjI2k4nd+BaqD+/DYCXH
Kl0LO5QWJFqV10IH1z8wb9GachkPFqLMKrXXZVy2Hvqv/rwz2kebqJtnAobjkmoRcErinbB2q14W
eGOakkeiV4YuSOOei00nZsZWVTbiUWbLX95TxWHaNE9m86Fw7pns+kgeatvKhIQqy0oZYktYAq1W
Dl5+znuDLj7FboUWbesXYuv2mtYBflwcnSjDVcs1reNnfwi4CXojYMPRpsDIzwwm0qi1LwQPcOaT
c02YkXxHT7DxaXfYygvpJT+7Liirka3ko0Gme7d0p52qUCMrwUMlVF+JR8MuzNBvBXfsI4+SMtJl
bPJEISnixtLjBHUsUMOJnXyViSQBh4FcnoB/T36UlxqUQdVN2vKzZ8jr2Cg84/A9ZTpUe4YK948p
1/Ixe1Fkdj9Aa0MiuNq6hgvNF2msLDVUo0o28Ai3rBZQMk8ZsvdL6CiEDMs9FeJs3qOzO8Drn0ct
DZzUVH/y4MQrtfrSlM+G1nnKqCBLjw2PoWREV+9RCpftVIx6gNAuO0QcRqwVX9WDhxCQ1BEuol1a
DQw6VdZ/MK2I8SmMA1ptvk0eFNsN1Bj+dPneML/BrrmcnvT6Xm7LX8gdfJLsy6/THX9urFi1wclN
txC1FHxuIqKWLcdueYfJWLD4Ty4QSa5aGLF9N7DtA3PlwNwbAde33cKMnGn/25u/CVaAqjA05LC1
8wGxRoF/5YPdXaYEcO5HH11mvXk9bIleCg22jGBeMZwqxuQ612D5w/GT0xMM9RAIirkp9U13D4Rr
weYfeRtBmcqlEBs1uo8aHY0BRQSzT+ut+Bh7QjfpXY7sNQRaroSp4J3zroyGutFOBBJ+O3ZZmSIV
unIivIYMOOnE4SVgsQOaTZlZYthqbAjAU9Zq8LNpIsR8CMdvRP34lpxTZLnNBGi14fiK9EXGovsa
jJzatAvYLr+ls/WFEXzu1wB0RKyj9oEDcP+JTqs9KwVJeI0UJhnTip/FrnKUhkSr5XCdA1a35Cbf
JOMziEY6Yy6YRK+Zdqe/gtCVo6JjyYmOuYjY3b5HTYXiJPkS2ecBVyJVk2U921e5dSJiJzToiYmW
QhwHpV7Ybh1xxz6dtAjWgnl17V9C1w//2ZGuG6zttBwIML1/sxFxxxI1TQ0ZBNJBOC+wnRb0jyU6
A9TQ27j2DLzZKu1jyi6SLolteg4dXfzzjW5l3SrYsc7st7FkHRRmwuK+0Di1LP0GIpVHUJb1NJ60
XM+zloHxNHg4vbh5iXRqYHTDgvNTw6I+qPLF1jTi2Mdigqu7X848+xTj/QH/7x3E4H4zH9rMwcco
2Vh08OM0N4mRi66Fnk8xP6GahyrNgnV7qIt5kBIr8njWumtS+Pu4/10PTlo6w07EUF3FpyDOKHJb
JOliG4AwkaEXfhZiLNI0Z//bR/fMU0YI8nFMTUUKL792hAuwxYi/a3orBcqvMrDk8+Gr471t144h
nOMJ4IAiCfYpNVdwRUJlzQOqopQBY35frMgyDyzqNI5xOl01nvHs0Peo8M+k0kO/F0tM+oiUMT5J
2jXDhrRCqwclDua4NPviP3R0jFC3BodtFb6LlrND/QHbiLFv5lEVTtGQF8/eptsyioYP8+i77LuJ
BaTtJAlUjxDcYBUtzc7XtlTdvwVG366eXyaJJ7J/NaSZvKWgmQZm4J8CR705Egu57tuY/hZbehTy
uDwBuA45wHq0cWYFBjPFIVSE23Cs8mAVSfQwsyrDH4ZMAhW47czng6ob5YihMYEFOXS3v3A29Geo
jxzbGznWMWF++xM8QO+bbywdeC+9RHXIfKGmlYtKo+Kag10Azd+rJSXz9H5INXREeWVmJlspkPWj
vdUhV7fi9SET6/W9vVOJk02CAVKxF5VIWcZCLgcycPH+pDahAucsrZFSQZN0b4IiJteJ1DJAAbju
MBozQ2Sf1TCDN3UrJbgfutWXf9kXG8sHtBwz512lpwB/x5kKO7q9ddSqAPHYYSPb8z4J0lARrlxD
YG4aEV9y8qXMFuqXz0kkZWcJkRXzAPWSvlPH0McmaH0GPO8grvyOeLAtUOKylah6+bZBugF3zZnx
MUsjeiUfi2roGtbs97PDt3LksguxmgrSzqpclMcgy5UC7ym3hWE8k8xFB0qeBP12rH9NbNJk5deU
IVJXuvcLkt6Vh9+V2e69jWzwMHW5S7ildIRoNHLmCnNEMRyGlYuiw5FVGbANddP/BYLdq4Vo3Jhw
h8S/N9i8mwIux5M3KJmO999x0CMGVx58Uew8pbZpq5e1n205+XZ3vJtBdVNMuE9kKozqIJULhmQT
Eu6wYjxYzzFhft6v3xkr5ysrns5aj6XZz2UkxwfpCLqy/RH9uL9q9tEmF+Jdzj8ZqGVqMXd/RGrL
Ofbh+s/76fwnJzDYrSgq4mKX1sqHmwuUoI9mywaZp+GtueMHiFaQgLNL0QjcS8BaWJyts4FAfHSy
UC2zbmN5+aqwPrc14L7Irl6V2zYDkH8r1hhBgcfI1LkNaM3NXE3G24cSVQHHNNWR5vUkQ3QuLcqW
onWSc1Zekkn7ZXIrh918RkiowMcv6nYhSqnNDdzNgGsnl23MTz9slGFApX5dbXzzPwMP0wdqj9II
vZDOh4yaXCqPgiVRT1qqJtSNXoqzP1v1G2LksDQLkmWjhsADEjXPvvR6qjF8IhPZP8MnHSgiWDRk
iwGFAE6pPeP08h6Y0BrB18AAP2yJT06/2eWElrYlNaSWlVoKwsDEiL3Cisi2QRfc3F0ShM3yRj9W
f7l44gR0QqO4eoo0qUzLLa2uSmswfPvig/q9KcwSeQA98XDz2PtCpCN7vjz7OkVseMpoF59jmp/m
qPjZW4fGCd9u9Vq6rN3aQuEz5hSd+6iOiXyDmpzHgbrBtTkBG1UaMohndtrUTHLzMTjhXQX6yXs2
GmR8J+dOpWP7A15p3bJoX3a03FMvqJoYQASLV7xEIZ9imYa7hxI/yN3eQktNCxsoLDIuBsD95Ey2
1V8kVG5tjMaa+0o4Q+2Bz65ZBuTWko+lcSugRfbaIl5LGmEzIPxreFzPhG0tqhY9ZHIteDh1uMkS
knppgA5ptywk1hHO/p5QpOhMgF8nxxDR98dzDYShWk8DbSIG/klC4piT7rZydXssvc3aWlkn9DaP
cbkS3s49Vi1ffsLAg7OCqxETs1gCo5upV3valumnNacX3gnjCicfXof4LxRgskUuJerbeEy1OA3j
zckHDDusaq3yWKwtAOvrigYMuTs/Cp99MGkPB0bHH/07MbqFj7ipo0L0mE74ljKI8xrU6A1VCzFF
LypXwKr3UbbyrM8xq/iUnQTFxE4EsYuAY+T/PfigcWt+id0J+cj0j6hmeyeT8FJ89NxTSEvs7sCz
sa0th/xIUltc8bNsd9BKkOlgv8Eh7RyBfhYZycjWxD3e7Ph7XVkprnXjqFCG9n9L+3xqinPCseCv
t0TCkWbfyvLkSHZMlw8zFeyK8ztV3qTaiCzWLUnEqjQy8ZxDYpe+apl/ib3oToeB9Qk+1Ci7lRm0
rB3Sa7yi/mu84IUMQ7VyR8JKLpKLo7vdnUlmXMjCMK2310rwBQr4DQhpg9Wdz/xBLV04qNJUwYXh
DNMz/Oly9pTibLep95IVGfYW/47DCLCoSX6eNXbSM/+B+y7m7g5/WwuSHTDlAXHUbrqJeCtMzZR0
DC9iN70UKUinkSIZvkBBKuwa10IXQ1IcLMQuxxa2IUTpvjwFi/NJO2a66NzuWp+DU75VXxuP7yU2
p0diWvnrGDEqVZIc9vQ87taQXUc0PeXb/qsIOjC+KyarDIEeop36BaKv9R3jZ0fbYSHyBp0I8WZI
vK73lIXTZWRnktoOsOo23fHIf8c8/mrdWJ6aL/KOeDLrRg7dYXo232xOf13wwtcJ7jEJFE+w2fVp
0e6vIKrHROuF15rWxxTzd+v0G7lOVMbDKreV4XMS7q/pbp/73I1GDfm7a9CeM1XGP2CHsNDc8gye
E8kNCrGHC9+X72nljJAOVFxozbyMdy0REJdfqcOzk7e+GR0rllHB3NHEddM5JOdNiHrAtdGmVMrZ
+uCn9RpbNYt7duRkm7LnYpJ72R3NZZOIHNfocmDesefp5JL3nCwJuIubAxbrQKF+09W1WQY1ejct
DFk7G/7YPMaS1RiDpsVgNco+g6qs/LGtEoclIS2Qdfv++iL3SZWb0HDB+2LTwkZWiUK0mOwJ6qTy
8DntnGasailcrMIb0xHXzK52uZjd4Tps4zjtTuZSBDl23ZlTo2LgZwHjSVQfBWIXc1oSzV9tfhiZ
pQq92HL37wRT9hfHEti97yV4NY3Cx9QV6lWpSKi8fZJ5f0BHDmH65YxrlKpqeCP6+9DMBvQMjcFK
Ls17rMnvY2Hz7TWEmNxYt3beRIVTn6J/Bvft/O2xBM3JTmskGNONR/Qn9tbzytzM5AihHJVahsGm
skaIHklZLiJA+pWZj/x74y+NMzG0zAWhuo1V9bTjAHa+QLOKEOhuecX6NUz+5GRqQq5RmcffiXXQ
mjNCyjBij4jgSi373XCEiU1XhZFuNURS/Lv0BLBJ0Vt2CHRJV+1wFf+GRaYA0KhuC71J3OE5oY/I
MiDoimvXhp2Y1WmeSP2ThMfeVEbRoeMRP0H4JR1XL5+KpJe3jY80MhwFLG2adCEI6jVf7ZU9d5A6
YtijSqJBbGlpRojIYVIUT8MWEQTcbYwtC67IYZJshULpaLuci/jjZnTTNAUHXKd26I3P+/YJCp41
6p+Xbl0E0m46XAAAQ9jf5l5ANWpxe6PPsq9iQg9gEk9vcJKXB+xO7JAy8UfiKdsSIKpY/ihf4/M6
fGnGvn5Ir/YIbGqCzfuk8NQT/ytVdOL7ygA0FAz/NuGP1nQ3sd9qB9huLuW/aWRLolNy9hwYMFb7
rOtHAq5WHTDzVopUTG2FFE/FVVGEu9sRPCNmqxY+QcivpO14DgFv7ba5xIonGRG4SsAUfgvHv06B
Li48TTzCKi5fntFVwfyhMpppcRjle2xYxbnp3DgnmNRY+2Md73ZSHbuDe0N7QZhXuqMfYXphGl9i
WCIQr7dEnsyTmJZHLe5+nKlAUfsDBcHKUeyk790eLgoTjSPQwN9z5D7672YgvpIubL2DylBPFWM3
nOyYV+EkALo0Sa+iKuMCyTcLHbhsxwWeSAN0yCppHte5psBDksZ3L+Fe7z7AKXtYqX8Hy3xsB3hi
AhUj5p4OJnj1egnNyrzF6SS9zQ/aJWxLkOtbcVtBokJMz1hdctGY1kcDYcK2hRrmDLLf71zt7Jqi
ZEGKzru9UVt1jUSj54BOsle/pTpIUDhFbFQ8whZdesCv6el4Zm1nLQ9tJy5R/h/G3dsVHmDqIr3n
wYCgcQopY1Xg9p8I+xYBSdCm+9r4Li4urQivLmH4QgqHioAFZEqI3cCUtUxU7fj2JR+ssjIbM5aM
aGShy+/mV9gpwr3bJUsCqyV17yLCTwEDb1l31a/Zgq3qYuW1z+xv8qOHJIhQlSme8Q0zV8W5xj2N
A4ZrftJ566NXDfGU55i7xRHzHmKreXWtJyBYDZHG5R1tvEozngtQZFeq8Mgx+Usw07ETLrUDRUxc
tqQWlQKNDGts7KleD0OvKwYDJsKcwtTMpzf+jZfKxL3y4dDQLH86I+RFF68JNI/m+aq9b130YxLs
Dc0qpidZCr1B/DwUYMiGzUcBHpQZbCSzvWgIOKmG/jDOUM5y8gztbBBd3HrV3W1AU3ssiimtyw5z
UduRocKlmhTfggDQaKUdnueARmUqgnLA8cQn+b1RFnLLfOt4Z83kI0KShMeXJ3TSwuy0xQFJFVH4
o37kM8d6PuQ7PP74M4QQMXE85uC3XJZAUcwQVqfOvvCdtGVRkkadDd+nQHdMn7eCpZ7im5JZq2Uv
SYp1BulZLLFPu8TCin/fBn8IjXjB9sMO2k3vTx4tfslYRmRm4RWCbymdu383zuUg+x81FCuHFGBr
ZPkKM4i0R5CKbOYkyMeSr3YzxQDJpodJseBemTEsbCM12QEbR1QNpQHSRWfB6T7TLaETrwSKMJ/k
W0xEHMtE8pgGElxRdTfLwO6+g6GnrTpgM6EI4+89pdr1MKUxR+ue/lzKxjYDsA9uJ1P9fIzONp7H
7z3m4wa+WgPM9SrcZV7w7uLOrWzK8eoxtggUT53HUxu7R63631hoc/dKXO4vheqGgosdp4xplcj0
LeJdedoOovoxOWEO0bbJAcrwpDiYeFm3GsRdqnxnbF2nKlhUAiFnEsEoLI7mTrJUZqxUur3bJfmg
Bz60cqQzSVCKwZo5i9gka2UdIbJy4Mgp39NklgX7e81r/fKxthIDzc7FjJpIoLgFTkJLrrtgjdG+
yxGEXvrGhriDvYZSwaXMhvw32f7DVXevLYzl1KpsCDrh9c6DRcj7qF4LAb1E8bWts1SWEn7jqfBb
z0TacpZLBcu9wUw5hgd+ooaYzo0wy9fMljItU4SarAUu7rKp1mi0RNMxG4PylyHbhjGyAbmAkbIP
mWfivvHfOCtFnI73Tkjdq0yOajJHXwmFSIeuq+233U+CiRNin1d1z90f1Rijt+dTvkcEnH/1XMKf
fNV2dihG2nipqRWQzd1Gm19x/pcaKQDOt+Ead+VLBOgqzszFSsk+SwzX+U8MonD/TcbWAiOuLfBD
tNey+tE9QubvS4gD9Qw/TBwjdFC0JDURI3D/tHw0wtpZjCT3VNUPKaHe6dMZwfNuQfUnisAB2KD4
MDgoReWWg8DEQVz5bRPFmSiS+c2qHlC0hMENf6Gj2SvkN1HTifHjIp/F65kmhF2ZsK5khoarQvQ0
2Nn1qB/V8GHWAv1lNhZIRDqmhxxXFBubWaCaO4JsHmLPda7m0rcKdFcmwqjPZIB7sgNNjbbnbFzz
6ZcIqBdiwBz1q1Peli5qDYdiqNDzHdFwnZ/6DCVbR93cEDKBg6/nKvTGY7smmFCs8oo8bG+ZApsw
dYy8vzQyD/qhja4kiZZmAN+UTQTOYMZJp0MEdytup8GP4V1ABrFtkfxjKG9TGOgwL5GmwYS0uV5T
WmQO/wcJxqZTTLtp03ZDf6IoFXfXNOrnXxzE6XGe2BbZIn8A64dReEx1kWE4k0UleqShomA8t+g2
lH6SdoB7x42L0xpSUiZmwvfzom3ozuuNvqmb+zO/OgPjuC3r9UzPB9b38OYRy2LLAIXkN9Y5FWGL
sRIclbzG/P1eA7cHtc1+pcLoP4BdYCHooFvIMjuVym3E3t7GepQ89/axrpnTDVM+0yNCytjPf7ze
Xv7C+xmsYwjPXhpXO7LS091pHd8Ll4iMS7M50elyb2yRxcO9zPTHjCbaypozD0DAud9Z+CTT+yn/
nN7DJpnTZpJZDhhJ9r6sbI/x81QSezzyI7WyLZGTsniPT+po9ifHLYUSO0to5eLDg5yWJkZrjSme
VULrnhWsf9Jf4ycE66Ab1RAm5Epw97LX+DDVQsKT31p5U8hIp1fzQ6XYAO7JCu0FWxHWFlb5oiwk
cov/LAno+MEjeLAzauZO1iKpKG4m85MgL1szqmr4Qi2lHs7IoaodqgFCGtswjXqjOdsAC29CgQlu
M9FODXaFZ/reVnJGULf6SA1onrfeczsZ/AB7QMjBNCjcRrNC9a1jscP3Qh9EWJA+xD9v0s9z8NLz
aujm+0YIoBXG5UiCKNRN8tgR04lOJwlEL9VsBbQ10wAlq5KF0LaXq43TLinhyGvI7eBcKuGZAbX+
70MT4JDlEA8mBNg//41WiIVIUo0cQhw/lawohFnVojQRzjMNHE2vQmCcLGjtLTggfbdTHCK5TlVg
7zplX+wvL1Uw8EEZKHqi4hngYq0dmTDMgbk7atD5K6lLnYGN1Cjgh7o7kQ6hznCPiIw5RHTwrXGt
ud70Cys+xXePuUdm3otfj1HwpeE7Nwcq4+Zq+jtR/rtiKe3LYfR/P/vmosPtyZZTP6liiaiHwVZo
JvzJpM8k/t/4mypIwwD984wzPmNDrj28gAfF9qUdbwNZsVEw+A2tlIrzOQZwIl8tGpNE4NTKMmlj
SgxQeO4UEzMJGmxY34cQLWAskJCUZwNKyECxG3twpcotBggOBh4+9H/9B6J23wFh8EjG/zMVq491
z1Hj3zZFq6H/DEnOyw/gMisM5whY7pMeYJDPuBlOtQshBrD4E3ZHW7Y9c89GAnB2no4PtunlBX7G
+dhEbCyyAySQSTvw8VYInp2lTwR1YxIwpE31MsMwmypxp9OmjsyyGJ7WTm1d4ncqbmlVXSLa+K22
n58EHK4+zyvlW7/ciiIYJb81Ry9gZXw4G02PhW4Zj76IdQ6wpUYvaLENWX+3TcchwiQ3oExUW3m6
eLSfr9L8cyHiUWEH/vmcW67kpShLZVU7cGj0lfKsJ4X306STSvQfSLuZtnfUtsOrzRVKzUPhv/Tc
L2Z1+1DZkBqxcAYvJqEgnNBIda9XXODgDiWKuwswtQtzTblGnAKgoJlquNQaj9L7h+dWIhkci/fh
bBtpB8ULRy2RsoBnpxLsvoIpUdcqWtYAewYMRM5k50XwptmUGtGwZkfFRQadrLGSlQogzZBK6ak2
Xf3f0N6SNbkNGWY+rUgr/vkYy/i8eOpIDG/l4MEolYBxTVFMLGt7qw+ASgf3WmbHzbxUFFsaZEGk
aJT0SzTwtrn+penaCYrK7dx2+ZVMr/esDh4w3xvfhjyvyQ6uXhwf6CtfcpLQTmSRW7o9x75N0QzB
wXfxDqnqz+CE6mWMj1OFrZKNd+avG8IqOHIGtYdio0u5qZ4jRAn0OhcxHT8FnNw5lfzaEZI650dG
e4oabCor1AHHZqdk66d47esFOzpPSoq31QcZX/OrcvUIq8GGhRHvtDo0rpc5If6MUIp+YrbCjX7J
oS8TxfdNhDtPunPj7ge1khDGHUkMUpDtFPRXawksxh+rHn5b5iYY7HMU1diGJfFI/VKBnf7xGxF6
32D3Jj+8GrNNNwcGeeU2r1YzxNX2+f8FdbPEnAHiRhkQlN9db/vQ3c6CBFerDA2if9dapXcvgyJE
tGsF0tI1CfRQjzCxd6wmSBKiBr/+bOeU4gjAACNT7oIjGS/mYC79P6Cl5HnNF/Qxq0+hhY/zl2Ew
xk+Qh5tKttoWekv0ExzZDW0rWBhsoreb+GErJ/Fyi9GcgvB7b2KYQyvqkDfUveKPLTDzBPBCZsQL
p9uXAHMDb+BNV7l9+mlO2Wjgzsjp6UdjPlzr0msTcKNPN3JYrmxlSFIiLolDMerezHEFenLnhYjJ
PhVcL65uqj1Ox6kH0USwEXxvaVY2Pt7MgGurOoW81rRRJ1kOU2IPsMRMrSGa3Lhhn4Fak6v3aONN
MJRYTYKFHebCw+seg/yCOBhuRGnt4wO7HYqdnPiNhC4lzU76IV9Xckj2YEKreEu1B2VP9kr6EAjW
q0CUtkzMMutomAl97wXdcMKvipqFirw5h2BKFhCFIIw2cxSBkTzEzNNG6XsEE8YpnxWb2XhL8XVX
ftUDBUVU921D9RE6bWg4hZkEksBIwqqPbOkpMhTQBqGAbGh7F6B1U/VCp+O2VZZRw/ToeXnBT+t7
h0OvlxdIVit0Y4Qa9lSRg7+G2hFD5wz4dt3VAJqR4TNCVEDWlKyAgLVo2h1i5/dHDAPKbEze+yMF
5nO4GRLPPjukoIMpFyw73FhIpcMU5wuqDDDN+Xi/AIzj1mwDAbCQa/Ks2kVmYHaShvMnXZS+oPCX
Oy5gFpJzZC0zMosLU2lGkhnzazfV+cZs5DU3r4misHmYQlxhOPLhBjEEeAKic4rS92K01M43Idav
3CdnFBFFdTskWyfu+NZSwbkqvdLC/8g8Fbtk5CcceGL8tYgVszBevZdEwDBwH//AJSpDpmlF8z4i
MyOp7ab/1OCzQwwPew82rQuWquEKRihDfp8ptZd9B6dPCnc10uMO7aE/dLVzJHuQyyZyvtkIfizd
yvJ5bQFHJZczTvzakoJDBSsK5yJ74nuE/g4CDwmz3yOR3J8GzgrUpBhyJDYQDXkFiTbD7M3E8+zY
ZfEGygiaNrnWg6cKJfibOA80b1Xf49k+bbyIl3ZG20wuMbPYB5uA/pXesyvxT32GfSQK2fXMKrf8
7jLH8qWa4DPtCwvDoSKocKOHn5kidOIHQCY9b1leGLn25+vLfhuDKcI4IpvKMS/QVxyOxUGcVcOe
2gCYeOoHVk7Rd8KbJdf5kOGptTTNochdRnW8IN5UdaqK4ckzFvzZIyjPIY6vD44XLmcK2SWKnMR+
vPJdFOwdzCzLU8bWLjYsLXZ8DAt1tKg2muylLfGegCTZXK/taxjeyXO9Wu3LhsHYQTZ+Rv9eCp1Z
NXqE4fIh4OoXOTNIzXg7rr8FPn68tzcUOA2h+QbHXDT6Fwn/t5EFhCArgh7HJhLcNAPMOAmpUo8D
K0cq60SBNZpZgdSxqCd+CIBdGm4vd+tNkHyR7CvZDkcedxxSjmec2Y+wKUu0zryuNONxatdRWOfl
TH7QqOBQ+CLOAuu7LqPwCQN5jQW/aJO8qSpxVpCzrS4PmEoEzywIiBjktYKig1p/Qr8xSJn8Y4N9
CKj1JeGtEBwOQ/enSlk9NKWV7qpkV23ST+t0MhWoGinjx3Z0DeQFZ2uJXKolhC+M6dvw19TIjBVT
YOOqzKIp1vgVDXicirnQ7ZvZqw+CfLXvJ5SWmS6RprLwaLc7zNQ44lVlpugYtKFOjMuOVyi/l/IX
CT7wvdiwC4euXTP/vis+XTpMDYNTvfH6wmzwHiMFvJmU/rjCnkDv4j9aRigtZMbnGKzAND81s7dQ
XCImkkjFTYz/ceYRMro/oiqElb4+6dV2fVv7gcK60Hke8mL3k3LYjZb9RdRP6sdnW5L27wYJg+RX
/8CgJvz2g/KGtnNDwcxcAS+z8nmHT0/hHMR/DT6gMNJG8pW6ECAKSY4dcUU3IOkLxym73tE1Szb1
JvLH/RCIsMfEId4ZfuSL7ij+QlXayZBo/wT1cLgInvHcKm5TPGx0E0g4i56iJLAydRw6aGpWnQaR
M/+P9xVYcL6woDkuuW+YMGWeBHeP7f8fBfK2DzwUWQS6e9czJdBeHlzQc/Daor5Kf4du66RNSy4S
flJeuVAzbEqOxLlT2UYfTGxzKtq5MYry5jzPRQXbiNbk3Oxs1GXWsjz/Wsb4eXndxFaihIPjafSP
UXVoMmupeNnZpa5/X75eQVgQyTN3fvBKYW5HCg3C0uytGnrbckcmbFNmanRMOM91bpfs7w1IjS3U
7WCYCJvdldP/D3y+letR9otfUKYdD7hCF7NITNnvNAsqIv5sS71sS5nwChy/jqC9J9DdPozW0YUr
giH9Okty2iGUWc+MUBKXbqzFHXt3CxnHtjFAVWEHt5fg755y9CllliNC7yEdAMFvbTaH62lTPjrf
77eoXrWHAunIka2xDYWAyDLJ7FmCPgFEVeNpJ2171LWtCISxe/OxYBtlUwV4TdXeLqbDCaSDA9W0
3ygcMHNQVquo6RAXd2ER9ktfeAItIoJtalc7dbhjMZY1hVZ9IFCRWjNdeLzOYE4AT+M6phwWqQjZ
CaDwY13z9EchbdbCiF5q3apB2/xAad/cn8vgmVNGLqHPE0C2J3tRXoURFRH7Zo5xl7069t/mhsjw
gxV/8Snck5Uc0PCxi/eh4i/OXRxhtwTCz98+c6gPWJ6Yl5Vd2DHAmeco7g+tvs1oL4g0OFsrwyCx
ae7cEe6HfRpKyfUp8/HASu6cKEfi8r17i+zv8K/IAIySzhpohNOOS8+TXphndpoeP4BmZN0dqWlZ
q7YQTkEgLnypFtBDhBwxGMqw1m6HBKJYZVioiHLWRsCv6hYePT86T5WpMpm4oT9qYpZIW6kvTQgP
lpFaD7a9rDMNBdDfRBIO+juu+R8R4WwG9wJRK77CluqV/ARhITe9KO5+iy/2rvdv4h8/5feonpiq
bd0FLa+VrdNDx2cxK4e4Sy50uZDGSWUONK6Mv07tpUErUvAnxxozElVmm4bym9onrzxF5tp2riYo
8WN4e4AoWWqseqvOUrZ6y+k0M9csP88bES1WtSmSlMMl+zxUOPwc4mAmYu/Y/obfPVRGHrMwEckb
UEEj+MRi4qRn3QZtGRYShEiDoqg5j7o+6mLD5ZbBTQ6S0iage3MgPOUGBVavGAMEEX5EHxWeCqkl
jXbPlBsyrl/LfOPOqa8v27/VF2vuDaAIigeBjTQPWsVzQ8vaZGJMaL0zoNye2o+xquCObp7sLQhc
FabYJnhvrV1e7mcwKEKeNYbObb3kDcYfkqGId14JLLvVPrRIxiSwG3j4zHFCSXD0BP3X8cEtR7C3
a7kUvXTTpEPwAiBbesaF//L8lpLwQtuA+kiiuFyNEgYIkbgjIESU/JmbOrEsvGUCgI7w/3iDCXjb
Vs7vqQRNdddfOq8hIpL7ODy7vbnQZr5jgCPq3YO/jy7FurJx2y/B8P8OjwRXZQQTovEU0is6g2zI
U5Rf5gvDAzYPMPWuoU6Vd/AIxpiKTUD+7vxcnbib8TLCzJlQ0aR4Hs0ETf+Yw7HW/mDoxT7vb0WN
BeuL7evOmlAggNVzPVzpRh2SX/Y5H+h3Ue9l4PpbLj10qcevnrwXK2giuLcNZO5f9WZGDV87xj2+
dxX8ssfwquYOGjz0dCwCMguuQ4qD7L1kex1MfQnIFu+R9gJuuk2mmmyrd9O7/3jRbxisvmHX8oNi
lZcz67c7z37CO8KQGn/IxE85pj9/d7fqYWJNtPKrHcmmm4xeY4opeQLm3bdsKc0BJAXxz4rFwxcr
hxqxMcfQiobUrC1devpBRJaKvC8UohFsf3JfnMi8Q0KdKCyM2VugEf5jpfw2wS7ePF6yTcshjbeD
lMqQTQQCdx35Kfp2Qw+4bgIL4iuEqr0dPp/SCnS2MXojCvlVagj7I+7eaoA0jmDrrKnKbiuj85MN
sNBWq5tjQU6EiDh1miZUHPRjwpN+7zQYh3YMJQnCMyjCz9sWo5qr4/kgLWoUM+Z3GlWhMHmGOX0Y
xyhxoPceOw4Nq1H4Aa4M21BgLWS4TbpmUwZZZS8sORCD7pgvHqr5iRdksT3NS1YUs0Z6q3o6ELq3
gdp25S3RimlvJBucriHHr0NigiTWX7/SJg/8piM5sV4ns0C2IQWKKdp8Z67N2STlsNyhlY+yxyr3
1HgwjSn4oJ7DFO4AQDbXgT8/ilZxSC1R3mMM1bjXU9A5Ezdb30RP5LCJE3b0p4d7Yp/Hr8A9T9f7
k6PRM8RaxCpUr3rEssHoT1PNQf+6Aau7HSrASll1dw2AvubI3BysAt6a8g9rOsDi2yP4lbhbqyEA
s7ZuZwm8Uh/Ar4uNAFQgB79raQ7ly5wl0pyZgcsca34DU9vZVm9BRd2Wq69QuiVyMusPslRg+6au
9HJJIFyN3GBt3xTDurXCuwrmHRw6gW1CIGBjIhskpT2gFfW2J/v6jzR95rvAcDLMUMfko7hRzCul
tbLEMQRtLGRvyyKT0ew3FamieOAEPbeVLlhEr7/gRlJz1e9N9F69KlH4v07shU9ydgDQcMlC0gFr
0GCDz1s2be+d+QurHYa3EmmPSQ0rAFdfiGSwjoEoQJw6CDhS9xn7NtvI6hH5/emdt5OZYE2Koi8c
vjofs+vMh6m3IYwBEvrXB4jEBWq0jPhOQdrZYrnxJLI99Zj7sjG1uwdR1l1IZMbRwscDVP720IEi
oNXHcw09fMWTMUrWTitUPonFjz1eJkbX7B3ev6tLavzzW7f9xtsg9ht0mE9tld+BpjMEY+NgxYa0
eMWYIbrok9fdZGD2M7EY7wLPdGaRwsvAq1Hc8X3kNRI88fMLBouw6aPaNWio3NNhCir+IOZhX6oX
RTwo227d0HqcVZKHkBVfihhdo8j/g6E6SWe2cYdDuXN9/liEDuUPwmQTEbyL2Jc7TZKj9Y5ptw9g
SD+7wS87TawwIMhrdpPzL+YXcvlej+8TwudM1AO/bNEhuTukouUZkkI5dqqCN0Zy3RX4VbvakcjH
ey6E65BzlvBC9ewRjhgHPtaWLucLgbiU6H41XcfySVNBYNIKYXZe9oBL+10fAvdLRkxjwmgDs2Rs
7XAPoYVT3csJJ20n70j7+QBUmJMRt8tjzBwWT0Ua59PlfhakE1Qame4vipGN+MmeQVJJbCmgAvuD
xTLy9df4YGJTg+0iUvigAimh9+wJh1L8mL87pFpKMPPIk8W7Dv2GzIn4sCreR7WO/iIAGx2+M/7U
5DCZHX+IxzvniQuOdJaMrUhMucbNy8I6DBISK33PW4RA3DLhquNxpiN0+bm3fnGq1EDc1FjTLDFb
oEaWQB428opyrjZMbCZ+Fhj+VpssLPt5TwsvtUGoXN/3a/44Exqw96H3dZPR69Ki/nFJ1DQKtbMh
QNBrF0lNp8I3Ab7IsUSjYzCZCOrv9Luk4fcuNPdr8C3zRKW5wGj+wBYUa06dopCAJhEu1VeCxr+H
NF3aOeez/1Wr33xrhv1Hlg4/zxbofn7frlCTC9fv0gyFohK/HmDiNJfZETjxYSfcVCZJHuK81Hu5
98mu33mB75fcSW3DqPjW3GEiLmv4t5QzmW58/QFAv+bdL+aM3TKf+wCky/m/wP2pH4iq2+D6jm2O
i6CWZYAGj2PCSMqibHwJkaROgfi9fai5Qw6Q9W9f0Wg8nzEZdEC2gpbKx+1tP9a6FCjQYnI0w3M4
XsOHGCFpyjmAv14R5MipYleyhzVwbxLrGqb1+R35g9cNQ0DicYUeuk3zcUYGPs8fT2/YfTP484Tb
sJLKpZJQOf/DAviOLYuUjidDwFjK1z+JcmL57xwvYmUYj2GjUouCJvlf7qqJVcCZN/BwcfRVDbW/
fIdem/SO5b24cyMuoY+oVostyEyDMUmeTNXJImHJJhGRvw2UXriLfquEwqqnNBkFL4M5J4yHVUri
9ju6/dkyRv7kjbIoMGkelrE05B8Fc1WVtSJlFS9LZilRG2D5RPEDuiR/fFaUtQcjY7QjzlHyyOa9
7X3NabOdTZN9cjrRCi6g8kVbCnvqX/7jn3yWb9eQR2qZgh3MCu3gYIcJYnwRU5y/NN6zwCSKGs4s
CVn8Degu6gwPoUyENwBAxPNMlr0GVt1L+ajVtQ+h75B2zZccQ+Q8um3/W1eLbpsU580TCHv0+1JY
vPVtMk94GHT3dG+obWrjNBCp5gKUlUUMvCqoIXBkmrGn+/MnfaGrgFIfgnRxj/PVhjvLX9i7KDIk
WATSEC++EBHmETExD8hH4wdwzWNgUEltG/KuHSUKfWyyI9SvaLMXpGi8oMc2NTYQ4Ag7riCQ9Ic6
VrkqgkqzeAAFnWf0BEcft6h0AYGX2/Q8t6xgEzesCyFPGGp8DeALC8tv/M8E9P1pz4uiPlDszpHq
YG2C2vy3BCrdfDJkcFiN7isWoowGuqc4/HG4M3o1lzBl4SQlTZZmSE2qQkF4eisdQwFVlh02KQXC
RPt5rIpKQm88OclJjkQHCxnCkpLsKNFT9HWCHfs/euEtOIWeHiTTMzilvluxn5krdw+P2fzIP4tw
zfo+LUJ7FHm9DuUoWOJTL9PumfiKDnbaiVoP4dzp+Fd/TIuGlUzs/c346UGbBI49XQ6V6Owx+mvo
xve++SKtugs3MU47mMlXtFlyJeu4Desv3LUk8e8En9v6r76DDlDI8jVVuxMXdm0ndFZVBRNhWHwO
7EQjmAsDotbNpYD0gWR9vwQDEgDjR383gFpB79ybNMPl2pcHXFITnxA3vvj98mIWqFVq+oa+CwWI
fEjt66LA5s448kzDtE1ZASwDWNAi16Vo2rs+KYQbuQvaOOHmic99UNUGZhfQuycgdeviCkv00AnN
6M33+8/SY04LDNsRfS3GtLlWhFy5N7WdPXVFq9BE/mbYr2bnjbUbcij4re+LWN8KCDr3qBiAqhZR
WCQnFq17TNvNgssMp3x6p78oKz9gZwWyePQXSBdkJMKFEKIB4AFn31OyKZny7WeKYWb1L0QktDtH
06RQ4C2MyLbEfiISATkpwAucndMOQo06QHzatiwDyAoCD2QNoCRrdNxdHQGdAORNmW0rGgkOvWX9
EhuXXAfDnDnuW9Bj56FCAuBrPjzKbSEI/bdHeV23ra/UBtyyP+YskZ4JoGMTyMlOvN3FNGGwlire
cVfWx3uNBbKBS2CNB/l7nwX/8w9qVm9jsX+VXLnGyU3yzu1z+u7wIihMcaf5IuLsmgudIbRbyO9O
fN+DI/8FSCsJAC4yoQM2J/6eNmSzoNj37R9HAytYelgvI60xKAfAuduey7x7JO/QKqz9jL14jI7Y
Hle8i8vRbdTVxLoc7plX54askwdvNb/oK6N0tvjh06XwbBkuvsjQUhRotJo7AqCRNTupaB/RS4nx
BwTsGJoV/h0gX2Ezou86exEabYXcelI8EQiOXnVBfkXr6cLADJvccY0TZZTWEA/m0ruUbEhDfvs2
kUEKp3jgSJk3pA/rcz9UjWatUuoKtg85fGf4AO4jS0pKyPvrNX+eesgQ5zkbG4NDUHhzT2h4lVox
z+GN0YthTKj0fkWgcFDYwM7r3HlBW+5BDgwvvEyds70w/9pmt6vNGvb2V/ClWFdzo9WANHCiUme8
Io6toCXduu3eKdRGL227pEN3cqp+VQZJmvH59MOQqd7bVNRGZI+wBr+4gUt4w3VrktKcoUb+rrqO
0PVbVOcEjoT5r/8e2ZnlRFHUFK4T/uGbfD7A+ybkDXVfZiKjhd0EZ1wW2rq1jaopeZjrqEYCjny4
R8MT8ererNOIZL8Hm+xzl7RtotF3dmaOga1i+G/FUFFBWR5+E37eM/H2zijHRWmDgpDHr6R6jmrq
6lG4tGzqyzJcJoGDjDL+apqX6HTOsWF0aumsIhlSHxuFo5TqO3TibYw+iYNkmVGPfjAlRwKwBmsN
JcIN9H5cUStOU7LgVBJ3hIdCzCSuQNulFqjrSLIcY/gdlCIwnensJ3iQ4nbHH4ej2gA6G7+QV/FY
62PzDNCfH+Unj1ghffx6+/AouNxc2/dS5YVHWPx4yRMDnHdAzjWo1dxP7dqh7tKakXelVq48I/TY
K7YhrCfloq4k0ePyNdgrTUboNFxx2UaxbpXbmPR3k6XC4iCxL25PMcUM/iOhNR/Y1X1u3Yt09sQx
lUaMxGBrnc4KzH3FdP3agVeYkAR+yY25c1wDj++RoE4n9vJXhi3pzm3ZVuQPZj3JutPDkPhAo3Ic
y1odlSpOem2U0KSqF8+d1EEqXFdiiz9hEMFXn31XCuUyIWBJaJ4rQTXBNeOnzeDo3FDHPPxCFQME
WOg4IaJ+iXzJrLaYZ0Mw5ThflyW11qV3i81eVFYX+y70lQth2rLu8m1nhn15zqfPKKOQjNBTsbBz
p/CM5pw3Y65inhiS00sDc42hsBqhfbbPfNPi+j1bP2WdygnrDAoRLjfahZnSl9zjP3hqYv54nC2z
db48JE0rhfGKC212X93tLHqYnYVEs+YJnBWWiTRUmottXuyY5j6hI0Wgcbv+PZq2F60DFjSNTrHs
aC50Uw9RWxEY5gieS2PE7G0OJo49+5u+qu2DQ/u8H3eR7qjcvjkXlPk5+9LsCRs4i6ZYHvtZuOaR
QiwdaoOkcU8E41tAwyvEuWOPy6Iuq3xLV/D14lr/QgivUuJDs4c/w3/SGJNRH8sBR3/orOrNZitz
DGa8YJr76IIHTSq40GTymJIXbv2lSAXD/0Az64gk8WFed0gWZZHAJEJFCwzmgsmIe+Yjl0zzgQKx
gLc9PXUcAmWEwZTUSE5c1Ae6H5jn2klmG8jS4TcaGV41ClMn0hUD8+aoFvtzN/RoSUbjqRJbLzv6
7jgaVZV2ZjTvjGsELqn6REVqjuhvnA212m/Oyj6G4A+9L8CjpzNGUSQ7C4s4YJhfP+ZeT8SrJJwr
uZEZSKeEhlQYzLamtP9nXIrL0jugaNnkOnofxKjz7/TrRX/6V9KVse6UGYWo0YNK/KaZghWVeUX2
C7Svk+uLAenjOjRh73N9wvrlB3zvYu2yNNLqXhh5PqZXs/qbda+SWhmq/poSXwxtwZirqsNot9tD
cgJIfYf2vuVJsfSolZFgvtQw+GZwF4yMRLAr5opMl64vK1jqpHCHgy5LlM1mrMUUJo8WmkVt53OP
GBn/UyfmgDNydKzFLGbnBOiUuw9uwxZaMBCko2kBUeEuDJbT/7W3YCCWnYKJqbzJJxHsNdXRrbKV
t+Oqvej68ryZbWkUSagQFTNWYuCGmtDC/tGI8yWhO3Uk6WGg2iOfJElo/oWfUlgNCeWAdU3VrcOP
YcDEyP+3D0aJ9CmxBOsBxXJ/E8wLdkyFzAnqnec3BOagX4ib/OIQaGWmP0B0CjXbRAb7oJh3gWOQ
m3119s0WIQt9bHIdVIZ/8NmEfTekvIAbK6F25XLI2sasuq4gcg6OM15/Hiberbm0ugJStHZk2Bra
ZWu6Mh7pQ+gIa7pOy1ph9c2sjZptKQAq858S7vL5yR5zDnThoLpI5QtRfphdySn/ezmjOX/rEAq7
BjJbJi/IEmo4Cs59WPIh2UDYjlYpyuwa85lmq4byhveHOsnLbVJwuGm5C2YSFPSqYlQtKEYt/C57
sIHOv1qVISb2wMxtPl2kp6lxkfVYXrNZqqUgR4O5Xu+e6QVlPUrazat4W9BmWngUgYilq4gkMwJo
jPl9wfMQOFiQZjHnRRW3E33yzAdcZrxshYVppBkMqdPQlfJFlG64z7a1fyUtLaZGD24Tg+wO/i0T
3XIrhwbNV0w4PYsTkzCNolvPpCPNftkJmE0pxun2irhL8PwOOwij1F0OnxZUEHdcMYM0wBpNm+4+
GheSBLl5VVNnn6y40fKqNGB7hIKym8JyB+qJJ3GvqD6jKl7KTigGUxY6AI7s1E2bHKjiwQnOUQCc
6pP51VafyPYw/0leTa5L9x5YgzzNejdO6u0e3g+GRhFL4bf4KKdu9CrFp+McjSU8i68WPOxwwWU6
efCZEnQH3QDjeYZaLRiTAdUPX0j8SiwT5uL5Hq0IRsKFZRbrjdz3AL60GG8kyW/Me8/BNEbMd4++
wEMLDdmAa8py7zHtpfYIkEPRu2+K10MgCK3gwDWfqdTPXcmzO0EJp8eiu7wOI5LZM6BPWt8FvFTV
/033hmmOUSX+864ZkJcgNQUwAo6pePuirDqzYN0Uwd5zHMMVvZpI3gUkHQVZmtW5w3vIMPVZhYP6
bgQGyAkHrGBXrgB+9szYMZIeTcKpPa2hEGT7m0ZFMcTO6xX1XWGDIsh3N71wRwOsnEEnbqoyBcB9
czrWjirtoE74oEKCuoWaQfAL79kuffOEhqnOc0GgKHXVgvp5ltHCqGCWJPv36oeuC4aWZxrwjCHY
yitoV1qglE09TNqjj1+FbNkfzQtbscf3VgV0p6wiDYAFYSTKSuYijlYNDxygq9dV/NewJGIgPG3g
mkKNr3pv6XbOZJu/zo0QWTPLp6U1pumIX4gUApK/SZlP6CvqxZsKc82cNle86+LZd0bQVtoEMQpO
H7XfgcFQr3labuCvy9yLoQG+AXwDzamTjz1K8Kyqg/KlqNjVnu0GuGjUcDfF1zWM0tG9t3Dgc4t6
8/pJpKJjl2kf+Ak9nMBm8asZaGoAzI+Jro/h4U8IdL5tDilGPAppslSsmblZXDiynqsJSQnzeqeP
M3n3Jex4EWa/33/wIJfAna+YrVmIGDyVqLG7LSscZFif1Zat21k79vkbQVvTok/mtAXNkD8lMxNH
uKFiHJy94YdZ/UDK2FfZZgth7QGm5ey4dED5DMK0HOSwbM3MVOENIbFHHCIVN7fOenvzuNj/bSBh
Y8Dz7PdfdrD51VepSpXH3EwaHczwKw/5PBwwY6eot2CYbSl6gssRyVbeJFig5I8SSItYZgCoY+vj
jKpLWqZxf2H7KNZfak8GQAPdVvP9CDrf28PtFRBjrmsenlh9iKLfIPO/lfHW/tPVhfENHzu/LxdA
tGQJZe18Vf9etTavb330B1y/+d4B+vB1KnNcagUReySjBMwXIFJzG+q9ru3VbEWfIRAvOmqeoPo2
i6yntWSyjjRzdKrfLb4YHcGFLLy6u3JQomd7Oqs62qZfKzQAjrF7grhya8p/RgQMNbtkZZaFPKVW
1q6GBDh3PaAH8cVKdUe76w3z1TVThXMo+dDUbUr/WXfAQj62tpuCZWQHt0Ky7GHnjNuSC/xY4fNq
x3mWhzGi8JOOyiGtz7XrKc+b1FTAad3KWrHwmxaImwcrSSXyI7pUTS6fa7/OFTdDL3XHGHZOH0xV
hMknD2kmPQJ95wqikoLtT1RQbGTEuaG/SgNrHTPDwyfJPVNIfdM07S4J+LLaQi7WOFEp/qeapXCC
35tkPx00Bu/sVG3J17cFr4zIDXcRcC8nWI2712KpIksjwyGalcav3w60sYh/xGw/wp+yj1HVvF9Y
09OB4EKXi3/b+ztGJnUaquIkHKeFM8clkTYX4YV68uliGrzMyS7L6EEYTP2tn9U0pBaoW2KcbyD6
4CxUUP4tnnzIwZUTQgrWQLR3OqYZIO4mXtFcGJ5Aj/edJ0TtbW6GuB2N5E9k8T1yE/u1DW+/Gc3F
SlGOd8xVwOAWDqRey9HlINX0SB9JaOp09+QwG8Chbx/9DM4ptVdOf1Ss1KW0xDQ9Vx/Q3fEflboT
SjIBi1+FlLju7jKqQZXjoHAPSfAUwky1GTEALc3ZMwbEhFmcb0UBAWc5OhQ8o7mrvIwF++N3j8gR
ysAIOzGxt5c2jOX9XdNJWiCP92OSXvi3/yamWLqvW52aHO0Cm/fIp9zn+WguvHsVwBksLTSx+PHQ
01Mhre7LzZA05beUj5LRe38Ps/9nqnQCq2bdD+QcffHgryk2FScfZe4nalj8lBwDrzsTpljp2mrS
MXq4dl6mdjnab7waVy8LYGiMw1ROI2I0SltEf0rnIrIgJGq/obPdnI8j4TG85utkY37j9dzUTvxX
S2HuoqL0UD8A9sObwXLbohmaNjOat7o2OH6JjFMDpOAA6nBGrKaKrmr1nNU2Ys4MY4wjhLiqw74d
UVRlMYwiub7uXQyN0u9sPLAfon1u+X81zSjTAj/4gRyVUy+bRZoqNI8J1R71Qg1owfkyojCAGMrx
6XjPcMCqgFXUTA54PDJMMeRoOUS/kFOp4AioaRMi18aOXHgjXr9eGOGGWV+bbYyoTzSNjca0r81L
hIBEKFnmpRI0iL7NIwrpR44+lpWSYId3BUmsU3G3nFJn6qKBqQXz0/olKHt/wNPVvh83QQTtQ8AO
Eph7LB1gT6ERanLxmuY0wwATG1bVV2ahkGAXFlBf1h9YD/p6OeVUZTyqRAHeQJ6uwXtU7DybrKNW
aBnXrrrUjMnXhihAzNxrz3jBoJdWG8UipHO2JIlCTVYMQ9bQpINjU0CgE3xDqxv+nx/H0WQ+OwKK
Ld0q8xnr13TcEsr/UjvguuVwXXbJZtMOwg+ji+y6InR4RocegDDf/Fzqncsnu/CZUkN9fnN4XleB
FJKhtOK7ndyhjrqrPH7pFzvE+QV7+SABeVIg3ACT8Tli3VdKBy35aniR6fyA+UccgGuUC5TXGaN2
65BFajIAacrGBnK5hPVnFeJFpj8xPUrBM9nMq1FLqMh1ip42fZjw62+Xy0xkL7nazzA2X8T5mxLD
iCf3fO/HGIMFvey1Om0Y39EGYokx8VAli9hItfkwNbNuft3FUB48S4AEBECH0nmXdd79PeZ8LalG
OqE1/BBgykJd9RB4M8CQQn9FpaZ+cyIjcZ1diS84Fs+9FJJxX0LMPbqNw/WzlmdVeukgKFxVnVXV
kN8sFL/SQjpw5nBe1+/RHIDR5R/71NEEfFp8NIO+S52Fn/mLsVJ1kBakRMgJSncoie8lF7QYoFNq
INetOFavf0nj098Or/+wjITOycsquvsbRqnJNRgxAdeJ9VN/SC3uEf+OQInj1/hV/uDHSKiB/vXj
TO32goQfd0Fa08zB6buczkXetZJCOjx/eA3msEoS1YnxsytHd+kkkawlVfstsqYu6F0yNSjxW/yX
wZfBTZ1bDgtyYaZMx6kLpzBbuUHtkBeNm1zr7ICzQC7Xxaa5it3cs08olpHSv3G24f8crh0dHX2X
Q5vgCV8dYEd0OUtx4j686xTMxjSbd5nPaF8L2T4HKqh1LZjW6Vb0mbsajF1bNSmQKKqe8526P08o
3GEr+V9eV+gsnR1qcKbMbI1zI2RoevC5qXvh6PNUZMiOYD8WyntY8Df2ZJ6GZIlj4srd7QwRisRy
w6M+1hFbWiIyOcDIWbHf4RLCL2DsnjMZM9waxx87mhRUMQCzSaeptRlkPrJ9xM2/b29CqAz1749L
Tgnp9VGORUMBB5+ykPDBCU8AdEdXWsbsPTOBsV2iNn9AM6GGJ9yR7nV4un5oGlE9LNqbGVdRT4Fd
T+B7PguVDhcnhIKtgxBWsxEsKy028oQTxcSNhcc5VimxvSSQ80IS9q51U49s7/bGlNQGFndrfiqu
YC3W0W6EoyGs0jE+AOmat8u+Bcnuu2M+Rha7LuePmGuFsKNklUNRZfvoQzZ0jRuewlPF6bVqRoqA
eA8LdbDyqNKyq/HNLSmKlC9z/2sCIGbW+NgxEEHGuAR5+7/Y+YSh5ubQibiFmE4jU/4DXGBV0/Ec
4b5Mu6W0wSs5KXZE/wBgV86YFGQPGEQR53rfV5jSl+nm0BqDgs9i7+4s98+GnxM00o6Ki0laieJi
jSKi6v/0iCOXujCjlADeU+Qljn/yQXMfhfmyh48JRfYaRWNbOfcrIMcTMUW0QPKqjhXKyj9+Sre8
OwmymdREvU63W/MDQ+cu2oYiJRlEU8iQF8KPUMha+LGBS1KRulywFRJPXfImO9vV7MyI499QGWMn
J3CjGQr0n2JiGpqtHrXJX/oXA3qJX5iN7mE6+WT4oEkhJ31RpZ/q3QWBBIifFJUOjZprjBfLjsTc
Q/3HxIbaJaHyOs3o0fVfmvTdfR4GYmal8f1+5GIMzV7d6wJCZA/lYsM1ibt/rKAY0h8CmOm9SVMS
Ruzz/oVxyOuiRcR+1GDPB3KXJLjfdFvtBn9e3KawU3wBIGXqjhgjJYHNG4BJRb1yeBOv+DgAb+J4
mwreIV+tfQ/z7HlaswXBhktcfLtiwI4J+zrrppIBUIFcXCBYON5BKoF+KpmtKpEiDCuGoYbhQAlt
UgpCSb/sqokt2hxWAXxYPBlSxibcgmgiE/omIBI3bz32BaQtDdqqcXEybBB55MFhcjuNqlWjfsPH
dBDIJyZ7huWlxsZVTauROzhb0LVIFEpnSgnuNsil/ojAta/wOGEv4zYopuYokKhR7CcR1YN/wQlc
sGN5GzprQBAiWZm2nZlSamr6MF+QYXEIe5FrI5/+uDDq6opC39oUYZd6W5y9TOFWrCsjWpHAdj8N
+4B4whjbmtBCgISer6cHE2qwfEoAWBiyqe/7TnXQkQ21ebjdURBkPgBoHmwj88vYvqXtPSKeJCBA
jZFh/FqPwPA/r2OqDKXK6GKsuV9hW4DK69+xvDeNGpv9uSDnN/E/b0HtTaNFoFB1hCBdzOC9rXPl
9uCK1u7X1mO2UiKxqkZS7H+zfKstDt7/daB9KrXN0qzA0oWvNMur1MTK5ub8FL7uD1PeMUsRMmLl
KsU/XQDy/9ig2BLy2v2QeqFlr94D5GBxu7Wuu5KCMM3LjrJirLZ8eLnjOc+h6kXEhC+uytrf8pOG
bmO0Rdv/3vhTuNmrK/KUZ0dGuoLP7fqq1wGC7wRg44o4zu5PX/ObDDs6dQRz8anVNXNwFn+JNxNQ
keNbpQtgBRps3/5r0SzYFrTENkRN7vTqen9/oXSvde1bwlmHLCJmxo/oWmCrUAJ7p54tZgjGCzXT
pOIMOfCJB6mhrFS40k7Y06ip/plOddBJEIM4AucIoyUnBULWII5qYmbUefEHGs44sfoGAb6qkBtT
DHETEKDhYLPTsdzqulZeorD+nuD6tXbS4AtrdrhjdP0pbT4pUiOUPfAOdUqnIHKzLGjMBtQjbOCq
TozN5P3hfBYZWPzKuO8/sWDqg8gk+JoctwvpLF6JcrilPr1+On5MnzAjOmFVSpR1ft8lNcFdGrXr
Je+EGXArBy6LykzepQDhnt8bIbgiq/+yTx1c0GkmjdHewHwEQV96nbnicGyH3tgFhjcW+bsv0Trs
nu8CV8g+nHdHbSbGqfaxUy82PVXIP/BMRgDSkpG44J0N+je7Aww9gsjq3ofGGTGHCjg4ON3ac0A1
LjPXECC0k5CN3tctm4hICMuyIZMq22pPqsxxuUvqW5I4Gdw3nOHUjRM/PdjiGqZZuTrFLSOwK8JR
F3jJljTTw2Wpb6h9NuhdSbwbM/FAbAmU7JMUxn/bF08l8m1711jGzk9LWrcgO0KpTPTyzx6AR8Hb
VcdxDJQiNDOcizzQ55zpI3G1CYO0x2jPdt6ifX+Psdq+HMcJwV6zNGSucaF6f9MS/HWATW2FvmTR
eyB3E47JJHaggzwCyKd9ub9JczSVvWGWqp87zaBPjvZjkv4VtinAvI/Q+whwsyyDXP4IUA7hvWgh
Wge//ma477l/bPRl1XI4WWBJeXpN3Wy3qgmkxyR8wOSIkCPu/PO1y+xfp/BDcgTIrK0sm7bQjdqg
nIDWHdZw+XV7dfh1G6bbYa5rJODytWGZB8tuRmC2FGLJK+1+/nYidtZaIhOzBj6pFCuKXno3wqB1
GbrDSOl/IlC4OeqmNCrndgkAnjghem9QhCP+9ZCdls/4i5Q9DEbTgzlrHLfAouHuNeoE3K2/PwKv
zLxIAEzcDo5LGGu5PvvIsqyzKmYCboYM1L7MJpPJcez+af895PcyTa5GY2H8cHfn6lYuncsdA25S
Ghgr92ox8fSYF9Hy6sSFltrMIXlO3stpnyeG0/d1YVnXrTVgPD/WNA9YoSRAnAdIoZB2u3OM4zYN
Ed69Fa7uWYqFykmL9SoyCdbCiYlEkf4H/VVpjQB1CUcZjLPji25fivksfzyf6gXGgwYEjHyEIZRD
ksZLUCOa+FtrHCCZya7N0lRCZlB6DhSDWvcg9sSsyqmYal9+XCFi3Sh4ko2PPMghefmQSui5J332
/HHWFphmEQbKXOnnwk7yqOrxERgcTIw9O0iEfFcT83FcTXJiilk9aTj83+CldZpjsd87wAYx/1hL
L4wflAYOvWiXPTdwuoazB76rZgfLmweRmsxklPqNkWe+cdErk+LI068xl0taVRFCqj27V+oj3UPH
vDbkaptyel+QzzX8ryvk0+OMsHJ+9Q6ove8ishH3BR/6yWzpCyjfxetywNZCuXZjMqX0EUWJM6RB
lOB8Qy7q8psPqiBht82fm0M9j4Ah/az1gPXISzyMqWWwngQfO2VlwNBapAFX9STZgkmO2GFz2iNh
6kkwwMY17mF7W2CCtLGdJVGPCu4B3977in7/Ox7Lnamj/U78PaPhfnLGECJ0OXOmAdHnN/CCtsAY
pLOx2WZu6119atTQcWeLaNVTbDGxyP90TmEx0kMudWbTkf+06fQXKeHHwIxfv9fvGeWn/pfLX2oM
E8VEr0lZPHcJcenrG4DhlwJ9NGH10tt9szjFhMk4tcydpxBcW21puKApxswPXeqmHzebHGy98Wx4
L13m9AfKAH26o9ObCMwWKQmQTvgVJrRK8Nvq2FoBR/636MU/sECi1lk9ZizUC02fhkw/+G5L7oFF
4Gf6mvOGFyf4haWH1rbP88arNODrEBZBJpnbMbejanUI7JKgsSKiMNaSNL7x7g7YE5XkLUQU9lch
VDczq7jRBADY/E87ip9M5bjVGncWhNY0F00XUavYpAoC3QBLjvgisHMNZ5yqLQ/8xuUNmvTJQM8A
GhO2UGJ9yi+SMBD394wJVagEndOFl/sGQqG5hO8MXyKEoCUikHc/DvOAFG6JApyVLJ0rudr2Ti1K
tr9BILxOWUwzawSi1gQjKaLuw5+3uaIln5qMOXhy7JuQWk8rBs8xhQ2t4+0Pl00WJWTuddPgVegF
xMmed25zZ2LDcyacOiulvdptcbcxL+2axvmBDc/c0Rxpg8Tn7aOiTOvTXkDyYF+UDoy7g1qZHtlQ
OSC/7i1dJjpFZ0uayjEicnzbf6Wfnk/8n4gEmQVwtS3Jv0TIKT3or/d/Tlad61NSK7RqiLTWknfP
f+L5s1zVqt4Mjvx3uGyLU7XTVYCDYNPrJa1EzWZV58MhRz+mLeCDNVRUUCNDzu+V+LJz7kzB838L
+CQuxz7MBOqpTZqRNyz3mDGXSEkDrb30SkOEQXKULSygSXFVvGxcmfmNR4q+3VgkEb4dhOGAn+0i
thFmYnqACMS1EPEx/uavsF8K80PYlkeLqb4c0ggQ7Z03KPjb3A86pS7TJJDPLn65jqwQ2AFleC2l
DDA+cPw+IOtWECh2VROPhlSrga5P1ZJCfJkn9DY0VpWQ4jPZ00vntd7GEY1hXhd94XsxJThUyRpO
d7AQT7JXvB9BG9ZuHy4Pn5pCPXvQbSVHZTIJWxN/8DXRZMfjdcBIrmDzUSbWAX7noHY7HU3v4Gym
/VWTtjukmcjU+RKlC2Oz4RI1wjvcmY5sSHdTZ4iKRpnKONpXAP9p/wkVwK5SYRM3SboN/XCxLfIv
Ka0NFGR1nThsJM+aRj5NNNRPPJ0YrD3O2Tjv5MlWC3rt0g8QlYtHhNgnsBbnliurz2AA9KXMuwo4
/Xz4tXdpoNZuj4wNwKDyMeVkObqkhDrs2qZS/VigIr/4jXdOONPVlmBjLKkkV4O085TdfyA8nGya
phVmMRv86NLM7oG2KYvZbPvD2WlkginasvtscJyqVFjn5Qvwu36y6LHhyLs3qcsuhVilb2x2f7vU
elo61J4G9yPh+go7kO55wPVCE4NFtoOrBZv+eA/dnd2IKGuX+QziQN2Rz01ZDdCIOJxN81hODbzC
ZgoyHaaCBHDnygCNubiYPKdUhbuWwBZxB8zQbIUhXGAVYBd23BbFrh/iQgIHhiQX39vlWOvy8bw2
ZxBgWsbUcowKDYSG+gZyFQWkrFffhBbPLCjtba4SB3AufaJw9neuDZjr4qtAufzmvmav/FFjLI7Y
+NnN4rUC3+/9Ys7IXByR6zzrrI6zeh5e4VtR6qWRpWZn+XOe7byextz/wZj+Cqa/TvczTXmoe2gn
JDK5UFDLTbBR1lTuMA6qZG7nqqoHfjRYRTSMkvWQ1Cw2rCVyoc4Cid4RVMM8uApTNO4RfznoPmYI
otM4Vf24rMC2lpK4DTL64mEuTfdXYcDw4VsqRyN0gxVDCsAXq0Hm6p21LoPlAhBeMuWXkEfMkvFr
uEDAzJjP2+PhU2S9Xf6S/UdyZePSjMQ9+iaBEysKjNvD7mRy1OCUUiZl1+8nYA9E+YHV8a21sqqY
8OyA/tiXjLHFvhNNbQgdwnVcat8Jqn5TqLabtu9umYrzCTBkGQFVcRi+o0usG84yIvBsHx7dx+dB
bR35awrYcDWm9i60HiaYePI4oY9O8htfXiCosV/+KA42uxMJuYBCJnbUCzPsxj5az2K7lCxxvj/l
XicJb75GYen+4k0aVWDciDGmJFoEWhtOATguz2rCAoGXCPjEneGNlFloAHT5vZ+y97xaxmHc6HCl
IMDw10eRyxx8u4tDk1lQn5qTYRqXSDgo/qFcGZOM/E0kZCUoGqmsrqj1DgdP8Hu6LiSba9DIW9ri
FyehwtO2Xy11SO+ZlUcONiXfwPyk1QDuv3NW7/PqHa7qHPMOlA7RnkPH1sDyr7z8/yHvcQsQQzYE
MXQPQzi1XGqysE8KibRel430ppZ42rN5UqltTWjzh4lTp8uKIbExgmZM3GGgmtghVrSQVZde6GqP
I0dwXJrgMndThTa33fcIrMZO+QQP+fASzBGagcnDqQH4zhc9GgHnSpZTkpBoXtRUw8cZAZon5bWp
a6OLGYWXoyQUtoYJv5jZE+n1x2id/3N9g+01OrtL3uEIlkASyPyK3J/ayA/9U6P+jK9m1jCWYdK+
7h2XYrIPv6bg0ikiGOanGV5H1VzRrFH33G5q3zUwhLbqzHyniF18V90BKPHXD+wtLgMC6Bkqp+3p
a1T7fsrSVJBLiLDNXpQ/gdlEnxNzXeuLwVwUS0ULBpmMhUotjuC92qjLoLRAkvX48+qGTOnVLaf6
p7OgRhKQ7xnZJ0QJKj1RfMNZUQYa2V81ldUcR+MKCB0uu/w9Ibe3VJjfGSBs25JA2+4XWTORUa8f
VJ68HU/sBKufiSfp63CV7BIC8zaKta1AtFyL4KltoEBShB5UpgeD6Elimay3lv7lXRGKWHibNrY5
kHFTXtARst/jiMeaHV8BCjTbGJrQB1aLyvcwLK1Z1WegdTMMtja6uHqE6Mj89uCmX41YrG+QQxRk
3x5WEcXGqFSsBgRSXCsqpymXxIey69aSljrFV6NVNmEzvoNuGsrIGYQJnDkk7BZxY1FvzuLe2t36
UztsOOcTz1rPjCCspKOVrR8Smof5T4lqyqCt4NqUVfYdrWPXkJQsDnoLeV9NCuMwPIbHyF3CWNl2
1UAmoZyAvIfctv643GsPlC49grpPhkxaYfiaFpOB6+43CoTjsQod1+QLsEUM4INMh4HsYch/9AxY
XyeWUabPhhZtWH7W5yLxqgq/dbRlwPeU9LU5uZnoj7Sx9+D0EW5GZQ+70+1I7lCAnVUH06b1t0jl
pGbcWACcod0m/1x9Ksk8fS6vZ5MyRKjWtv5NJcTq9/xOuRLaJWDsqhIoq1PRKCh98g0IIT+fa1NS
K5L0/LVe5heJkJZPi19isAjSIBn8G5wCesY+opTKH+sQ735KLcimp48gZ4zAehA70i+P8GzoGz23
z24CrdEwL3BZCS3pn7HV19JkeygLISlm0BC+QT91xYrHrkI7wY50h+3UnGYGCrKABJN/NPnHIKVb
M1bAMXyJRhQyFlcdasfzJfqlRIN1Z3iQC8R8DRCNfop+1mCIDwadH/ZcVTaLME+nJWIhxNY0AAVI
fuL5nsKJ/9RSMdftK1+2UHzVdt6p2f6eEcmqi2XJAeVdNS/BRrpdAHsqDDitpx+j6KdA4wHQAPMK
4hdvjg3z96klMRGHocJX/nR3g6Mr5QCLCBPGj+KdTluhZO3sA9FBsTjLk11QJzLzQ5gGJP6kOPCX
GD2FMg2quGgzQyOtL7vogs36Kv24MW/imvsoVS3nMhWmKa+2fDl/0JS0vpHsL32DIh7Y/iRDpgUs
nGswawppGU9ons5XvLxMtoZbN2H4ma/I3mOEoz6ahXCqnqMeMvWSxOZej7O47wFv4R+b087o21FC
4BJgg4RvNo3URTOPC0T8JPOHdmgTqz/YUYNzbAQVG3OmFupAsBLPO9kvbG7ER+OxU4SsDCyahoPv
6qK/u+9foq5VkHU9aMDBnHwGyWgAIOrt8Pgu84cvq/t+Jqp7a5pz05U0PJwEv7/fYShJiwno6TcT
TLpjliXYnxekLxCvxCyeDB0zaVJ1muAzNUlwJXePawliRnQ2pTHXFLk0H+MOEE+7Wdm8rFiyY2EA
hHitKab3pOTfwZiLTHExtvYaToQiCmqhoDonYq3ujaJUOvwf5PIXmy3lbuQ13Ko1kSaldAnOU8lq
YTlrH1SQicgsG3tINYilkghglS1d7TyWJCSo8tuRiSuYI/Di+UZgNPsJtHEEvxVbeQzvoCKvWzSd
FUiSihXqA4Gns7cUeKLXuKMY/gcYvWmfvJKfLJrMNcR61xfw0LTQW/H2bsAQOzdfBzCffjteLXGb
xuXv5ZHBlkDY6oejF1JaC997kI87+V0GZNjFSIGaNl4AUe4dmYX66Wcd8AsCJpDYoivna0SAhSqM
L0KN38AuEf4UR6LDS/Tb35O+8AWR/sE1ACu+72qWKQTNcTcowo9jGa3dnHSN6QAY7Hbgjgdio6/3
oWRWSrWbeW0iFJVR5q8/3wJSVYdtVElnpUNcJhdyxvxLFBkzGakF60Pl9thp5a3WtrjrqqWXDOlT
JqZN5Zf+RLWtdAwDbqNjAzsDtuOo1WRu5e2ssRgHIpJGIjjq9svdeD0ND8ZgSN0EE1lhfZpgDVoc
RhU+ZA+HkaYzp7RYiV/Jry8RugSnPPbQrJINM1t99F4OmEMrdDimlwW/UDgYLBZ4PgQ1bypkYEtp
5/gAsIdagO3dSLo2ARGg5JmU6o7YviJ7WY7VNnZ6lTRDGPuDPPo+3Y6dsP/Bsa3ZWYy1TXwyRYXr
Udc4Qs1A+uuL54HeN60WKDBTKEbc0mZ+4DDxxe66UJXVtKxisNgsJtpWjpT40tjQmZ8Mtf7Sc5YM
cpKK31eLMQXBbjp9eNehgDGGraHRORFkhxXLgrqdUkX0u0wBFwqsYxOVuN4dT4/gwReE/MFCMqdo
D43HCoznt6sWTXfLfPoi3b+B2cwahRc9QI8IwS7GiMvB8mrZi6EIwBehrKB1gKAXNcQpKaEeu218
fjoLTUaQgY3/5X32G44mGFcOulBANe/p3PtbPvahzi8jA/zuk6VrZUGPf5vqbalovkD22pvQ+B1v
+X3svp1RjRIfYo7qZgyYpFqzy6qnxI3zHWCDxDBvu/FrN5MinAdH82ysZl28HrM83LARHlAJU2XN
gjWP87WuS5OEh2qynTDzUAYTmdnqJPzuTvxfJ2AJzrYTZNR4betxoocw50KzYPqRtjbrQhMGHVvd
tPJ1Xfu0trVd2kw/IxnYkfQZhoMNaNjhY84ZRSNvci9rIaKd1DPfqzf97yIc4hmE9d6vNWWDM314
Debqrc8M/8lJ5CZeFi0XeV3SDZQbrUg3bYiIl+Mok2Bl2CYYHi3CxS+hFBpzPcIEEqzNiFUtawRw
+yrHE2/Gwglf7vtdqiQfJJICVNHdxy19mQerYZfgem3ZVmeUrpsSzkxOYI9j/PLzrn1PINWsj2HN
X4RBRrsoXk/LC0TLEagbiYHUlBRZqShVziSJ4z38VLXdGJBjtw148JxuVWdvQwcqNXvAE/IWoeuV
cYe3GVrfr7X4RGGo67po2RE0dKQEDpucypWYmUn5QB3X6N0eugGRiYIPAkPqMekZ6UUQt6HXAcKg
nzuaPE+yKLif7nRkkw+j+Bg5WUJ2fQHaFSPsw6b2TFmcFhWh7VZUS1DV+WRsdR+hzWab52sysNMk
2U5kvnDXdGucOdYIpYJ/4bfva+TVtMab17eiIZ/UDgld4JQLdPCsxEKIx4dDMouFi36z55E1wC+D
HDU4o5rF23ZvdB95gao2YXVsESw2FzQCDXvTlY00nA55Jjs/OKtI/qbbP/+HoXRwBWYG01ByOh+1
EL3GEWHgRVIeMI565r5zrggit+Z30RYpkWcYVUcv9cURUU2MVwmhMFTc//zsI8KznN5IIJWS8fDl
ODnFJGZn9EgULqV9yg7EwZUjaGW5iicHNrylPnlNLLLHVLOP/DWH72GHWjzvwgkXRBfvzOzSiOuh
/FRVU1pipT+Rydfj1S/lb9S39Rsf2DCsFquprIKES7ohQ5Rh3lXeRbN34a5iVdFr5djJpHnaNdPg
IohQiWWy0qIil1c6mfZxZz7uvXd+lmneIsr0Hv+1Uw7Gav/5Bu11wfnC5Bx7yJMlsShKDzJe3dr1
AfEuY4P9KlgMWxoj24STSZ8Nrv8H4cSvnfpvlWCAxqkFdpxQssa8kMKGHP+3s9Tg0tCCZKUHU8s3
xZLcpYHoUxJFpzIVhtL0+mTxXdu7gmV1JeZ0OnbyDrmmAy2X/6ndnT6xcNWQX7iaAsbp7t1EfTn2
fncpCIT1+essgg4ZQFSobXjEjqRxYi5x+H08YnNp2l9SavAdn7hc68a/+xBL6cxD9cVhepHF6iJd
Y5YuttaKtU1AxRf2npplLL6K/oADIrLbqxMWB3rK3CAv5Qb3Dj56tYEVxih3WP23SdMx18noKAcw
opjBiauajDeIHU0vpMCW00SORMdQHB4LxisQ6wqEJzu0pi/4TBRC53KDyyCckcLzCUHvKBT/2yu8
BFSb9o/BO9LVehYp5RQCIJ/PS0PqM9BO4DZxVNccYByOwr/c4USGNYEBQGb7TjKM0aNhMIdXr0pm
s4ulWeYT0OaYvh8MKXpBNhxBq84FD8fUCjEJlDmHjkmRqTSoGxUZwhtkMVuduKfrFXqQR/4H+hRU
KJYfPV3nE6N/iE/A99CDEBbPKTMBMOSXQSullx95laEtjSuVa0+97w67taGYsu48iD7znFaF92Sg
KfRPlU4Edaion8c7RzGu6K5EWpcH4YNxVwrTJQ8pMqIEVhiFjSW1PENOQAhG/HIdTG2oSJLYWIMl
yLX1j2L5HeGPUNzd2I5/l02Vpgh4vOQk2MXAwUSrk4X1xrwNq5D8pvmDiIMzOlkpeDovYTOt/Q/t
y5l2XwAQgNJ7aYyT/yKxPAfNn3athcSRYR/YY6vXlFQwE4+grAoQ2wmLWlD13cG01ZCw4kWjSJws
E1116k3MMMi8q73zXwnnQ4RdQGHjkSa1LM63Bvnfx3dM0bUBF5zqI+eOK9XPw2+e5rLZlgbWjOJC
zIgDTGaXOelMWwBpScUhIPBV1Z+49BTkvEdIxTEtmHwJ167N/LxhEZN4GIkGskQUA3pEhvAuV1Jx
VghXAB1VYPOkUuhdXZtnuHcifnkzUOeqbgct8lYcb9YiM5LdjcXUhnJAUpcw2ptcqVy25FGKVxmU
BlsZkHe6Q3MYnaD2odpMj9Mfxk5BflbzA1N3/GU7MtK4nYMBqmaV9jQlyRGQ7L1SwgfUMtxLzGr8
t0J6536j8wUfHs4mCM1vkBVl8DCTM5mGsd2ZtXaPXaf8imIYuLe1Bj3tK9vMNGRFvpvurTofKxbe
6pDshn+nuCqS28VGvf2s/mFaukiSArpJEkzhAI7xPhAvVQd8wg6aaZgU3SYfeWYrHxXDKSajayDV
l4EcEXdfKzIENUJ+L4gO5J5byzTHNDrN/H51qXNWlZhhpH8Y7hssOh7HswbB/svFyY0NEJOr8YRY
J16so8pZhdJgxIFRm9gZp4WxuD14xPPH23MuLKVbEVQ7vLY35e0jmeSGgrX8RbGl7gKQ+UXp61Cd
gvU3PAmgiC+h9u17u/lxndepc7yr+qwQu+83YrqJRGw2g86aYe7oEv7e8AKq6/5AFlBuD8kcyinw
reC3dSKDJArGfzhabuTwJbLJA4lPlkuxa08ACdR9Enix8dgEiyJNCJPPQd5urYXebiLRGu3QYQbN
PRvI8lF8xW1saMlt6ucEDIDzcTd2m9LLEjDzMkkhnl1ukl+ODGsZWkSPngDXbcxekbROo6Xaycku
2YpiARujApmcyslACYo1yDaD5iAtNFAZx9dLeSfNbzfmuOtlSZWDSVskkLnlLjgdHkad/rPQPCXg
2gJ4ySK/ypiE+AjVAFYLZMiLks7jAb/nJwleJl/GATULVKpiQcogLBWMiyS92NJgFmV6fMC3C82D
0hThL1IhwJm+a2uBe1m6aULi9jMCSovBCLElNHVH1PHgqo5glPlL/5+hcRf0VbqLV9ERM5z/kKmD
zdu/mMPaYm2M5FjIl9GO2UiPxL31ZsG/icdP6BliOi6x0aBqm9OMQm72+ILuxKPXdhOsbTF2cXD3
zCszekdiEj5+WnQCMaz9fuJgW9ftFrnqdyFeZJSvVdKYQcTm3paQU6mMF+oyiPVScImjcQPE9YiO
7n85XQJFueZhPjjpYdSIC/VZAvyEpPwD4+SzfMntAaMxQapcqHQuw7xDW3XN1d7PamffchcRwHxu
jhx6cTh/IF/7zD+Hck06LewGBfJyZOACuPdRvN3pe3wEsLURoYFLKH//vzmPwU3kDIBAGzrMyiXr
QJs5bwkv+n8/uhEmgQwmI3vYBL70Q7a2FUj7r+PPe5S8eAgEARquYspPx8bz2JfD+ekYOrOEAbeX
EONgFADzRa5f81uJU5AzJJ3t2msDUF4aBRwDNjyZup/i2STc0UvoxA4TVvILDDNbCpaWTAs9taCo
nUBcpQ7quoNOpwB7Vt9/yxXY5JVztSztnGMN6KP66YeMOwQ18udD1iTtZ3FigTB0njDyf4lqHKfh
8TbBNSw1yYpda3CZQvFfnH2PEJYcwgOph6QO5yNzhCpYCI2GD55/FBSrO4VKySTVN4e+nDN+6y3+
yMX+yULm4tETZOwXtcGVH/b6ORIT4Txk93ttCJ+xr0i/SvynHkL3rFm3Ixqg9c7I6Pes0LlB+NU8
2bMNC/K89MMSbBfzUxp94jWAXrcHPKGMd282LUg+QyPbcJQlgQlYZZKGhJzCtHE7ZQxTCJVToU3n
vyGU61+DinLfChEYK5CGvgRcvh81UE7a5hqLvvyx51jtBM3F5qmJntsMQVNFUCKdmDjKtRGjVHg+
H9kWAbuANAzx0hroW7rYbWY3df11KHcr5DK7VbV4r8QnVoyPK+7EhThWQ+MTvnymMBLv0Hp2Vl4J
GfDk1D852ebnOhh3H1mx+kTusmJLdu5ufhXA1RnpE8uhi8CJm/CayW7zGHmw7adRjgczflxDF1bq
zc9mtOWuxyAt+tgHsz1ahNTJ4WLXGRwbPTkMxXXhRGSBYGpe0f+QMbESE6wXJJbK71IHjUAFu6GK
hkjq7a31hlW481H4kUsnL3Gn02unidRTdqcEAGhTt2I+NTRZFOLYFemcM3EjhYGBgC6SJO/B/OIa
tAmXg2YhO9bHGTFU5Fwsg9i4tYNB5Y+8AD/MMCFu1c8OjLnjWOxU4hopxUF9SJsCPXZutNoJDMjQ
zRqQO70JW9yhaDpV7YotAhPk8zQJ6Dltprg19a4F+aC7yQe/H0aCVux2iAPG8T1pXpGOf/iyC6ya
dLBvH5NLSNCyVERhMWf96PQLvuHBMnwX85fFcFjfrc1Bs1hgXEhTT91VWKjh4CSszDPA85aFuZeG
YJ/Fy3H7PtGL/6WnF1RxUWSELyCiNpi/YMamke2Viu18owxvulT6NUx7Z0rvlciA2V+dLauQweml
s9Zp1b8SIW/4ScGdoanMl3bG0Ae7PZKrpjp7iT824Ka+S2ujSnbPi+V4lzQTXgBHu04rE++QYOkW
aWQHRVRa1AHK2byzcWpat5zJDvMSswTbS7tBTWZRrcczyNwg6nm4KjopsPup00Pg6GnY0JOTZHfJ
Y8K4zu5voqg0PLcEplYyaGkGc7IH6/iw6eNSlO1+yIL7ZnmdFT7HyGrbTUL/gdeJSDP9123Hv+AM
RPHbuSsHXhtuKuuCvW9z83YXuLNENSKamfPWc5KHW172/sJioIGfyRVidIgtn9snJ8joAT+NbsJW
jiETDsNscfqqlaIxhmoJFNJtar2UqSZEM4oAzjoIS4uK24QmRm/DLyb6h+Q03nnbGjx91rAka8uU
zdZzHSkdocrnreCtnPIKdfhF3Hmq6O47foNdS9sWQOjyhqAj8P6/1NGq+6gm1il3oWP0RLd2YpBu
1SZGM0WCoI8d5UIKtQCVlo3dpQzBQNx1+qlmdASN6psn/GC3wDIwCe2t+THvUM1xc6BWdypU5BF8
4XDjViWw6tp8WN2oV14ZFd5hL3Zm161ikVz3e7h6k48ObcmZMcJyBd+JAVl6tF3kpt/37XOKB7HN
wx7KkUQzcLmqb4JBLU0n7JGblrTF2pr7C3GyvvI6DDxGklIAfBwwJW50Lh37V4JlxIZvMkYpF/WB
4ZxsfVcRKujXIVF8IYoLmhA7VS9vCNDylWkTrVBfO1J8ZAZeHuLZs+cU2BuTZl7rQg93x/kZbTYF
vdG+fg0Jt0z4aEZKl4aYsSUinDxBg4wn/78w+o/kHo/sp2FFpuJKeizXVMcjgydZnUJQeqYWVWxK
q0LORCdzu4ncq8aaLIkGwZ5LHiFhz6ixS7gnT/h5VseV0kqjWnFtgp1YbJYXdS5Xelea68U1Lcny
Ld3KM23zDPUbGEgl4WfrKjcnWgbd2iYK8xOP7NlBZRvXSW7d4Vgwc+3i51II30g1si6boOJNu4Kh
S4GbBCzgzCDFww3vVJgHKbc1Y/CW0vT+b7wyVwuvIiXw/v291fmE4LwMjEWGplcke2amQ6Qxjx0a
W4aJIa5EF5PVaX+2oKhe2IiiJLpDZzJrnhxGVL2vA6fix/JvfmK/3aUyFzOhSCe+Dciucozqrs3F
gNvHpGNmjv6R+r+dz586xhZJe7fsZMdGF+yQz3Ts3j7d5Z6vrw6nFrQRsySCofMWxiQAJd3O0Gmg
TUe4Z+WoMfUgs5w0dhUOrMVV2QpC1aTRfNsN0TzBbMzyDm6PiI+63BY00ROKk6TiURslXr8KaKdc
ixHS7gJPb4Yz0d7CscBJsrqkYnn0jiE6oNQP0NLgNBSCcNJUDkvuem9PHZLibTQ6bwGWuSNwCibg
v5SvPjnD+3pmeEFyzhTl6xgJW+z5UCQMRAEjGcvphMYVgSTBQIdtG4WM5kdspnwJtIz5f8ggn4Xd
HpCE7YdruWaQsmSzVsvLuW+ymuuK/baCpYXd9altC1Jd5VQFKeIEtti8JKtFxmICffj3Dx+p3wiA
w1E40BBDo5EWHplhIWs4FY25+PLjkQFNyNyJwgw5eO7p0AExOCoPcDgZgN7k8vn58k2QmhcKdZGm
uYQbtVNYD2QwcmQN0gTBtlc7N97rfnmoPwmpnF5IbCNSF4zQXtFTkaMzFM6j1iLEi8pY5IvtcEy7
Y4ju3TG/tFrjXVeT5kGwBR86jWG8p2OBBnIz0SxOUBIZ1IlgCOlzizNU0NAxaLJC97Aau5SKYFp7
Q/1D3PTGyy+7r8DrqU46sZKZ511/vw6baygdCrkkzC9xDSHvySNlLpnEVI6T50eK/I96tfwocxTZ
r33qvEA31xRt3URW/sdzdRbfzpou0IdcI0dOgSquC28LTDsyo3hxvQJuHyYNLJg9udVQOEeC7Dxb
1Emm5iIZoHLEhs6WmDinOX0hhnKAjAd3JSV7yvXuuRgZVQNCP0LcPK9E3CUUdO1qMo+DCRBrOj4F
tyVJ5HR4rbMVQHNzZ8uLdVALvPVEVQoiwn5Pt6Yq3f4Z4xf9x5ToF0hW3lUbF2qv5iIJSsqVORYb
MVTZ+jDhs2xeXXJeuxOfbZZVheYzMU3s/oI0GFnCARQiZwq16FeO6bXQGtFdMxF6tln+bR1SjEfn
xaoWFm+ioPKnx7ZW34uGe8wqqBVQe4O+gh9P6Qte79PLsm7P2ZL0BXOFneWXcxL5iZKs57qeCmzu
wZ0RZB8eMXwpXGkyYpFhGN8MvKQcgBMqYC8YdnOOJQFqwbK22Jm0hnWoWiMfYGo3ZDhe00kq8mb8
MhysBjdo6o+2IfGw/rxWjJcX2XCzpx2Ev/2PeWas5V5y1RHkS92IUPSDxIsK4BxFIiOfTv1CAyjA
4av/dCypxeZuujaoLGtxG6K21PlhyRaBElVBlSHVUJ2ow5YX4fhLJi1zaxvWmPcd29EgDmBEk8sf
G5MxD4UD4ZAwM1itOGy+9kvTpjOku8VHyScI94/k1btTnkEDmrtUuD4Ckb8oIvKUh6PVhSEK3DWm
oKdFj1Qmn7OManT4su37iA+K7gnua42N6zan/uUGmSXSTk0rzyrIKLoCHtsPc+yKOnPyJpQFZHKu
WAUCtOW3IitMtooJdTF17gFENetQHi8RILkRDZtdtz/D1TTdSX2IruhWGy8G4O0bWpmEILdmmuvo
Kw/No0L+SNGxiASwrtezOW8FKLAH2ETDazVOfBwuTrhb3FT3KCwxeLfTXXzbrrtIZU6hVeWEjPAz
KgSsqST2BFonfTwycVHGMYCkyNWOAi+vecbD5qfkvbXO4kxXG8bCtO+X0UDGcZqY+hAwHGQa1cZe
6fO64Idby9kEkydsMvQf/RO4EpyJsNvHOYEMY2cuFoF438QbsYuIEh+BamryEwih1MZOUehWwVwd
T8v9MZyohjmDLx4dOCYv/zvIMpsjDDyfLKcjYOh3ISHLnfmzYYDyOiL8xFhJqR3hDBRuHEZdAvXh
tLkJsxwNk6g+efmykE9QwJRKNaSFI2HTTF7AMwbSfqmSaFoFMbQfaEOHar0zome1shac3rNuumz3
3BcYTI/+TNEK/KjIaQc4dMEdGmhFwBoBep74hjY8cNqfBQejADleTfvEf6J73uPWk0jrWl77cNGs
axqpJG+teATK6Cg3pC60zX9ogPIKRIOgBshYASWrN6GEkihyikDLQYs40Dj6NxQ8yl7BDHTBSRqX
vVpfMRUJlBSr1MaMvf+GxJyvsLsGkgpgbyp1SKKbHyaxarOUbCoBbqFay4zRqWGM2lp7rAA6PWkI
4WenMfAsgJ96KlTPGUlA+nxi2ZyEyJG6oxDBuiXimn7A1tSDnb/Hkzm7Y51qweklWmz011kG8PwK
E006V0r//l2Th58ps2sMUeyxOMNVpH3Q66qsAqsuAblKNzcQjcW2DvsNyVEI9iQeCDzwJ2WL1liq
zDMNt0dZgqSGs/ANms7/KMvXg9w3TlYAlr0e+tSXyjPxvYVnJJLSN1ItjuHJl5bKnDADMpabZVPu
hBSSuFFSKfLuqs8GF3XmCgBqCDqu4fX5JYiyuI6aXBXInVkcfYzG+uLMfhe4mczfempijiQMQvlw
6xFyeQJgnE+PS7ak6Ub5/BxHjOMckVqfiyhZF1sdZ33bgJJUKq5yBKRr3/UCX//9ow1oHMdKF2A5
D/TNqW/DO66tNk/gQLbI3ceTrDailePh/cuqV8U7SISChn/0sU5kxyOQu9baR03fYKgQ+h/tD2gp
NLIBTArIA9snsffFmY2vfp2KmMkQlxpmm+h9eSzX0TNPUJamSmz+O4loRreXY6NhkZ9aB3tlSxMZ
ubeR00L/ccX8p/YDuI12D3T3/nTQk7QDixdk35H7l4Iy45WGHAhgu9dWAIiO5/xco2bUqvFmRetC
dx6tBfYwiUK16GCcLm8UlPZmIgFoXSrDidzGzx8SGeWoImB/vxX2tfe3PSkVqbef08sGmEaXpfdn
CI9rWxBsb5Zv6dXXDF8SAEYT+paxpqiHy6UfcPz/zJhl65K6rzwp2gzXTw8DaXcym7oTaD9Sbbid
6bGoZrwpqRwrO6rXpbe/cPSVejFkEhp3wUQcN1hOQv7Q+2OaqSOtvdpnlNA2GeYOKfAiIt5S9jif
2HZEjyyyCM+q3yZdZvbSCiwxeq2Q4WLBIMN4Lpo/ciKz/Uf4zUHYR3dTdCxgwsU/voaHIz1mutNQ
HZrhVK5lE2YNUErf5eq0wqakvG9TYLFSmRkHC44fS4qwonw+3B+RTLX1tjILmPSrSvijOx8xHbs7
re2hIg9Ujm8gyV360Isv6tnRdsf4Y4TekAo56ZjpDFTeRTUkcb1jYck520iDDoKyDU87U/I8PcjK
Tjy8m3yEPWig07aFrmSHamzeihgY4EPGtjUeXSWpoExYj/Yos8NHZlPgJ1PAL/+nr7vtgHyejyML
FRnidpBuEQa/k3wfN1BLlETIsBkbdBw4/3F3r/HDVPSSzvscjrihgkCshYv3g/UJGezk5Bq9z1FA
Ds3XhtcVNzUEofsF3nTpR4WN69DlYkj3JPJVrlll7hnqlWtMP8OJBUWPFFqrS6quNHA5zwjON0qp
a8vQTv4Bs/RgzkKMQ2mBauVQsrX0UqQyQJ6SfjSzjyI397rp6z4mYnK6DdL+y/I9r1yljJIpmWdh
d/0Bi0s0aj7cyE++oZrc73jxvKbFXXWISzFmCWY87/kuv4hzFSt+uxepXApwPxCqhJgpej/XPG/p
qrC/zi5SuPgxeNnaz/cikx1tT4GuQ11aZFbfDvjST4M0b35yu5TE3YGd5X1iO6La2m0MLI+gHpBz
gTGSnWLXWCO5ZnXlZYdjRS8oR+bwipa+nmSxW1kWDbUANvaAHhSQCNnpYmgR2I11qy53OH6v9qh1
YumOTmjleBW9wtCL3Ed6q3vQA3+5YMJ9P+23LcLDHLzX6Nme5jM7oAQE1gfdCXJp7GNl0d1aUyBs
Myva1BK7k60959FBI/imE7FAwbqOF1bxjPIhyxMOxFNgL6ysItEbL6DZAlytKPOdM5IVe/hI202w
Hf0uFa3VL4V/PfFZS0XP1Pv5iZclJJvX+hMClKr6Li0X9cQ7gDuCjDOgjd6Go2/gUu8YZCNlSzLX
J8gV3CwUYwmFRsMlhR9XgtuKAAzJg69KRoydgL+smOxvKAISuGvR+95NCtD4a9tlE0chnnchlq2h
ooOlqPuptCmzCYhLwIm/pOt/xIOAHu0iotS1EPnKL1ixyqD+jGb3UtWcOHTNIV44hi3UjWf52mAK
JF63xpusug1kkYDEnUVPM3bmMhJ2avzC0cJCPgMWyTrm0x8ISwB4Y1DuvnVdrK2ImoTsuLyBfr41
c1pJROvH1IivFTuYS/UgnBj55QFNRm5TsBn4s/UTsAt/+2JwyPT3iYZU122IsPl0TXotJT4Oanul
CkuVz3fxW+1vz4DySmXH5u0LDOaCiEue2kmRGCVN0kI5CSXi+OHDma5tmnF0rtF6q8k3tdxrqaAp
TVzCH/Fvh8nYto9JfFamSAf+lrEU4CvlKiXmOcxjff/uG5JLMlOGNITQ/ImQk/xwcANKod+qDfGT
m0082vxnRT2E4sklfhU1EtAK4EtpuE6SkPoD0/nTU0WpmP7m7Kssto4TGncYOrS5OPoECAHEtxC6
lUt1GYAMM2YQRVacDefP66u2XZOPcqD9KmKWaD8DS4O1jfn8DvjxBW919bpOgFgmrXGM10st+O5T
jWLxfNo5616PIq3SeaOQNtqQzVdF6Baonflc6jqiHKlHiRFXD9Afg3K0sTTWH0X5qKS7eB+pZUbU
B5mBZNfPqRHcvbZej/BAZjVKhWBDoZ4TyIf9xJUmOxMPmwGNcNroYQTkqnA7UroTSYmMyxVDXcnX
vAK0bgw4a1fWkU90YUm1WO5r55/cCcxjsoUUPhctkgzrI9bMQv6ffCD4LTvvooLtexrQ5LZJJI7e
iLKRYBLG4aoRFIR+TpY9GTFp+LoyXx+SnfbLT5iZqQom/GT7cu6HgSAzxbZ3kCghR/izSwxijJrA
eFVH02VGt7bQYX4YPaPPjf3+N1lp+VAOx4ZH1doTYw54bzmZYwe+YLMv7WsrOSnWyqgQrc14uOYA
cofuRnAfR5OgbyAEXcGUflhZP2l4IFPYNvd89H6yIK7YMT78ZFbvYv65zeugpiM2yHYHGHUAECoX
AcjMAiNTw4GVlAA+imQyPpI0W7+n6VNt8xqrP2/erf1yRv/vkVYR4AtTLHRirQe4DqDONRkV4BFt
MOQ6zRFWpXFjrsNk7qjd+vjWuGN7d2578h4retK8ohVdf8xSpsM5D2pcSqgGJwhuErnUJj1//ZaX
rhAWRyJMm0mqe80wnxixDjOdElWzMrF26jDrruu9VgvPF2MLF1k2NSJkiUGtDlqwLpkpTyu9vYO4
xqRGml76GqGI/tTfSEVblwC3chntPKRuplLJ6p4l1lRI5hzwepjnr2Ir9GNBVuiLu1e0wFpmu1VH
+vb+irQnlbkHYUe3nOEUoj3h3SB+BNmSnvbd5Kb5l2uDlasQU0OqkKeFZuKhp8I6WFNHkVDNjY82
X9DC9U/Oh6ao1gp6pNI+avt8qFKsfExQAWXsh/qRqbtSn0ScGnUFwyQdVa87XjFFg6aRV0vgHH6d
/Dc8GIPiAvGNDLlM9xxpxFQjPJgVIfZwNhZyL7lm9fNsNhdv/icKd7+n8qz0+OsyuV0lF9ivDBiV
mPW5ZJZVePSO+eMdjs44S5+O4tAlS3ha3U/sN3FdtgqwGr3RecaS07eKAqeeJsi+GTN1EFfwekuY
R50pd1luFPHGj6JpOznsKXkymyysXav+IyfoC1mpoZTJRw3AmPsNdfWPZ+hOtAUEFuFkQ7cOJAIe
mokhGiWMVZ2PM9CR7TzkV2zVgFNeUiSEuP+uvxLQf1VPHZZ2gTfva4ldI6jVptznkQfx8MbrdyjF
qoybK6e4dSljRqyI3nRLAQ41FwXijubMKn6USzabkolXMsF/8wkeWd2k3VtPrK0A7FsNqNQ9aN4x
BAk6l5O10zGwAhoaxeWq8q1ZnQSYvF3/ae55E/z8vTUroO0VxZcx8IiOzIcQgp9BU9yBzXeH1Otb
IG9eed2n8xA+tcFl6iC68TLwZ9FHxn1fYobGAvMs0so8DD/dBogy05D/D6UBsTHHhy2vHsGkSthh
ttKBsI2Mh547xKJT/24gZrRyvMURIMLeOrqSXpGKwb4x/7gBb3UOYyZwDaV29Oxl8DZdt5h49bZE
lQE/4SHcgItqSZX6VMwKPrzaw78O/41AP+MxVnMaAZNGHW2Gw9h2b/5EH88KDfdP2SHmIGKtBONj
65tRpPEw3b8ATPyNSTTxp8ffg7Q4beBqTkH8lBo/hFj2/HIciIQrYNaTB7OxOyfFxcuAN/9gQPNh
Amyphbtbol56DWGVM3AUM7KqdJBy0CYqoQNT+Q7YKprCopyXKatV/a6Mzv0Q0B35JsgmI9P/yhjL
TVhNkcl039e8pZLeHLe1ksls+Lr8TboRXRMTg8crPvkOEdzgf+AtAd2/YLjaakLl7oQbfSJ3aO0k
hVeVwLvn3xvMzdOGwWwclsBIioMSSeowM6JmZjp9BjmNGKD1zJIIfiqF9SSy+nFEqHh/g4y9dSQ+
IFY30qzf+AjrmR1SLVsniwwMbycgX2PktWgGZPln/ElQ1jNl82bbz2GcFDRZ1eBANSiuFlOk8tCZ
p0Jx7FIYe0ygl+SkJ7q2N1zQi06ZDK+RGQssTz86yhMBLTXEMGsWCQnqAAfWZekxuV2sye2OLHDx
F7rmsPM9Ndr2Sa5uRQo/PXnBHXHzhi7GgKlfqQesZ5/zeYG4Sw4LRWuNd6LrFCwHINOMBrnvt0WB
UPXcGvIF1ISmPitzkPM6RJ5XyAtLF+wi8WRbzOJHq1fOrBhBdwjOx9Jbctg5smao/BMgc8F5YKEK
TkiZoMgS760Yt9fH2ef3o82h59iQyBKAdzFSRLlAg0TYQYLpQEQEH2ogf4pVnluZnqt+JGqzzoho
pQn9Ro1CZ3HHy33g/xTH9WtUIUKtmuLWICSZaYHPk91YMQlREcbqpvGPjEieXWqtLSrrclRQArAm
rkDZSzgNJRgd0TjhwjH6049TjWEf4QfIHjNw73jUtIf6FWqAv26qJTQFC+523F99kC/COZWKCeWV
mcOREoG5fEp/nBu7lg0yR8s06FGyTxv+1vbiisEVTmtLVYNHAhuwHV3umUXSRx/3+FWwsKN+3ODy
0FruWmtJFMWSZVsCj3JzQICbDbRmT4Ol5ETSL/Qi+w6gGktwnmRrv1axWiEXv2sOWdTuTUjIJYDx
xcdLHYLe3ByzoTJBz6wBgLUk7ebiJWrVIkzOabw6/woZXJtqDnLlGicnSp3dy8qcESUCIGpMlXU+
BOCR2qXPMj8NjuAV2xb4LLxzPsmR3swmviEk1m8IIBaQWDiRRYZvBwegkRhbQh8tlH/V48oJ7Q3k
L+mG8kHJZAU8/2jn5azBU3lPQdPdG/bMJF8M0Tt44y4qmzL1lTjucYnlz/qkq2QhPwH5mi66hnKe
VnKkPQVqQ6noDtQ/BrSyfaG50FBx0/HEm4GISdb/NBPE0vD4d8s80m4OGkHdGrO8ohiMX97hZG5h
OA19N6bmLCN8P8BiFhPlKpE39qFzGmhr+dQRe4sJnw6dZiVhszRu7Csk6fiGCeV/990yJtIR9pWC
TiDj1qXvLKgA5iaYQPa9qIxY0WrOCQspM1qP856eqJH0t6aiURusrUdAcSeEUKk1oFsGrh9sgILD
onxCjjI0Y+/BU1BxXM52iiTjnp/erL4Ki5yAgFTxpXfGXj4+gOWWSMhcusI7pX5hNGFbVKxUQ2ex
IjQDgHF/hjRH/LogeBj+v/V2mBOW+zxKicL2yKzN4JsP8aB1dbnntkDyisChiEyiQDTVTczTjQ7Q
zSS2oDZ3NpeWXpj9Ydk6tKl1NYFYEX9rFwGWKycAqLJx9FRZbgGFxLKqTohGcs2OmAjOsuX+w4zC
V+FhLVHdIq3YR/JWj1jY93IFtozW1FN94OLf5GP25ErUKv8JlxP8GWUGBQ5GrzjabJPctSa8/jUz
9sU7WZAPwa/0GNwMI5K9iK4h/gubyHqR6OKE9g403yN6JB0PNdKYF/5TqxHxA/QIApyuk8n47KYa
HXeyWRH6QIZUrk789tvxn5XiMdobdSzg7BjIRCJ/b56ORFKY3qauuMW+WU5WYO/czI2KUF7I16BF
Up14ZPMF9cAB0MDY+YyFPhTrla6fRFDdq+I26xCakjrUFmzoD7yEWk0bPbVmUzvXImWCETxXu+2R
uoCXk61YjTuG2llKcHlL0Ji9NkTzpgkM7+OMDT20HEtokUgv4K/vUnqCuKDUxSINngR4FMaQQuI0
e/dREp8kdbwmyTXzmfFY7yES2TAuFlFYd5CcfoNiD1qnQYt1wv3HH9+FufxuCUlrbIRSy9t7Cwxu
ueiSLufjIIAqjipFvlq1erYpeOujUVXL1jGFGyrk6z529NOk8H/sfsZIRRxVczrjVMuPmz9Faeb/
z57c2zACINXUeMmE4qypVSgyyrIDfNkaGWbKq8XOI9hLmoYojgw39G4hwe8wN18u5TJjqF9TVY2O
xLpZWlcr0a0bqVkk8s6tRPud2tdDJB7ngFSlLtu5/pdGm5cFBOdt2Dl6IIZiUB00+JBRBK494wbl
EZL+gEoajnd9WK91fJTxQ/D6lIATRgPHqolJBKlpmG6GIbzkk0yyGc6ESYFOzMdyCT+MU/SfiS1x
evzmS/hOmwt+faGyu4jv4uVA5Ibh/TCW3bvIstFTgpK66gcqoVZnf7h89N/7H0P87HK9CxkUXmfB
N0BkT6ZDBNkgqzzCWdkSbhcaYYrHnQXLW4ux9NmDtJBxL6nsLAMvG969tpzWTcod5rMzCwAgzrkA
zNikTHMSjFccpZGBFm9bm5m3WNLSPj8kZJvpfjYLwwrwIHFuVziMEkgIZv8TvazlklMfCKduuzws
XFBPcGr2PKNengcSelMZru5nTkjAH9GjNMrOlwCBlvArdUFrVBL9UuvdPtza0a5y6EbsheruZ+k4
EHq+ln4komsA35MvEqxZePRmFJBMfSsnr4Q8PaKy5g99uWx3C0Sdv/sa85xES83QjzfY4Lv5ceLq
M/HlBtD/zdGD+uFqz98WASii7dWzc25tjJ8zpP0cLAC+6BuD11413kd0x+EmU++cgn5iVesy2Hn1
UuZVyDGpttd49OuZvp2YXgv766mtyrF619E9UmvHFjjPDbj+/CHzl7/9a2O6ES/FW50E35C2zqP5
ldLSczgqgtY0VcqYOcD24qupObDxBd1FfywVS3QzkbGmP6zgWFaGV+WI744FyfFsmTrW28E80wjI
0ocejdozHzjoXTdRL4tPXE+RWr88uJ6Rm8Pm8Q1R5c7VKg0qxAWZ8guHbq7fhxPUAtjI2JuMnpHr
SveLTmsGaecKHQ8J0Ojv6hzXx5HXEatmEsO/Q/pFIvnipnO8oKolWro0/2JiZ52Lu8s/djQBwW0a
kOcnB/jh1yh8G5VgjsK3nny7/L9sliKJoqjBF8H6dSZ5Jf140rgETlCQQGrRhkH1V6LU3i+gikRO
oYaFma1ZDeT7zvkMLm6pCb1hirUyVlQI/CH3AgFUP/hFSjPpT6sNFg6vga9P4bm7Ro9nqIeh0NT1
T5l/WaYPAC7GSU7+siseA+CzfOcHgjxSWIIW5Qo4BpEn4ilv2e/Df/np86Cqd0hJqZBjQvfYzHj7
LUZ8FtItLoxtCJReAjdsfiFIzXo4UAZ8/P1oO3m+dKpdx+5HJhHOZgdjwRnQSe19RHaEnnknhgmu
3NfxYSxghuzqhFp7ypn4ZF/3l4qqZ01BzqlHFBB4FDEDiYTEW6sU5qLjDjS7g3R+wSn/S8KkkCpp
YOZDW5t7EeEskXJ46CYbL7XvdrgRsVyxawcv4KDXHe6Ev8HD0Yj+JwcRvd7qqSDwPoen6MnnK3oX
dZKom9G+F7kcA6I8wXixm89WQx4dGT5kJGs4P8jVRoJoKZ53YAfaJ2FimaL9B0ah7OuWvlkeXLTu
Rc4MEPMXK3d+o55GE11jr20v6Y7i3tUy7Ll9KABjSXL7JHAvs9oCH4sv7vlZZgnnU5+ANMF6fupa
QarpumLTsEV60lOIsM5Bp1GHuZsrENIlX+t782OuepxgWfMybKhvjBDbrKcHJtSXdiHqbpfgIR5I
nS+ikFMc5pg2NjhwptWbzn7r/IuwwW81zoJ63u3a2CkL8hGyh6NIsXnPZ0FwcHicXHWC2M6ZBANG
2kSR5bvjY776z/1tshQkuOss+93jhTSSGrrGpgDNLwfTGiJVuzgmbAeEFg1pX3HoR98gCdy9dAIq
nY+5MH0uRa1Zb8YULD8AgwSo/TDoLkrUtCWQRx2by+szCb5VrmpeTll3UC3Ho3Jk4HLrC/Qh2bDI
5DDx1DodpaHo0mVPPaeSuG6RMBcc0MZkYkoTnDdAQfyLWlTU0f5uvGyTivJQAxa6AN1vCobu9Kox
SyEnvJ3RvpIQh5pjkVLKfJ3npr0dkap4HoR30COLAheesyTXxOssWGciCpkE0uOu9LG4Z+6MZPr0
JXaM6A5pfyHLK4jfQRT5G+HOHgIG1bhkGbLOYRQWoIwiOjadPrqXCRJHao+raC9sN1zV1iHtwC9O
GScQr257q5U5fl3sRFbnxp2OcttkRDGCfyULeh7G6L0RAfWH4DzZJWCfa8XzlGP/ZWAd/KNDV7EU
G3iQ3cSiMl2s6NpmslBNP+D9g5dK+N23BdINb3ldnRA02CSt7uC768vnX1JC/9SItgZ/wCGsjO0g
r6jx6nqI4svgI9b5LiE0nnDGmRwPKun6XY/fTiNHmc7XW0IUaha7asv58F3hvONFOy+T91CSwXRD
jAaA03jp1LVK0EvJ5HMM1u8v0fYLta9fxBk/+hpMsnNJsI/MFzjnwaDXR239qVAVjY2t8kgYRAlo
eQgOkDI0upWtlJbOz2/39i+pBAvhMRJpocOWCI7DkpgbZ6LdmuckYrF4xYy1rfuabiLjsWdrPrDq
i+dM1m0axjPuuf4C55dRxz2vQYzZrkXQMRBQqe+MFJAOpDsLGAiQlwJ7VUwuViicrNbyeEXduphQ
ZKnZdG0jlBsYFonFyfPpiLs+wr+7ZP50bxbf23gAE0v3Yll5oLutkyjleXlsBjJKdKKlbRiROKRS
MDHGo2hxusH9d9JQkn3xy6Hv0hSLWbQnMLXqgnDEcQt88dctm8N4pOUrAnyKoP/xvs5vYg/ieM59
C/shilK2nKCCKYFd0PW+liNMpOTf+7U5o7wQTnXFvmDXyeQqOLd+gOYrAIKSxSRnbgHrzfnBZPnz
dRyUfHpqF3Jqlf03meukh7fU+kIYCs8bDT4IGAXSAd6kgAl3QEpY3pETwLLvVRltQORM9Z/shL4o
2T8bhW6a4K5h/OsX1PtUr9EdwiwkjMMgX0lttyL99BJSnKqwv6aPM+vZglxmkx4vk154ISizHSQz
4WEm4WwolHaaEAH395fSnl+z6hvcjngkXlG2nlfiRSNN2PgtYZZg0efuX3eBkan5spZawVqtMtjI
1y5kP0mK4TgzshOLjS5MtIokh/vAPQY+fVPLu8y8pfnW70RMKw+uPuW5m0kYII4gyzoJ8nKP0fKm
QOLmmxu2wUMQ0wpuIA4fW5GPVPAO1d+pUNH6UodPKyZIQyVwntzXW2uCceGsegFHQvWQKOdU380y
ROpm/ojyZuXOo94YcxBpJHjHzP6EgkUhYGSUqVH9gzqoW82BSj+xGepv5OjdFYB1A3DwGo4E8vne
Gyx/vveRR06bSk8Wfik8oIjx/ESNZepUgEu3VvmMMy6OBpGOVk3t+RC2fVxlB22opjKXBeqiHxFO
Hl7ES1sX93DDhyzYWnicGPWAbHTX91/rAPDv5P1xHDKABnqVLc7LUBEFgwmkQegu5x60fZXVyBTR
R1grUIUPKXKX5Ipg4VZL6QnTIKm8x7J81GTunSg5oG+zEkKEXYu2Ue2Lt/3ooNhbrfLAq8aQgFty
sS1QQyiCzq5rkDSm7u8tpZyVkGqA6rOc0bpj3UFdVpDeXUB0yypKKfsgktrHCfJKJMBpkPHphMz8
dZbMXinJOP49c6FS2z0ijUInu5Dxf4H6RBMibiyJIe7vnn6yvJKLo2no8cGAlGXIlwx0ksOzgoeR
2sp27flA+QeUEGrhKR0pDKAZRdkZ6wfBSl1pQqirT9Th0HN8y68WKDP/lNO3csGTTGgQCA/4dC/4
bWIqlcF1MDRdVGdWmjpQzvGhbefT1m6DO8yolnMWS6ROVLem29wS439ltV8bv5yZy03gUWDLANmF
tOCBjrVJeKw5nx5GM+fAw3swZfzZIN+FNVVOwaxLmeOxTw3jfZljuAi6PaHPocM4lTre8w7PyX1Q
mrzEEvs0N3vW5bAVMAennVlW/phNUfz8krEapead6EhDZaWO6rtAsUS7Rworlqba3rnVtrZ3jDe/
03O1wIromsDyLZw/RM/fjgI/QWnDhuYv2/HnXijFTE4vRZA1YDjhElpIHVo7sSEDaqYlAjAVnCAU
spf3pmNSNErZXTYdNTilhK7hlrTjzSKCb8V+0Ft2UFRS78AM2xCAaOYWwy2PvljQPEhkbBj96D2m
xgpkCZuoalPa8lf3lyfI9uLYXID/aLG910gsjmzzE2uMtchDlro70cjeWV/LgaKWe4EwZ+FHjZXQ
OF79JgUGVJS/FXhWBNppjz1tjZomeL4pkqiK41IZioiQbGP5kNhbcjwoPtdmMO1LAz8V8BnGRk0u
m9cL8VHHYwLpXciOazF4aE1pWqBIg1UFjRlRZk7varQk6qQpf9fJujd6lj5qRBJQtSA9MDeIw07+
83VLEWxWMomfvXljI/4dz3JNCPlxOJhg7P/pBQLKhRjQK/yYG95jbWcqcN2kV7amb/PwKQTfN5UF
E6yl4yBhNX4tQXN123nMDjEsSyTMCzKP44rZ1bLos4vsTDwrT47l9k/gU1LU5m01C3hjTBAPpg0S
B0t9s0+ETl7ereUSEPJ0dNl+l+l9kT+ie8j9EgVz6c/0KUaIY87Qaj5x2oG2/7TMvtGrEFWs0CL6
8GK97x7g7b5jwUEJlGWyPyFoCiPrd7BaKbrXdm0cmEYHAu88el42VqeL01hqJ34sIsEaRFFGGALQ
dpvFR2S4lxf2ZpDx+Oj0ZvVxikEOqFq0rlB35IEd7bSBz7DUxC0hmHbH8Hy0oJV2fz8TDukv89uG
qKY2t4fcH2qyZkckYYrsrDCEQJEUBlY07T0BOXg+L5lR4LCMc1ifS607Kb2fn74IXpPqcnRz1s/A
9m2WtMfURUO6WPOGqkdwbyutkt/ZZNPWz0Az5Gq5UpIjNQBgZwpxH7933COQlafKSLO93lNMR2oF
kXEWRhIjPu1WC4jeIzkk+t8woXi1fbemSykdGvGqy+rYdjRCQByQQEPvZtCS+HMEdjh1yTcQLwv5
GtfSNwG1TGQg1259NnQEnIN58QaMappJHGttRXUpEQrlG9n68HDHMiqTlQE+WGOzi1PFZ1ZdRnqk
Ubi6zgnWMS5g5Dp/CRswo/ujCqLNWPkkr+Dip8fWQVFc5huFJym2vYPhY9Ey/7mnT5PO9v0On0jZ
QJ9xOSg1ILbmyTGubbByT/lePBPKebFL44kA66npOhim+3/YV077V0hFgq7jWgkqnJ7JJVnMUYPb
+kv6lqzRZBImPymrKKH84xf/3+QD+rAuqMlhNB94OZQFr+KEI9s+G5/5iPC/AAow4WDnoBF2l1W3
X/o9LE8XS0JCSwBRYInHbxrhbj4DG1FVDFhm+fKnuSYuQCq3poFPK9XbtqYllWx++3U7269NoSa2
+w+yZxZH1COVDQ9aOrDd7aOWkIz3Otw4nb6aslvhw9oETWbVf1WYMwB6cHGkJC1+KhbxNprSnWNN
T6Ta0iWC8Xgd8oNnqdb9j6mYGR+UcfzbMhMirsEdOONJuKEpuHtHSm8D8x2bJUHEqSsMuxiBVTX+
OjYjuXmB3ohRaCHcaAd5NrpazA2TAvOkyBtpre5By+acqWT8Vm90vdz0qsEGgHqWnOS1ISuS26Az
3au6QHTUMp1bDZHdeI61wt3dMVCzwUyRw4hfKu8ZLYGAQvfyvvfY0ZvcUt1TcHVDSmAZSjEu5oWm
0lyPMd2BUYoG131YyfgXSLqUm9u7YJDR8joRwHksJ+6Bf3Z060tJVMMkZYEpUsfW/NL+hTYtyUAS
DZdgM76BLEhCI3gJfIT4CYj1eDZk0QwWbJx/zKrcjv2WC3u1S6U532fRx4aGaUZmhu3fFwpd9Bs6
hHB9D5/EMvCjQg1m0/5zra5ANgfjY5cA0zxWc3mOzvcSDSDI0Yi7hMkBtxrnKFSLsJ1bsrLaVulD
W9yU5GKrSRf+9O/wOBcU0TolE964K1C4Jqsmpm0B+Y6IrzLCADRORshG5rJDJxaBL7SRThMs0PJI
xnm43ADU3G4DqdcDFovzqZMrKlMxLWIZldansYjkHWUvy0lsGhkyticjGWmCFkZ0aniJ5LahYDrO
xQnUAzSmhbHtcbVOImEHIhqL6PkZSM3r4LEp6GGNOb4nKNTj/XAujpZNnbCdk2pxAo6lFFtbsRv2
fTayLHRQI9OLpQcc4g5bpp3u415Dly9xZSVZYZKajHI57+DPOd5hCaCvZIWJ+LLKUR5sGJd/wDAm
gTT8Cb03V7mOqLuCdUbdeMn51Up7ICGo5lWhGA4rgadGobOWbp597mYD+NIz6dQmx14gUl1B1tF/
DkvtJ22MpHP065Z5bTZa+KfAdDHf+PcRU0S/1mYrRqqv5b02bh4FPLwzIG5+xi0Y0d9MJBxn4+t6
77XDBTw8soyzYQijprAYouqGxadnKubFy3OPuzM8aGLL605akayNBoOQWCXciYnhPaKmAyEjPrPv
BREdfxfl+V66ky71LQsRNumGSSqRmftUXDgVoSJXWKS3k46Wdcl7mTRPtCgaLIHfuYqrLH2W2qYs
sGGx7BMOXq2OTgT7FNNNEBkhGHZfsIN8LMIFUShdqZZvDtTy8+s78YYifQsAJ8apBRc5u5jpYNAn
SeFZ3ytCyaH2yTjFRgk4Esm+4ZSbddE3w7vIEM1/3EuwN29GveiyY/v9Mkph2VY20//JWQ1XQMj9
SOkssDgG36hmXvctLYVoeFzLa0XEmqZ43wbWlaUo8JEqvnr5ZTlCessi3tCu1XomwyAD16IoWhAF
Ft4MSamHom6Y29BCc39BpeSfJrMzJeZLpB/ulExF3mX461O3lBWD7nqCooL6F1UORsjnQNQZwaUc
ZMCQJbAztKm+9Rb+bX6IQG8KFhhVmd/cwJPGe+72k0DXJn04zMwMgQEpLpm3Ut0jiDsxX1bVeOt7
4ggqAD8H6PQiQZGViWbyPhIs2n5xoj5QKrzsXN92Rm6UrSpwF2rO+p5OAxxpDAGQ6TQPgIsqkb6w
+dgmTqUmr2u5815Xf04rhgeuW0JQb5usPTpQal5ANqLDr8lWe2uBWEGLH1ZxnJPVKrT+VCCQU1s0
hJxRaqf7xwl9j/8WKNSUuCQ6zUxgEi2TwSlm6SbFgQw29a38FdtyaF2sKSK7l3/ijW55ZUpjbRZR
MC5GSOgVeUvpMiEmSelTZ5Roxro4dPfsKzhnV0sI9Fj/uqcymVEfgsobQBobJepzD86IYYQJoO2N
96SZUkGF/FDrthMWu5ySdBkjNeYlgw1EPnKRUg2YsjDzLbkOKZHu3/oYiYG7Lo6kak48YuSes3qH
geIAJ2rBXB6uORoGLCmzsmLl+zNeYLqEntnPlYUJLJxtTdpJ1ShFcgg4j/0Q/VwAzuThth/G67/t
7n7hHPUntlkznqU9vZKmnr1P0esvffGCOHDb+AJWq9j8L441zUnQqEQ3OAiI3JmwScgjtiFmQXUM
IuydCBgEwo1jBqiYerwjHVjrzgjxC6JtIX1ZGOaN2Whb8IoD0ZloP3ld3quPdpdtjRGHco6fZnDI
wl5FPIMHA4Yb4pQ+ERsNYHsEfOe2b1aNTFnZ9VxlasvSTpfxoaQMuXMg0yaW5g7/LFFdVhaUezMQ
d7oduERtb5Pjbn5YOuOvcQm6N54BBLcYQIg16BFrMIrijoof+6QRwCt27khA5FfMYS7ZJasRz3+u
u/C6fDsRzwKhCDsqltbvIx0JDrYRObhlQvBZx8CCWF4lC1gemwjTgbOd9zuLxNAK6x0Y5PfDGfQ8
2Xyezua8Inxeon1DmmLo8ZP9sQw+pWFUtl21HfHkmW+2watB0/wgsOO6MlvdsHEEtgGCeVQqZjua
PbVRNhxbZ8wO6bAs6+vHsTtIOI0HqcYi3Z+NRqabvoa6JbODLXKMJsRvgYi/jp06p3kH0Q7X010k
y4g8ERS/Nq5bZMky4EPkecWYfXyo4+cTXS7exCsqTslrE7n1hr7udHYp9J8g89lTcwZeuUrQNRJL
SD2qBjZ2CxWjVEEsHUmxkg9TyNboqA0z/Q/dDPp5y7thR5YwwpNldLC5q0aZG0zcvzXAB71cFEDf
5oEqswZ8FIAPPvCR4o06th/5N+pYMnfdXanFXFnY/OxBr2rBY7irwUJgimyDLjg/vR+9Q77h1elO
T9tGQElSAG2FcNXMiRllX9xXZzUmLUVEWSl7WzfeRDLBEYy+tj/8H5Jj7zXN/nQ/6JY0TIfe/FwZ
ZVxq0KqGFKXVEGwjzNOZ3rziTqX3qAIsKHSmVOLX92YkISmXIfV/jXKFVAwd46doRj3gpOBYcCsh
P1bKZbYiJuJpglwG3W+c6RFpKsDwY5vT8fz/FHxePe2PgzPAxlN6iS0b1oYOAKapgfYjgTMia1BK
HBAPudeF3SZrFo2hTD+fmaVwf9Yt1q2sw/kV1q0DTtkl+wErjc9qWNO745/AnCs/qOEn6QEZqa4x
Ge8n/QnryCM1GJD6az0PI95nhI8Z8xIFKO9vgQjKY/Nez1a2h+HHDpWKkLot80+Z0nVF8mIFg4Wx
QF1s597ebWQHrayL2YNU9N15X4jf+AWfdyYBPXD7cHq80dgiCmhFrDbqYoLGMAqfws3w//09WM4H
9jupKMGKTbRBa0xamjqZURv/hEfxkCkufUReRLcrStPO/bqZ9FoUVbqurCjRLFUS7vgKaVUWaq1z
atI1Sz0zTpKO3mAd9p8r8kyYom3jTBmopFW13l3mfiX+XMW1Bcc/9NSn6KCS3q2WiWtEpcjrU/Ze
eWjhCGJ/XzJ2xiSBYU7VW24PMq+qtM9k5tO4jJkPD58k7fnP8Iyh400Q7GliKdxbWkFsKTmq//To
o0fcOcwLFeaP+iEuqq6y2gIWE+wtp6HpiNcK+nbrdtLUIsuE7uKbEFYMmF+4Z6KStSyXwJHCVor4
yeQfU/8iVI/rJmcetUnObWjhpRYmN736nj70Dew19CcwugfmPe8FCCh5cCsiYpbVlft3OzHj9mVs
YDNzDLZDJFM6lPVjTDyM+84EHcATnhqBDtsYwip3CC582wGCg8gXp4WQDEf/UVEE0ftu8NTwLmE4
a7Sy49WXr5S6hwkzXKtg7sk3g0fMEPx/63dYcgftI4daOzc2BY9apKZTxN2GRjqD3Z1LoiFRvY9i
/6kKJoyCLt0gJpXiVR0diROE+T1e0N7pcxlwLTiMlSAg6D9TL698ZIgx2NKGaiSRZerG8PuPt4Pq
IF6UEbR16ZN2teq+Wef2xty1aXKop2MaxLBpEB4Zulxnpkb+aeIWScFXjNl76ZtJ1lrp9ibu//yF
la9NyPaUdvsqB64lASxYwmabfInJ/Sp50JiWKygSq2WA9A5cFEtz9fuKI2dWp05Iv7mpNw5kjNcH
ey++wD7h7jzUJ2HKTk0WI3GWFkEHSv2S0YOI4RCzfVm3OnY5+PEFgr9Rg3AOhfiPbuQiq0r0G63n
iMniQTMNVwJQbQPk6UC3y1mD1YzkK3tWZtPQngDlH+ZYzz7lCbZw5bzw2u5Kx0d5UeS2tK232Rt+
TftPDbsdn3FRvCeivxFACk7RdAQzmMMcdTGDF5PMrFmad6TzfJilvTz0Y06uvZzs/hiBtjw2lkRw
ou8pm4swjp/Gw+HJVUTPBtRnv6unB+oMOvArx+TEBEdSx78s+ZuzELkwHbsnnT0H7WiNtf+gEjlu
5VynfSKCwIcEvFxm6NaV8LTb0W9AtHcPLd5YL+CScpXhRQJvNN02ob4/depPCd5FbVQaXIbiP0i5
XzLXkrOuwCeqszuNWxLI2cRvLL0so9RnLofVwE9ryuMZa1ZPjh52Ol/am7WA5uRic4bMZzvccAGg
JGf9CEqrVCHUB67W0+bS9E+GXkpoAyTnDZm8DxH3hOdhBNw/F6sqpBu5NX5fDFGLR0iHpQIiht2O
WM9SQl3FcFgRMM3zaW+TMhEVGSibzQ5/RgqpCI58g/CD//2qNvbKb2+fyndn4MUb2flpeLdBbWcM
BJmgqHtgzgswHmBcDXvUCbR11NE15LmU/DSnhlirQs3jNR1E2QLEbgH3gCTApPYShhB6eQk0+K6V
5eXW5eEfp8/ZofFqlZoejLSSAbc7bvabfsLkOJGoC+kjtgiWOppQd7dTIKbXuNU70ILIkfFSFbpM
QyMMNrDZPz6M58q49wWc6u+cstRCgfS8JHNnzoNJpZCY4YCuM5jBu7ymFspFNdix02tGrtMnBt+C
PHqlCyLstENtAgfWUS+/l9zNpzpaAXyYFhgeEmXoH2iQr8EO9u3Ndhzb5qEFyn9+O5ibGfsNokFD
2V3ByM5gG/aKZtSEo4HvbIGQgh+stMwvfh6nA7DVWq05vpGDAWYqXnBXQclCFtBx+rnu0noze9u5
RGcndLauIWw9ZPkLFUxfxqcI5adtcZeNLiJEmU88MwecTc583/iyGA48bUwAQyXb0D1kCMSb/tGr
/s1NOOPRTvKTWE8rvNSB1kwvdgZ0ul1pWqjhJRHW8TqJNiS/3q8HMsPqUnaa+JQb+62XhIQSWulf
pwXD5HN9PGOz+v770CckHz1UNhH8huUMz07Xjq9iEBdf2ukL2zCQviTQ5DRq2siGPvt8tj/vEzCq
py1g7qgQDos7lNeKfiBd/1Hjnl60gW1kTcGZGjI24WxFgjzEx8ByqA/fJ3h5N0AzqHjc1xWrU9mH
aAmLxAmeOQ/lTO8OFzPW3VDb1jlx1SKbnXbLwuBBR+FQySgKGD6pSsgjPaQyDsYb2+VzEC05BYQ/
4JYBr5TamshwaezyIQ2bmdofiFRpin8SYun8Ri5c5TX+HlAZOlOqwHdzxEBTHeFCeKk7EEbEcxlo
b5IAR9AgBsIaWfIMpoP/hi4g604vW05Btj7OkHz1yY/HKIb56sy0Q/RBwZ1OLkvIQg+OUNi+wWcW
bX3cv56E6E1j+yKFmasHgumJnFp1kMMHq8uMYqjiuAdLPHPWKEjvxhQh/w+Bq442pZcHDOY91PRd
EyCZcDzJMyhFnEdeXsdJwm+NzK4btyLFTAoP62MVdUc22q22w3ApxSxfnrXYBf/ZnqTLRx/Grz+p
U0Yuygb2IhooRqdXO2SUiGLa4C68xHBmunIxNyHEMe1WXoU/ZF6us9MmxSeJqhclu6X3kttRcM1l
a3xgSGFhaT0wh4PWlmlAWxtFIwjvjgbAbYc21O76zYSIK9FXHxtZ2bi24yfRT+V9XGFmDZQyllLr
lrBnyu7KEiyIHGiJ3bvkyU3NqHe7TY62zuDQHkKLIVNiKqInQ6cEkEBvtsNYaTQLiavEz8IAbM8Z
6L2dA0+r8JIzkn3+6VB3iro0CpWY4fomL0mGVao5Dhil4jpRR+YM+Z1RZmv4Tb0SOVbPrYG7Gzyi
1cYnIO6kVHQHR5jUq3RWCNsZV+0NmucGjXjpxAOLuSjT34EWefgGGgR41iOLZCRwiDTdMHP3+QS0
Zc1wmHF0iVn8Lu0VpSJhdzV1tId2nvPeIMsvrhPNso12v+HHRmPNYWRmds02/2HcxXfiQYX/rYYF
LI5fx9SbIp2af7+hbA44XRAKuiDK49UWBurYuIjWvzgZFJ0a5CXsPIwiLJyyBW1l2ZR9Mt/VeuUx
Nu2/R9R7g0nljtU9AF2YWvH57b/5IOBHP9WQSyXo2igWE5uBXS/Yh1Lp1T/5YjN1ChiBAw/FBzTT
1pFiyZP5zmj3Mc/QM74NmeMbf5Ltc6YTcB1LHxA+y9oGAmk2VYi7FRv1e6ph/ZwrSVcdBqXf+YUN
mVRNvTwIGbbM9ZmwKo2NQsPTYkOhdubacFzdTGmMdQZVyHaWr+YDxNN8tYw1E99QZQCEbEGTYxZg
ij8GNr7wSGm/xaFMnCnSYSpvqntPaGVvygMR9+BpcFVTwRoxyAgw1VZBYdbG06eDFafL/uNoIe1r
oyn3Avqkcr7PwTUlTsxJgRk9vwmjjKrnIdOadKB9ivJq4sXl6u2c53czedylQtfXK40qr0ODsIv2
JreA3FXmVoJ5W6v0SghbhSA4k76qAN9BRGwshM9/Ls3YIKyQs6QqP5oxjMq3miUWyQMPv8XRN8Av
GrmgcMTRUR8a+FE3f/D3nTjGFXfg8RM+lbIOrIthQcu4ijrUANXDPvfsNIuYQ4gE+mp4tvMSE0tn
9JleVdI501S2iymzB/qVMYMaDLcJZt2Z9N2VmlrwCHzMAQalHt/fczxVGq8GNB64ZJqWbHbUgsar
nC8ZoA38ArN7CjGItJBYNhxxsUthZ6fHt9MiJ+I+a58WSCAXZmkJ465nNkEjpqx59sz0bFdm5t7j
PABlZiEGUg2i2fAh03rkyKZCVohJCVDLI4NFxpAo/k6+yTW59Da9narS3UweWA2CNiWg6tK3Ymbj
h0bKdfsZSe6AXEjfpBVbr/sb1waujQY7WBREQs9lWLncnx3cl1KDE/bPdWbDVHxkSr7ErW1op8CA
neileV1uyV4lVIbhL2zRZxfECurb5T2xNd/SGoWbPcZM/hy8YtEm/iiD8Uh/WBdSt0MgCVJu9XJY
enGMlTqN9Y1jlAt6d6SO0F7AVNUJ15vCKOabYbHxRMogV6uKGiBfPrTlUDnsU0vVl6CiqmzlPvXO
j8Ki8VvG0D4iMVX6qek09EnmkfjXz3rd8/SDdsiEHcXb3zpvVKaqQasae4RF0GAra71KCwh4ZjaI
6bUYffmPGe8iHtUZocd1V06w5RliZemZfBYSCtAHMghyXts1VNWcn22PVneQvNwkm1H8cLNNBrOb
V5GI0pKvinw8wrsyEhqSHFrbODxyVgiBJzN6f4u1LmHY7/7BACddxfKJ+uTgwgYK1oBOphq/KukW
EznsIo8wLnY6Riu+GHBB4Ws0/K3GSC7+cQWrrdzBl/4VugV453P0/SysVpzxpVekI5Sd/PM5s6Tl
3mn8RI3BDuANPOQNn9LijNHkghnAIM15Ijyh890AbDvpEGncLDJpSzXanL3TjPQr43AHnQL5gyFN
o6OaBjKwjulmBiPwi4PbOXmfPEkrjIyhRYPJ3QAE9PVgVlNhC4vQZWZjFXnoPtvHH6rzZ9wHB3n9
X4/aP/06hhx3gQIohlJzX8ivw17w0UKVo+HCnMhZRzMrwvseu/PDF1e+pm/L8LUPGA3ye+wilNFl
BYkurRin4hj29pBUOBNuyHM8uZw/QV1gYKsGgACLO6gN9O9ZW8S9mQEeNt0YuhlPq1Ivd5yeIDpq
PFVTLadcc6GYbt08pH4SC1JkVfUwClVMbYca1ZofBb123TDbstWrTfOLFmN2k1mS8o8QPGBLUvWe
rQs6zHhDvWWN8rHksG/0JtXof2SjDn1gQBcO8nJK69rsSGcdWTmD/EIEApgrOCrABtOBZAzk+MI+
wR4ZGwz3xLgESuUGFqPyV3jC0GWBTQPQ4DfbJIqxLFES2oNeUlXzRFKWNgIMnkWViiVAR7RhD9t+
vIxLxskSgQnlEdTt96zBt7Q0Vw9U/SAEq9qCwiWjpC9e1wYpmMaiWxyqqhht3VhSjm6SxhJHiOXo
HjNav26aYuv3j4+F6alu5KMRnHHNr6aU9DglERFsaEAFGxoxiPSYZowZlRqx9cdtpmqm/5AZKGL+
wCg+dkZkg7Vrth7BOGpihv4SE6uZPzLSczlKvDRWmx1WodRqW5DdY1cSPL4j972fJBXAVUow7SzR
2R6srelPmBqVJJsnOou6eOLKHs5RKAlihirsC3lhBOY/39gzvQ1DRWQfJcc7cOgVJdsvIx1mAeOK
lxHpsml4r9ZWoCQ7WjXeg+bkX6XLN/3uW3OFTOh9tG2ZaQ4apx9DfgtX7QRNbn1IriWjDqCnma0C
AECA0Hj2Yt1ybJeRH3gGOhOWgkKDn1PxG+1yKOJZQIu0rCXzngTHFgWj+KPM1LbqzV06hfEtuSOf
xC6nOOFoSlBxVe16MX3PSM2sJZD4ml6jUrkaBnVMzGnhO6g7WwSA8oK1U+nujV/spO8WNNs4opZt
LIWryNuCIGVhP0C8vhHt8PdrLsmg3FmIHn+gOWzJpZSTipjy4t/QzCRPbvJB9zzJleuMKRrDxqZa
cqZWZuSMNXafeaEDAeAqyDhiJzulcPnTk7ZiEoOnr9TVKdX6CaDneTi0GJnZmdS+XIPyetPUUckn
DutWglgigMf9scXzKbekvcMX+hLsNJ4odKOK2kRFwTL6i2Mx3V68IVckCv65Ru8Z+xKO+N4pjGmh
Qh3CcteawOwn9X2rTuzI4aclLfOdh1/kBY3BBhLCDqhU+JCF+Z3fTKSOR2x4hvaaTB7CVHlWsbyF
GcJGuXM47K7w2L1sH91FP47KAAgdinrIU54HAwJ0z7tF6q4OtJBuVMtHBz9d1h4pU/s/y4Ier7RR
QIUuYNixqBMGL5NqL/qLW7QJKVUThRvT8abimqfjlRLnPKaihQI6r+l/sIqY2b5c2MtJEWVJtRdi
WCnA2BgxJiWvKkVuR0qFp2QHlOsNOWAnvoLYALzfwjL/ZEfll2zjeQ+dBEDoJib1NWgUkJ5J0ZOX
c5pZKzNACy+tjVnV5WGiyUrwkuaVYTjjgbOfSg7tipO+4E+CXHylIM+byGVj4ETJMMeFvfJCbUOL
zXpFWKDI5ww0KhmmK/rAgA0iI/SYi6E8k2DHqLxhlV4Pu8pcWg0m94Kb7kgr1dLge+WNOsaZTMbg
+wipmfFoyjBBj2tAsdDsarFdWkuipCok1sN18jwsiSPa4fxeWUNgikn+SiuFg2urzkz/eS7D5Ruw
FfziG6bHoUoELXtSyi1l2+kyQnYLR7hkcDCUh2iy+5Qbg6CsEUi7a/tVCkNO5HL0FQQAC2u+f8cZ
Hsckvm15VTfEMFUMFtM/kPv/Q3fLSpLS1ZZ1HsMUgqIfZBTMcRjfCeDzo7OdXqI8D4+ORUxuypmM
Hkkg0u2eXVz+L7dmORKQqafSYDxZtXSf4b+ywseRhjE3hCQU0e9IJSWpFqqQzzkYfUfH7OHCf+4u
QjE32Mdzs+j87MEtaIr/V5yP8ce5ShtXouiZvczFIKrNT6ho7BB5WEaWdckSw+ghfB+DYHeD2+1l
vTNFZltaL83CjKYkHoJ/WQ57HQGP1L4UinmS5b1ZXDNc06tm0w2cjUnmpefDms5JxkF1aR9mBG4Q
3DcR0oio6KYfmzQcXaTulsZCa2f/utrftznGZdEDgLI0UnlbV0vw6YJWGEcd9y5fvTXdWD0bxREq
0rvYwjRihY4hZZAixQRDSHQ0fkUsBbWX3V6sDreHuTAV4w8gqPbpVas3qNwhuS5MDaomq7ofoZu+
cq8ipvP0QfNguFfufrDyzQWzc2NTzD9vOaGx+i4g88wtDUbV34KAbbo8Xqs7KbjSc1od3ctFaMrd
b+hSJntXXm5JOX68sW74bX+1KtfEZiW73WXwQOdG0eX6DXl8D2xbSENam/pwwBubctnDYeWQt3X1
6IAfAdL6i1VkwG6wuIez89g101IlqyCboT3GDBmg0HAwaKWqVbfxT6LEjZ2cecDs5dfUNYvayUTM
0TStawBOojQV7Vz74lMyryX0Aj/2iWSzLHJYWOsPXYczcJGD6XY8vcsa47wEHAMyU8u6mc/FE71s
NwBgmxWiEcpZuzrUca28zC9czKFYA6N8itr4slxzRI4/tCYRT8BlFKUX9DVhE1T9la+Jd5gUYlsC
kGGvfTDgb0Jk7dBEOJV+MqR1UjC4MRLVpTFif6/klwa8CGh0qqb9ORx+RHsUaBHCvDL5K6rbLfbg
pe+sIoYcQ4NcllP+tNiTGWSBwJvintDDM4Eol8vwOw9keKPHZwuEMo88oH53ytAJmuElOO2sZDAq
PJeInVkvLdh+f0fUk7Kr2fcmogR2SnX+RzTBV1B8dLDq7FvKry9pYnAr9gjHb9RTyO7Rwd/eIjWJ
tLHO4u9f8JO3mBNWs8oftt2cqp214dkESM+Q9l3TnP1vK+lTjn+qVZsApwzGc8GZ387dUMKVDufD
XttixZv95a0dvbPDrI91x1+WwMHtUv+zDUPk1MUdKRijom3jcI1IxGq9FY3oCdQzL+KapQnp8hyS
rBChAnihj7SR2Ec6AmIXyoIGGJSkXlQdViXbyOGVQndJNzDiM1TP3OCsUZbpDWJrdkll/7Vq2O1G
fhTPUcxoqy1A22tUVzUpsj18eLADfteyYhpvNcXkW6f9xi23xXGAZnsvTydwoEALROGWiHqmuuBY
1y6XI7gM0CYg95azraT75DXpH/FmUyRe56zeM8frNZ9ieaPGZdfyWgwaaVzJ7SCuq+Es3B+c7M//
9Qimubno6qq+lnGykmihFCLiS+12D6i/zU71ym32qeA4j1nwcgKfX+w3Cu6V1vhTHOyvmcM6huy/
XJHDqtCLyNEYKAE6X14ZFUyxhJtemVbnjIZNKdBHr1g5LJLN/LmyeF7O2kEUD9pPk4DiozbczShD
RFNPckpVAp0fZFHm14sTd7o8ZzgplDzkuagnybF3+X/VdLIWvck/nHoP2k0BsggGtmILLr3L/ObY
ajfeKz75xoKbPj0PMoCWXGCPiRDD2Wo+xVoYo7An60o0meKj59qPoHHtHPN1hST59M6oEHsq4F7c
oBNkD+SFf574DHw0nnxaXHizwjbRCKbPssFA5iO26gAwr25Q4hFKJNR0AabSFO5OtvOzEY9S7HXM
jrdA4vN/ivprw87EL0UwXvodtlOMKzIYXDQ54zRh2uRZfdO+9319LqEuo8CzvAthwHD4fKuz8rPP
K7TndkNngwtkjKBWPrjGM1jK4sdqsbb7hK0L4wZyARCKcEj5cEvMCLYXRSlCR3Ux0wFUBsUC/+ig
hzmeo8/HwTvueaDndQLM34Lre6irVSuz1qnTEIZHgTnEB3ifdi8owbIEF4uyaXqVS4WVarMlj+sk
gDzw+4/e8+iEYsMmz5yylchGq9xbhiZVL+NzKKoq6nkOAB02XALtiJ8+PYP/hkuTox2+M57BrrVM
c4SKIIBmTsPKXEByz8KQrZDAOAkoTePAhpVw0vuMzkta+qfMbOIy5rSXTOxzj6QFkCqG6IHHvkBo
vJSFGk6WfUKD5wKsnC8xcMhnPfADfJNka1mnk5IPaJLXpX0iYJLVzAQ09Rd2T2gX47/nJnZQv30W
1fscXbuJKvHEbT9Luo8d+h4hZV/yrxBZL778elhD8S/xs8URIXaIgptkrz30R6ZyXv9yazJP+KOb
UZts1TomVZ71lsAoCR1YrsRwcpIlzG8J/XJ8cdSSOfsyP5lv0cR2btu1/Q7ktGoawLCBX/hsn9W8
CIUjGWr8156l3uNJnGeDxMGZAXg+micdBLigEghTD6lm5NTPmJsbp/qvRSGh7mQALZ3gZ819Ksvr
5+hxBOT9XTBjzqPP0WpiDeZ3Oj9bFPWIKCkLZzXHmp8AHeHUFMmvYPyLRJOiDQ7DXWOAS1r9kHHC
XdvZ3/TYP4oDuYnprQ8AGUzpMhKbcLvjZ5ChKxPDa/wUQNRnYgirrZKriEl8Cuvn2U1AXOunDUat
JHM4YnblBaKW+9Zsk7CzDa7kXefVikZdMdJi4KPpAdesARjvq9WA+KcFNcnln39XIKrf+eoPrZSR
QqmNxtnPIc6sPUqNldHCQivWegCq2jH7qTNnIIAhYEypX+67oGCMIGA9UuzGxG92T4Yx+Aiduyy2
gyHv0imCBSL3fdYwEXCZBDRL1G8MWU9M5IoGp5hhXXPd9iAiUS8OuUh1szZaBV7zVJJ8c3D+0zLG
l/evLSNl2yj5N9dSh+uVv8/Wl/zMwRWcWOHDYkc2CgzFuVLCzKNY6tTdhwuK7hQZfdEoV2ryicp7
BWgxXuRFW/MoJp9OT9aMN50ZBD4IglU1wgT56yV7MH/VcXTDU9a4RUEOkI7hUFydkXYETYmKfLhL
IBxXp7/vBHXbZ6YTEOlaJHoPDXk4B0ws4z4rNoNzN/Gi3UIbM6vvU0gXPjy/6IydBCJClo/YdsX2
Ez8gcVOmfM3+Hw3BIm+wRg1HbMkor4XsTcVLYAfrfz0PxrKtSCiSCByElkLZzmmkS9hLnF8fn43x
1MX5ZMTBbvF6Ar23oj5A/YBnfwLUu3EfHijJiWqOlOevwJ3OqbbAsQHwcAHeUWnCDC9d+Es5jjMD
NIRYDPd7dh0wS5nfbTE6DUbotJFuQ5IXt1ZL5Zx8IVpR7GQV7xFrRskdWZa7J0sibzpmWZfZ9tPD
BVklss0OqKasiT0WMEO96/6xFsoNk57cwC6AlKMyrUlCgW2IQvG+ZG+qUPH/2O3C/x40mXY2laq3
txMUeXbhCU57VDC0RrSPv1PmTO5Z0mTVMAaPync3dpZuNK0QqvPDziUZTJbtKp36EwQRKkydKUrU
W9F9iriqEwLX0IS4FuxilvvlkBSG3IvuxAAOnJ/JvWopnekW3RD50Uv0qCg1KeBtXwciAeWk1UfV
0mdscIz5GRtMCBnAt6tKvMFMfFkBtvjfJLx1sVo2p5U1AEpZZK2XdgJpb2fDGHeJmXA1YrPMxMsd
ROa9um/Wb4yYo5UldKUEpqiz5KBZqvCY94X1povsbdKRUJiQBE4fzWFgblGofpROMQL4+woTjGxU
FKd40qXiTW8FnwpkykXlon7Td3l5d1pkQarz9oHgchTXt/6ezf1tNg9nG7zy14Wct8m1PDQZRq++
t9t2aO/kquP+0EnoZcmlKkWYLC+vy8INQrYtWCX8KfflBZ4dzAgaXT8u38pkRy/gNfKv+QyYFwwK
FUOcLQdpj6I9UTL49J5FEJE6rdceRlNtVhT09fCtsMS+1mNKqAOY9+cExD59j4gXgFDAWLU0lJhQ
c58fRCWhRXv4JuUTfeC7st3wKvgZ2bEL9laRF0NKbtRNhUm9ivGTXgnAfOOZINUND0V/r6NiTs4T
bU/qH74b2guWBsHj+HawlqWmwP/LT3X2iDXaavmD+97fI64EnpmxdCATVoBmdp6T0RPllEVBxpOs
fGZcvUvZ8BS6C+ANfFnXGZcgXOSsgSrWXSpIVvnyY+onfbx8lxiuwsuS/Hfb2pYFTPY59JHcpAU0
qHDhTOqcXwxXTDZLolFmkYMOJw29pdnoAFUHWL/kXn3gg15oYSSpFwKNa6XQVEvveREVz4tyB9B4
L1m65ClpLYn2//ChI0TGGL6brMnZFkm82QFqb0Vf2/0mSKqrbSSRde/CkzD9XulYJwV7oUZNrUGR
fC2ZOlOojF/Ui5Fmadtq3l56mBgUH7JcgbBB4GLbyW5i7oD/W+v+PLaaeeF7L+Zn8ukhZsCijI57
40GR3KqRs5l7iHDKHCUZYQHpEblaXYRH/sRREScUC8GnxdUkwdifKRS5T4W0GspBbR7Cn1sHNWM0
ne7iHdg33Kg+MYhxyVYC90IjkEljFl5725EQr4gosra3MWe2DQh/xIq7I0tfhJWZtjhCU6MIPVfL
EUgsZ6wg7Y41DwvW5aHDtORJw7b9bQH0kjPupTvEp63lJxlQw/XDQGiNR18YekaYMCCNos7swkO8
mVB8MWD8ePH9bPAZGUfMCU0AAsmwNoDZYcfu+6NeE7KGIgJXpJKFx4JN3RgHfKUc7u/Cjzg1eHnd
lN/eg1fFekr8TJB0cfN4KipYFsdcd4lQ88ZFfZvAz9+h6IZkCZcv9OJMlj2qCSkwePncGHPjTdj6
JFWmrr7mw9IY0AUx71Ut+oioi3COxZnrmonleFTUo+c+S3XI2uu/wmXGqCFaz0Dy9olZ/65AJoHm
djM41tAXsLggYmpcJd6Vd4l0Q0kYMSm8L3NGyu242UadcwxEk/7d2nFGfQY+vSK84NJ8I6lgKuHL
WminMY+ZfehfbVNFkmszFX3o6bKwQ3J5mFOZ4XYX30iDw8lzxzozZNQ3dwQMXxYEWHZnp1p4yslx
wAiei7nloWU31HdQ7JFD0GtCg8N3bzhY5xInuHbv/Ug0TUPYHM5JobDzQ1ehCYwrbhxTj/iDwVwa
PSzfkU31wEO6Aa+i6uqh7FN4zRXgg9gIy+LfUBoJLl3YAUDuSumQnTJSbOQBcO02i6LxkzvaxXLV
TG+c4xO84rDmYThxN8UEu+udBe2OcWLD4Rwn4SXglET0dFMf3jatWUTJd//zGKATDNKP2QdwMAoB
agAPDGprgQpnJyiAmyfMCpMfboE/sVDixjpfKHH/somBTmhVRc0BRzPN+/EGQ0IAlyxWEdIGcNH0
6gEDioW5bRQkqzUIBsSRQCZVnNzJwg7tLZho6QfNlQljh/+8NHmEZQxbE3dVdrKAU5+GlJe+H8r8
ai6lLhBWWMa0jWdTI4ee6LugptBq+eeIAw0S/PVusY08fCMAL0vKxYn0LwuSroXj84/TmZik1IaZ
A4jrnzhlARx/vlnnhePtBtbXEnUNtxGo8ABEUXLWPPxVSjdQx22KWQTQQVfHeKWqmwwc2Kd4oIDZ
pb4OfV1YYmSUuvRDp1Adp90QM2hN10iFnBzUv3WT52cTeJHFzGe6Cv5IYR4yLBYIIIgSsun1U1T1
easjI2nYWDpapzuCB5OErzuKf050IcNNQZruvck8Kt3o8OhjnUJAkP25TwcVXAdQ98EvpmHYYF0x
+oG6Ta4llS5i04/TmDNO2ELMSVgVk9fjkTUk+ZPWqGirlrEWLlPLYps4gKtEwiXcwivT2k0Hl1gW
EG4XehiYvSdwuoQ/yEUVbN1feRjCTVEOz9CdY9yMEm9Mt3WNyDFwFxgPkh69/vGDi2bBnnUIQIKc
re8DpfnPD4iBEsP2nIXbFbYD4F974e7Gseqv9dZaIpuuxkSN/uS0I9UUJ/VDMWk6GS3T/wjlpyHl
YIvdeLU5ySyCSUc3eeiGZ0wlUSGaPsZeaZTdtFRVihGaN9SXD6WGOhtYH/yxqMeNeysUUcRTM2oL
a/hHYx3BTLOJL64a0a66Qn05xwdiz8KG/Muheofa1SZlQZxfXBIz7e6Txn/P/IQ71H7HHWJO0wgR
ToPDxFIcb2NGCkEfQgS0eH0hB/qktNfnHQQ2rOv2mAABdsUOw3NAJp+InV6MIrGPnPsJowFJ14pq
zWAsiLizqBk4gn6p4aevbWK1J6LMVOTELBQdHRlsn+4YtJ9CJEHMAOiPrhftjDAl/sQ+uC9tNgYf
SvXl5brsbc46d2kPE4LbwuDj8NXFp/6SuD+OX/bUUbgtdjadpRURqSlZj3jd/uXIuJdlhOKqf9nP
yTk6Q5ABnlLswQ9OqcBwXDTmn9YNPJpeK44XgKW2iRfTFdIhhGybPK8kTyulFRzXw/4bt6sDvd8K
H9wrB5tQ3YLxBH/id6ExW0ixSL7K1znbcvLIuLcrgPePVgEhhOMkthwsDcabz+EJyNJdK1j7CmRL
xrhx8/pHlBo++7CveGZlBJoUgKCvQg1OgnwiAY00kMUNu/VTGDZ2rcz4SRwAWWRSY3qnaFzs3sQb
0uDGsVo1au0ovBUQCnySMmFEOUSIpdqdghI7+X2HNLTR+fcD/NZiOnynLszQE7NxQgf1JWzw8Otw
+qLdXAGMD/qriae/RJ9kBdzgK1J+ltcvf8SD/iuP/Pj7QlE8ArsKd5qE9+tPtGDYArgqB9eenpW+
KRXEpX1YRWZOJrLTsf0XL5RWQsXw+WJYI9Y8dNzIDVVXDy1ajYdTjAov+GUfpBzOQsYS2KOe75dN
PuGqNJ792c+DsUXUlJphqCRW0dd/wR6zd2UV87tjFFslQfVm1F35IwDcuKnBBLRNyxIJKGir9wJQ
7Gtpb9oSYT1U0XabmFASE/TMoe0Mzg0Gf0NqSIP0KPkXvaJTtUzkqs0dd65fOqPlf1r7EXMKtySG
a7GV8HIEKyrI60602k0bBVZwFi+qvUBJwgHl/tR9a1Ry9t4ZoUafAp87ozQxua6/v5N6xgTn5zvD
GiZZm9NqREX6nTarAzAcp4o1SBTi1VtNGTsRW5HdBtjUSpKA1fkAiiXLwN4Tn9XAUAeHHG4pTBzJ
z78DcC74901qqweFYUb+yFuJXyCboO8rUB/Rpu1oO2s70qzTP95tTQYpjFXLx8yUevgu6ekxwKQ2
auBFyuhpkNVaKJHh83fELt0Ri4SOZDWTLK209XReZVcfgqGxcZ3ViusPMD0gFoUxxcm0G/2tmVWo
c7KKUiK2Z9P+2VRzHrR0Z7oEvSFjjx+Vy8V8EQw4iXNnbq7GQJZR8KSz0INHBYD4yYtJUl/+uhUq
XicdzbfUFIgzg7DwqHKU4EI2nbH7wfcPqJx5TAbTdyEfcuTOKsOcP2jGD5aiUyYle2aH8gSmgpRh
HpdKp53YjrNP+pi8/j+Zs6FxKCWDauM1GxiO79cUrNMfHFSlmaflJ45eA7vBaQWkaHUjMIqUdRy6
mkf9zT5nYXA+W0+j+vxjP13obP3ihvEW0Pmwshoy3GGe91umeg2TIHiGVV8BFf2SM2lUh/egEjrc
e+F8NKuzuiAnbO/ynxMu/jv6INtAUfklIprYbFYwHRWw2w0maAxDUd6Vv+dLIo4s2rwklho2MeZR
/Zw/kcmQc1znuo8RVX9R1PXjPEsvuwYFOBnIbHwUz/00pbLJefZ4RkaKSwhI42/3jVWiBsgaOoB/
pPgNUX6yIie48OPx7zzhqes5tg4Cidy+wd7z9dXVF8P/sNXrXTYeb1sB1NVopIF8Pq6vlSqrinFT
rwbC18Fsh63ocTkVF5tu7LZ8gitqz9qTBaDC0F2e6v6oxdo5xXQb8RVJuG6enUQ4/kkgb9wyEV87
w8806mKRne7EVonm87l0ZgrTzq1iy8j2xV7399NBywjyHqBl8iYjrIBLr/fmGyG+TzenG/iBEFjy
JRdsNwK2glTOe3MlHR1POq8N/MgOZ8KNNuMETl7WJ6vRjkqhA0nyg8GoV7vgGrVKwVvF8KGL8Qlu
X4R6CxPsMLzJyoOYik84ERv93bVgDy+bvvxRK1JDpZIfvjNaXXEHJZJpXTRcqUKsPBXKB/X+sBLH
OgynZBVJ1PVSPjsqFQ9WJ+QPivXKcfWOnvCEvx5SkAp9wWLpCu28ugIa+5XkO3zodpjIEhmv5FM0
fV4mJOWzcUfNi+2dhxZ4/02qVZEzpu4p2do228PM9O/7p9yacC8Cc+TxktbXla6Pn2+UAVx3k2zn
HrxyRHm3yq1nOGkdLprO/hlRyLpo0JUOF6G3ug2X0Kx159HrGYG8uY5qXX7UgCUzBaayXnROz59u
tqSfJDEujZCRHkHj2XNQNhLOYlDLXqtMsLMccu6GR+9LXVjBTq2MiYAH3AkMCAkSF45QbliIVRL9
P+q/RlWUrTES5O50ZyXxPrwFtAf6YQ3BdpgzeykT6A6Vx/bqG99kWBKfJ9t8sNjJ+0CKsCt5Jgn4
yBI4fAUoOrUmkugzOEbVA2rQZm0hxioZ+f4xsSdBX+grySYJOctNbTxdOrfQWfUkCyjx8DOLaky4
9wXlIugEad0ZWA1Jbq2Qg7RaP8cF5xOuJrF51Eintug90lackqvM0saw4lktUUdAUjEHWQ3WuA82
88QodjjkVChMw00ePh9zrKpgi499O5ycidEqJj2nFK7Ms/1uJgtIEdQUQTCHOy+qQ2fGCs3FYfLD
RXyGNAZKzVkli9RBlU27MLdMi9s6wavTAPPrXgXmfOBGT0I5kjvnm9w6ub5WqzLxXGSgIpWLx0SD
GtqePfOOi7nTq+XsWQw19ClYtTU14J0AB7B3EXRGY73wtYXbbb4tNMNilJbAkyqN0cvlZpViZdbu
VVsgjLM21eApvRh61jZiMI1T8h3eTnWHnK77wMKHXztb5C/4DjB+qA4v89p/d5MLljTfTn21zfdu
VcOKT6RltxqAJa3/xKpyE8H3vEBipxeWMNFtGrod/nLwimM0G/8nLFGlo/GIKDlQ3zNbZRPumaxE
LgRu3TZ/XY85/heUMprSLy0mrAMG/vnebcCdGOULWtgPslMLyPaxTfkkMadGOZ27GXkQ0aQwNttH
tCGgMJy/YxycirdUHzSg5RH8W5pN9HzUwidMnEqJoUf78szYE1BHJiUzANndlKc4pIBNotfe6dQL
7bkrskn9LjS5AuYxCwfo2tpCMQdE916lhPfU+FosvHXEaxUMjimoINPXpcUM/vyx/jj9Y2uDySSB
B1FLAU25zDHuzOXEC+y+V0jxhsyH+DJKqlvcVN+nz7Qf6mzF0P6nJTjB6VCkslk8mtCS8EAp9ISd
FGa6wANin07TzM0XvuH53iJ82XaQTsQ/sJUFB5k/HvCZTIVbOR2S+JzMQtMm9ug5M6rbTuuhxtK9
zkCXJLhY/P0PPxzUktrnuuia0+8hlnZb6hphb2dwHDAEclwnIxazPM5uJhpmXHBRtrf44kWHjmKN
/2tH4ivs7WqfQKUsyjGDrRY8zXIMGfkmSiJpNGlj7Kk2Jk1XiMsk+OSOpMlwAQC1JVdq95dDrC0d
lkiz+LDZ8nj44Dz0qmlNeoK5NBB+uyHgMKS8oeTc14/7sJf87k9fmjTphIStOccStKsAO5+DNffK
ym5vkvxdNKzT4/Z5K3hRS/zHSC7D4Vh5fB+xbBR9mk2+zHlHtcAXKWHWlNLCmaSQcseywkthjELI
ZQdFKd223IcTbvrVxjfB8E0v0KjlBJdAG+bHI5Ou5emGxfSut5bU8T7yoG+5hFWvHKmJJQc6Qss2
p0f7BXYSu8LRh2ZT0XVWs6EHpaI6RG/qLrTTCxRBuDtTI6lvfA1BGK1fImVAzhHf++jp3QAB9TqN
u3Xt5BHq3tmkHmtJmyDkqxAqTKfZBZbaLFF3jrlK8oXLhgeVdiqzybg09+rq9ZNzBfqugoIyrNsq
I9D5NUUgA/AOOj9lNVMTfID7zHtYof8PWHa/6/98VXIQy8twrJlCVzQRdOYcbo5GnitYz4lriIpS
6shYoGylWMfH31tnx5SdXnOUeoVGi4xHji10deEHyXCujggJnXlafvmO7hrORbvgdd4itJuNzuaN
z4GOAh81yrkGUIH6z5VglkT7odRscJOZcrAldCHLbPmyPy2yrvlP1uCj2NRv1G5DOD2ET30CAldq
XTyYuq2DmWCjJMYDl2TuZbwHfA83WN4Rdnu4vu9fF974PsakxSXF6s6fI0JS5XYcEbqxF86PbcRV
2vZN4zrGhasyxJB/xtGkMvCZxJWZYsZZTXgWJoKF4GERF0elDAJkgSSifnQu920pLPO2hdMjY5Po
Ul00TcypOiT8UJLGrOVpThmpUvczl/R1yTLNla/0bFN3S5wd+MqqG0lDrowc31jotLEwZidF5YVk
43re/E4S+NJzq8SLXsBCfbjHydAzW+V8hnRSwanxnB/6rxhgDJRjRf5nZZQY1KPkMFbV2IqeNmqo
ecEOl5wTshr+ncVxovojVbbbAQE8kC7mdyy2BzPqs35zfDeXng3C653go20ukwawkRHYYh0K9k2R
ch7r0S2H1drdL46RVdQwYpVSKOyVrEJIfoXjS4hDQOJCLzYVd03bKNuVI4LiafeGPGmoQCbxQpv6
qsVmSyxSmaaomIORL1o6xfgUta6+iRJTRMa+FHYSQICLiXnWe31cj+B89iExk2wU/yYI0fQTFAM6
mfogV68/6pLCoo9OixANFlNDts/JGcAEK2dcURK9BPnLjn3DDRV3jfL/KRM+bHbYK74sSvp9hEl6
w1ppjBDrhdGUbENwgiLUsTaI9EH9lXY99pfcib9OWsMc1a4Uvq5fmPPBpg2G5oPse0Ppq045deS/
N8VPR9DyEY39GWUZYWCqxqBBCq+EiveN2KZ2P9N7byWngYEg9vgISE7NTrUPZNPxj5dlvQb8NDE9
sTh3xKbS6Mry0hnIgdvQCsop4ia82P3e82H9MsYWF7Ua4aUD5UWJkY9wB6WSKVeAL+oQ11ClozNf
O67OTBXRfSZT/S/lYvqxZjoSoHWII0YDWy7w3W+QCmybI5xgnC8iEuuIiV6u5UdT10oG/48OxBA6
BaA0otvmbahRPTRcSZPIKZi8OHzK++YsOlfDyXx5TgqcTd1xpLouEh4FPAqNb5TdRj8OL49sCp8o
no6ayvmELXx53CBS3/edrk3CBb4bfOk0Bny7MBR0EH9XBnK2GqdTWbGWm2jv7TxndDMPrfvAaqvc
Fvthql/ZQew/f4PE7rWCGxgSkN22Se1dH/bI83pChrK/2MwllxrEvROvsyj77adjGgFcRLGiuSOE
FpC5TehziWZZKtpy9TfwYooxydYXBeZG19Y8x4NIlrNoLHFR2KXIqQI6Xx62ikYJzZagwguSCQqS
YNJmHsGg++P+mNlOZcvMuNYaD/n1SKAxSjJlDXq0OTWCZh8OGg7fhEgPQk7nQXBf89a8iBlKKVeJ
A5PqriGsxUXZkbmf4EjQeBdSKmW++w1R2GIpFQdZmzMGaSLETcuMIM1QqN8ypsl6Euq7IU6ol9Su
pbqD1Mqr/XA82z8anWnUhCLBa2LTIj7nWhJyyDOSE+DA5/C+IwDfItYT3unbX5vUwp0kBcn/SvQu
9egVGngVekxycM0RkAsofpUzBOgJutbAmwvng2XMbdmmvIRDpfwuBkock0tnnWoO0ByPUnFD+Ly9
SpC2I6ncZEpOC053YkWjy4ZV/RfFNEzPqnLk4OL5tJEMSyClQ7CYkARd5ZPOf3z3SdTv53WpyVgL
NTZdX7bIA1CN5lzfSzm0+HLapkd7trGJQib+4wcCODM+kKlFY2PYDmai8QkoIjNEGMxAWQPiZr7+
laBjPPZlgd07Q/F9Wcf6Z6DHdsn26pJ011xUOXvZSRkK4uRBxDHetiiWFX0hDzP7ZUnszXpSbItN
XyI7dvcAi/in847/octET61tZRMaKEUqnhaTS8xaXkc6RbmOfsdo6PBRkbDIPiUFj4FetTuPqfEg
Cz/1r0UvfRyZcTaRbbzKXT+xHUqmRgAqQy8G6dJePlZUJPViTu7U50dHlc4iaTopVvh2f2lF0CAQ
9bgg1t9++LMLNya6C2UZPKhcsDkmEhU6jpI/NDRBm3+kqYjlS831Zsv6cY3bRX4d8YqeCQD+mPT1
pKEt5xmsoxijIKSAW5XwDe+ARQ5J3c9+XdeTIaKtmEJDR0ZRAgn4TdXMwskzoEPeRwtkfJP7DBK0
LRZGA0g88GhJI+JM+dSKM55RkkFT7ahK0HYpCgBRykyQdkHhut2fZf1TozB1fhrTnsy0fbnM2LDC
B6sHtL0YXbxku8oOJHL1rXIUJPDbQLaOHWNV4ZgRT5QhuWkwI7RCao9OcXiqW5S+j2q/4Q7yJ2Kp
X1hPWu8OX8oPsoeaX8fJ6PKuCbaXit+cTSCvNzTScYrvkerMIHQDpSAzdsFYmbKGQP8EokN/E7p1
zyqX+AwcOnsH7+jRssKox6eX+CAKzpZivHMIu8kGChIfxg98n/B7YGzwMEd1Sz86wsakV+7vK4rN
3ui1OEsPvbpz0HLjGsYb9fMv3tWZvOkRUmqTm7yNBL3V7alPkxnGF4UEr3tppCfEdw1AgaqkGlPr
XcFSLNk7AXN0bClruwPIDDyMwdO4EfEbBuNkH8qwRzS25MSubbJtTP8oZQ/lEL1O4WZbxcdfZTjs
TOnrJqg3Zd22qmtYBslkRLqBIF/+4CMYb4uUUEPgyiEYNjjS8mlXDKYni3s5dwgWS7wvbsjJqKUM
GGrbFbpqg9RdwX03ch/tYhSeRXD63YBol1ZT0m8hH2nmJHpX5xUQ+CkRMcafJAGjljDRqPU4oSKZ
/VuuYr/Xtb5XrrN454vG8ZkMx7ThUaSfFAc2jSWPCdC1SDFP2c8MGvRpBB/khO4zWwwi0H5ptGLw
0U9uwN9r6lvW/4dBWsFgPX9eWSwKF9Ci3bseMQrxggHurnBlARJJHN/WkdgX/emXa0th/bUg6gg2
m8kteDPaFr2YgYL//Tujn3Ml3dA0XaLQxp/nN5/0ohcAI57o2j9AruXPedpfOk9wWxM9J2uBJ62L
bWA/HyPW/quw3jsxOJIfj1FjprFgutrlvyKbzz/8eEFXSXMTZDK+khMvL2IcGSVR/IV9BUNkwf4z
DJsJhikO01SUCnLIK73DxZEJQAQiZ5Nyi+tkLC7TiiWt0TMGn7QOQ8MhxmeOhNAaUmdQ1YtQKXTt
gzEdj+AAzZCFdIst52VvHyyBW1uqpVMj1UrPeLNK1UqytI2KmPCGQzJyMiXfpkQop6Y92uPfApgU
8MehLKGw+J1g5OZvGm9vGYqvfVQSm3F7jVHd2deWmUSTHLFQsklMKvBqtQ0ADUsivIkm48VBsn1k
9Vd2iSu/qBpVrMLrrRemiaF1y2lV9yJlGXm6QXSk0g/92XITgDLsGB60krrGifAyI4DsyNxljml4
fVoLyZaFc3CiKu/P0O44fTbyi/mDdtqJHLh1Sioz/OvIGbEonHYkWV8a6X801Hu6YitolkEsADK7
Sya5YEPpQ7yqTLkEv4dd+ckV2WXCLJkUSBd4tzTwJXYqq0AEOPVdaKxnQakG8i2PrdpiyLwaahZx
A07vEYZmslqgB5zOmwORuKJ3oPYNWKkVrQko20dp/MCz3GLtpq+LPd/Qr6qYhkYzqrZwYwP/rzNA
HJIz6q0skohUdyJRFVFeXZnxPah0rPja65UFn+GE+y86nTF8DFmtgxvA7FPJmCsrR8blqCUpvtzk
JWqogybZBAJ3A37zXTiXg2UkfVf++lz48t/AVWgNIvN9+HFhJsrUYmlNgCLVnav6GRcVZFHn1+0B
uJqJGkYNvyUnk6D+uutyjV9qyKpmmkTvWIsW2AvobfutNyg5KFsgPYyM+Pv7wDMqeHfio4cUhzMZ
FSMV0zrmhqbuuGRv0Z9Gfu1RKBMS2KTWXH8UJ0Vorz+SIXjkY9xEWHgw42OYFVeLfHrlKnc7G/3L
pvioFM8GYOsw9YRTk3fZuKI7yW9kwY5qfXIkOZ5vO/MiKvoznZRvMOWN3KuKUE/8Dd4egDlcxXNp
Q4PjghGbyXjoY0ZTF58eWwxX+KAPU+H+lDMZSwW/79FOU13Qe7TWKXRJVtaXT4aP7FrjRwdQGw4Z
IDFAGASR1VUBcWFw8+AjH39l3SUqIDbp5NEwiwRAYTyuGfWx95Spgx1cV0E3DOcc55cO10kGE7rc
3yykgXOo2Ufwt+xUzp3BWfir8xUffw9eu5UP81xgn5+rBuUqlIw9dpmeD5XfwOncGpi8FgeDdciE
k0EINiL2ln/m9LBbE/WNJipE1Wm9hvRjAeJ96Cr8FiHgJc5YcPxXa12ug9gYBUaITLIg3ba+USon
cq1SA25ce078cXVJ0ymxwZMXFvXepLaiA6pbUUq1o/TmL/V85Zp4uKsOGBRFn0KeMDnA5xT/cwFD
ChELWavqCqeDll2EnZMr8mbYUPtI2ZCrlRwCRwC7J+OkcBFWANkCNLTeVnjbYcvZa26QLpdk9s+R
c8aSEePXT+B/Xkz31/fVsb7dILZqvPlWBl5pOqN8Wd2Ea2ZqL9CVKxNH2lhU1e2KDHLK5kW7BGqn
LKOfKDV3bA8cbLTD5Xd8MBnhfDOBNzHUAzyD+mXbejbERmfek+ftBtzdhZWMpAl1ZyU9eEPdP9FZ
M247k2/iQa+H1vuGMOWSWQ2PrYAg/pMtpkBvTqno+od25IfgGd5cdhVQaAGUnkxNo80RIbWmBLYc
pX+QbSDcNniUZ8GNp8FYLR6oH2kCtP/HAbyVzC9PLX3A2OHRGXzq0ebmuO49kHsDTTlsP2JOLXMR
hw5GnSdX8ksCqlgcPmXbq4ssoSZoDNaMI1fkRwZiHOiot9xsz7pk/hXiGwoHP/VJsuqN/mQEh6Uq
EMWYMgPjFbI+8odCHDX6curBk062rovPJITkG5Ed7hZdEL1qLXTpNPbv3n7cYvTEtOf3gCZiO0H+
abHFwISXuQTfeqqvaPBq6vMOqLPeeftvkTPn3JCMJfpztosYqGd8RYYAN7RCNtIWNflhxWtPNafD
lJaYOAJgIrV3YM+ODFM96y7Qr9nL1jZyhAavHb15kIeshtMTUgUpsHJCOKpbF33dGny2Psg0rtw8
jscPIJ5osPEv522ZCkn7dFRBHQ7bv7bszclSAqIgZoc3lhnctKslUFAkNfK05TMpie7oFieojs5r
k+Dd4Zf8AVje0conLy0kCMWn0+RdmHo2Dz65+hlSCPVdYOP+thCkx9znzbOK443qgWkJz1R7Dxym
JPN/eFy5iF7F6sxry2e2yt0pVYNAnS4OgvqdWaMPtX3F7jnLBQFxgKlwKWzad3JurPVNCR/UBfJ0
2gikvSn4QQeUU1vg0jQDVu5MaIa1nsyw5VqvFvOCyHtQWpihfNv7EvQLbjHzABq4IltLuH5J1If4
VpTdEJN7I2qeyYs1cTpUueuQRIsOjzelOdlxjGpEHZVCzo1ceGQ1a3jd6w6xyaGOaNgrLCPxlnGv
ljzqJyjIObC2WeJqnqGARa9XSAAz2GcxhpFQQWahanOu8VBPQsb43cjcpgNPQJleHRg1z9dP0pBj
MVgb7K4NCCS2X7+vfk9Q1HmMnmMEEDUQUcb8qXuAuxHUj+JXbLj9R/Lp5OdisWbnnfF3j5xrjxt2
SVSy2YXbSrpPrdUYOlQB8W4zZf02sQ4scjXzITQFrckiz1nIo1kCfukVoUJggBwAvJFPCiyS31/n
HbnALCqTMXPjuNEq3SUTgtLWawcNP7pD9gPemgH6IuqGrVyticel0Gxt1xKYawdFmcfvWw60RAw6
oqged26O0Za1fgYnGg3hwvAlWYWYckX1ABukP5yDnLBnyGAXF5EDP/qm1WjZXt97+ISQ12Ckg5R4
pqTaQ0rnC4d+jsPC4IEx4FPnBwaHIW4XxqQMZYbpvWbVmmn8GRuOSaWG7nfL7lHt+afrtgxFbfxC
+y4QlhGau8tgGmZVfoiaRfxN5k/qIyyJQWQdXKZLmMmMUn5uE0WSP64HMtyh0Y5Ylv3A0JNSVPiy
e0t2jMGirBquMzwMw/fghYDC4vRWx1KM8+0hVblUsNIysHkUMJbOfZj+e0e5GTGzHxCfVKAZouY7
7t22FDCw+zHyYvT739v6YrbbKlbo0ahXr7eTtlWvMJln87VzACOg73bAm6vtTTm2+N/CtibSQCr9
M+uMjR8/xc6ypXm2Mw+LU8sVzKwPkT+nMfR8XVRu+vjxx7zHJx4z/JrOLQHfCckoTydy21CTQpGr
nsFgm9Pg6cL7oIz1lbcn/D1DP2w2gY3u9vGd4VTHUmfLaC6QWAOtRPHZqb8k2QZNLgmGdwZMzkSj
xHy/tfm3zx7M1ErbpbpmAQ4qWUmnk4aD1WR9amCys/sivV0GGZTx2T8UyyHaZBNpTscEsDCOaAaA
+hpxup6OetUGM/FeFc/hjjR4zt/2/GViY7cjCZpTId9t7aUHcXnDP0g9F26r4lUdoh/R4PVHnBro
vlvFppflj414llQS64W7UIzpEoAUjP3ehdRpF3NbK6PTWZywH/Vp5UwkL+azCSR2NW5+5a5o9rmb
gOR19fV4VtDdv82cWLsooFJCaVfGz2zMw/TMVtghgr0rbbv97ulSjMpQjnz9bKTP57g8SH8DH0/V
Y7CxSjKLvTxYmRg7JgE82GQ0YowqxS2oFyxCfang7dAHMRYKxHL0jEkpzaQisZP6WZnwErzUeL7d
tLFL4pp21sZo+5p7+y108eF7C5IzYzrxxq7LYoy+ICwEfX2FRru93H651IApxg0nLZCJneJkBvTI
S6Cl4l5Z0gTTT9Prr4adjQnrF/cklbMwR4diYHrw55324MRCQkjOdyZ79VyJfrG3zEY4ikUa2i3/
Ml8+kdZj9xzoD68IMvMdFOJXUQuHVpkVpKChdxtlmhLbVWOFb/lWQGkjI+/o/yna8MUjkE5S6F/H
nZFjrJWg9LmD5BoUQPSCVjDWMRnEFXQ15SFdQHeSZv75L6sTsDpeXpPjSgNkfKObE0q/XI6U5smY
+8CSgdR7L7Jz1XVoHS9K2hjedN0nShz8B/F/DsFISBwfka520p29C9HyMkJOSUBgvApdFgqO3pwP
uw3wVIj9VvIddStqp5EinT5zRxkIgJFCDY5guNb8GykuoHI0AW8O8lGOmV/RbuxMMQdPfQBBgKva
CaD2S6QwuIYjF4IslFZOGsemoR2HEBhnHSBChiwCIKCDDZsmM+Tw2bXZHf5ZKxD2UX4P6aVo6aJt
7hAEw8zim4EE1i910H2pkiIINdzudqWXDxEHwCF+hZJwguhAj3qpQg29RwQjjKJLgjApoOMaG51U
vTsidYqoewLE1BYe5TwFfD1FEZE2ZOX5Pr85tyoaBuhMsIFRgxbOJ3iekoSsJSbEmUTcTGAm4T8y
bf4MeczZiYnUh6iZfuiudteCpdjHFXPh9oYjq2E+rsvCPxwNh2bHnbObCVkSRi47347we6IANP9i
f2sbMFV2yAbWt/w/JFXYsIOBrMgt7CbucOuUldCduOJtJeUu5Efg9k5ORJ9j0nj5NhYtJXnSr3Xj
MMW6rl+UbABoLAsr5nmnfkkuX7pWBtV1MrBxdHqamnaBSSFlt0iyIyYVvMj7Lxx3mj5n91kue/ou
2TdD3hxSCeSYxF1INzkHXAz1xkfZYe5V8uXQoDPy3S3rLenOlFkRhjnuWir9NW5OwqRWC7fmOvO1
TsldraotTQaOzASzLakI18rhYnaXr8NeVk6DURAssIbSuWqR1hdzB49I5IZ9GLpVU+Dk/jpPdMEd
6hB0rTV9V/M5Yi1oL/8ZSftd49LyQv9R3SaDcYJqusUmVIzzAFOsTAYDraYI5FK15+M/YMd/PBFV
W8ifKuWGQyGj8DKGzWq3ztWm7A3o89oqYNimQdemZSwLGFAGJgXSattrefKgijqCbkbnh1SQAxeN
+Ed0rQGSuZaJA12JKyPy3w/EUpddJssg0jfECz4F+Krjm0ULLNT+nLz+ppYLoHGCfOpmpfJIP8vJ
sbGWZT5omNlltyMeYdFWqgvbJaPTX1SZ7x6ppqd0CdK7LfAa6u/p7seEpZpZU8SAImLZFm05ll14
S1vwDPRDRVR1O4Rf9CADxZULlsDBrNvipmLZ1JHrBFpXx9WTeUEWp2hhjEBtjk8YjvnTyoOIdgv4
B5PRQs+U2sfjg8IC50Lbjl5mjf/N0N45y+DNQlipbR//oBYMAvix9BhP5AWXTeUun+NhSrgJE/jx
V2mn7zkxEPmfwZyHVwfRmRQDnH+wxKQvx5q0b64goviB6rxYoKMHqeDlBugUxrmv3lnPOcEIk8pb
PwS7py3upp7T0A3MBP+HjHeCbrMtEoVoLB70CZTx/DGdhP8NPN2nsXtzjkpwDjJxEksMu+Sg8Nkg
LnnfDMfp5MIMr3El4UicmhaVqVxQgauA6W7QhXRf+OeeCpGaJyjWOYXsTD/20zDC9TEPzgXVlIr3
AYKZlL6JoeGcpl5+8BxdI444UmotMckgQQCpfk59Po2MKlnIlHmLl1/E3cY/B0kziUUP414AvZ/F
+QGpDUGZgF9EXh4tN34X3YTFbtUkbX/bzwxasp8VhzLiKyk49NPKpAL2TZ5wOaaT8+r9gGzptpO6
zrzdnSkMQh6kcsQZ3LgL9HGwVRkd++EXyPrWepLwCaGRDbCC4dW9f0ThlTmD2HC4vFckpT96TALz
awepcHGQBbIWDnTwDCYwRIOdbb4/FNNOVF0U9fIUz8dCp+5nscvyEeAqxb8Z/ZvBMNnfQIfqayoP
nchR14081OnhyzWNJ0BMk1FWVYN4WI9SX9+Lto/AAWwqTqNM55k4Ctzur+LMq27ZGQPtJBkHM9d/
IUMPGn4RfNEAXY3E/YWvdOZI0JZ7DWFeYcEV+Z683+g3QoQtebNwhkIiBr9ynejfzX4H0u2whEoY
hjJkdEr1oRGtFK4DqHFAUU4PcHEd0zwuMKuyeDMEZhKiz9djlZQ571/JIngrOdRARRLgZCcjTG3l
nFRi4EK7VVFvkdUEKinSs7KEGojrWZTzjVtqcY5vhcd+SBIVyayMgT64AL6D1rnlsL/NdNc2YAsY
WGDRfVKB0VslLgvuuBmN526kjmraMPz+WjbCEr/Z/OnHFBFS0n1uDv1MqL4Uux/5HmRPtFCZJK7L
VqalDq6yEtSUsvoVFYXPB5vQNYKWPHAW4sQOrm/IXI1Uph83IQoj2rAhSww+zoh9vwruxrWp5fSz
WsAESaHpBJ674zu7xH5xM88hlTN8+hzvYJNDPwbYsO8x5G9BtF4Ds4AkZ7SWCqF8KX0R9m2VhFP7
PbozoooDBVTSAH58aMWy8j76s/knH0PDj+fl45r0h6bsFAwSLccdYHocC5GBVzqGeAjKQbPNYJOL
E7xDo7B3EDExCidDhAdJkfFOFcYp9YHpKBG8A7SZKU1CY1p6mxhi1iDiKF45iPdDvV1PexXBx4Q2
gxtaTR71dQA3v/dikXbw0hYgeId3aO62BsBIgj0bko5Xxe6zLnKCLTWCdjS9FNcUvHnxJGm2F1uu
KTzxbfoGj6IscD8+2YQhhwNlW1pbLnRvtFeeudjSniTWg7RnLd0jfQvvWdo6zERK7C3EVLJoVLuM
MqVzn5L1gV1gteaxc/SbgxwNkOcTzZgmSLmeopGattapkIEo8r/uBxIxeOHpvwVaOgmnaVi79eXn
dbQ0vwHhGu4zoY6NR1geL42S7eBEx7xvUzrjQSnF8eCkIOD14KY+LBQBgmatPbtHJTTSu1S0uKU0
dcqKh3cKAFDGebHT2xNg5aewkPCEPFYrAInWpicyTvp0bg0hTItijwUPniLfumqzul+SHpB0/99D
u/aKeW8psIVHeU/ANFLgi6kxwdyRbFvneZxrZKwSkpShVIZ8YNmG7pIv4V2loMMVxUfxbrsO9ogL
EP/GVsNYV50Fw8VXajm7YeEHPlICu0tOW1e5PR1oIjprBl6w614XoB5J7oYPDMEtBZGKwABWbTXb
0CngEuKt1l+n2Q5CXNZckAipXKiCT5SWZIW0hErK1te4E5la5AB7rQqC+kAfdrGmRCUSoOF57Hcd
Td1fLQLyjJvbcpd6bG/8gZL7UuRl1Ssd0EkQZs8uxw3eyVSmX5nJvgAmopJBWlY82YkuMRkYKssz
VzHyReluNrDTw0J6Gk7nHuilpHS2IKHel+CgFLHARGC90++GMnNydAsu+D5KijrIUqqr4FOxoWSS
GDPnUs6j2hUjxKuVnH2DWAcFf9lBOkE9RsF5nsrRlYXWSj2jI/cfvG9F1m4PzggFMmjWPEQw2LGW
jOTia7/XWFg85wgwiMv+v/4QTM+60Lcb54HIbGtJitdkioTkM9gY9l/1Q0xlfu2Gxs8e0vX7MwZC
U8WvfZgJEo2Hk9kvOZ0i3MuOFmp6X8SwO6/6IYMlC5JiVBaUZtGfmzhvopRUM6d05DU/OnKtE4a+
MdjM7R4zfZOD4fdCsFaX0luI6FuhgSWpxMUFHPQDSKZ8pMoSasJ26shYdQk6xOoaxxyvT/RBYryO
0SbufybN9AjdKhnYgGsmuocZojxcWSx8x97lHMcsEnpUzXHNsheUwI0Vd7kHdsImWFZ2b30G9WYu
CGDE2TW1s5WPk2RzGQINPbURQNcsvLRTUaxdwHwYSAYM371AOpELVUK+yVaFImn7mWr40fXoqvcT
9VQBm7q+EOgadljG5PUwxj+o+Z3lkKDe71bqjzodmETX+1jPdVDw9txhcxGWc0/jVU6/AAZXNi1K
cng2O9ejVyAo0BXLfCYwWFoYmiPagFi7x01LUDVKxFBZjKdGXHKokNjlTRYf+6nYO0d66pZlrCfT
9/XKns9/WUaEWNqh8505SWacrOyM2MMZi/cef2IotS0ZXeGrfzFUcUE7rL+z45h+S02kRRjm1kfp
cPK5fhyYHCLND5rV/3VV4pTc15QypVpv+sZgK0pnUxkSFyUmADrWRqqdlk1FpCInuvdv/NfZG6dM
/1l5VjJYy8hZiZPg+MFerJ+WrQihVuICgCKLoELiKhMMYbB5Rrh0glTBCIuWHmc6OUtkl6yYrTit
xr3aMCPVY9DjWYOzDxS9rPRTTBtA4j0jIwmFDn+7Z5gwsR83imm9IGr0Gcu3AvqQP5y+V42slrw6
AQsHu4QEjSFgtjHNxPo0DF5GjMwGPDmhX3QLvd5v7PSQxrKbrC12qFdL7hvyAfWNEJovW/kKNRQs
IytD+4RvhlaoY6yuTtRNOJ5VmcgaDyPldQph5DmO8wqoI6m2mApAVOpRm2zZBxUSwe2J8sb+29Ek
g9dnBmvtyOHwMWcxa+WkRzyEx8cYlDPgS7MHE6Jq3g6MDZrcla5uq7/qc/0BcLqqwPW/T3IGZzUd
lUPueBWdF2B9dVLQxKe3RaU7no3Ig9HlGIprStI7G7UoIkEVsH1pyUv9+UB1NVRgUA/mlqPtHr8I
esm3D/DkXbI3BtR4Fcw8TcCJXBgp9RdDbvLsYX0eJ8bsom4P1pa5b/2V6gGZyeu9IVrVKmvMv8SV
aoVzUcjhrk+ibcTh03tR+lDq2u8N7R7QJ2dndtX8Pl9xG97RIWMi1AWW89yRciLPSb7xgwXZQwSH
TNMJHBVv2r55ITALGw+I1svInuF0Osma0xC/rCWKuUgIVwVRzFZEoTj0rFw0CkJmYz/c+iXcAFQb
UVaiISD2Zp3pOEOo2X+XeBmh55+gJfkcxOgiuEzokqhTgP7jKBnG+G2tSUInEaX7PcUXafBNBoAT
tiRwRnr6ZRO4nZku1K925EsbLx2SIbRLygtRPgWP2RXZrMWk5ZzYIblj9cu2l8Jf+Hta3+gY/3Ou
wOkuTSTr7tdUi6OKPXwoaADSQ0RCHxiaM5cU7BYl0GIye1V8kZUofuXzXQZV6Fa8WN2LBA5/0bSP
r+mg8QCRMyyvLNlwGFY+3YJTRthoMmapVIO3X77oYraMeKPl3SbWs40ZTafaA6pKRrN8Dl+sfCTQ
n/UYHISX9YcOeT0RtsuWAE1TkGbsBHxMBIkzSLvohurik4gE15ffvFIPtYRz5gpNkC5GDm3kvr89
wtDXS0MJ5zbSsW1lBZjlqyouw3HLZ6PSiQxvLfXud3d3OsHDa1+xjVqI4MceXEegPce3RQbwk+km
xtzpEvGpFgbQlxO8/29irv2AB6vam+h3bRa30eOWOLXmWpWH03LQc0NRpeO+NHuPlI5qP5TetcmY
cmG/gtdYoKLj816mHvYYQT+8iQkskPbEKgERUkyvi9Fkdil8XtrwAdPkukxWlvB29OedY+CqLdxI
CSSUckMVeGhYJJpoGoWQmHbG17xZqIi0GV1j0ECzONlyvXoeS3m+kozfPQer1ij4g+ZADRijLvWb
CZpUcQZrvueRE2pPkB7CGe/mM8wB2VLSUe9xXr6rxJ37+WlNEYG+RTnCqWtNGQMMfAVjWx0oMStF
B+HJYal3fvvxQTt3pj/uO/TRu/d+rAHR2sNF90D32NNbE95pfn4VG7lys6/F856pah4sDtT7Jo3N
xSXOinmWP9OGpAppYBe3s8Qo30QocKfJwzDR0CnEh30TK/WSizwPsfNBFO/yJhKnsMFzogItbsYl
bu5c0D5OAMmDT0mKiluFpn79YFHu2mEQJgdIIR6CVLTDZMywhR5kM00TruQ8qzAJbjExvpCEH89s
bmqLuTXtw4wEFRzIzPNaFhi89t9DbCVKidAviA1mzlKWbMxAHYtWJD+4Y1r4WF9D1uDCBpInAj15
Ai2G32/U5/ZdZHqvuRvH6TgYWVzLx9UPto/bBRh0gIBWPML/VtD2HEz4YoEvSWq49cAvnHmI/LnW
X563nu21z3eeeTSJ8moeKGaAQjwhMdarPqqoHN4O8Nr/KWC8vbfm4d4tP1DCrGdHQ80NZ6tSCev7
HCvBf94PamQBrnD2g2aX8XK+zQZyLTZw5thKUV0fK2v/reM1FQe5PLNTrfTvejhS9O5JXXX4rYqI
jvqVkGcRbhElTtPL5wH4/yrXCk4B1pwB22PjXgI2Xc6aJQUKREd3awOrUJkjnnsyqHizK+kNzIX9
nXexJcj+z7TI1Pvh6mvZ62P4hTlAqlVyXszbW9TCAdqPpz2EaVYIAnwqG9Y0650mciliawp0g52+
1dLddeQpDcdoU1puug6qpwSpTQZEk4Iz1fjl/yc2qwUdpKX3OsLnSh8bVOz1E3ZpY81XRdDG39p2
pW2Rp3D71RgFUKomqG5DAms3kBY2jRSLFkRxcPjqG3q37Q1A4DZF1dqAKPb5JcrST0dIiKxMHdgD
vA6baRhskrqzVdQafLnwt98kSXJOdUMJPGKCQNc+T6CIBzeHkQon8KrZAwB87lD2btmIohpF9D5r
Hb81iQ1RcV+ADwapyOCnE8OUOBUylxEZ8xsSyloM+qvJYVIpl6rJQg0MvgLhFy/GH9yaTAgKyO6Y
8XbVIWcbQvHbdQqvfTUIEPZtDxTRuO/4FR+Zx8qYo9SxH7eeLQFQc0OLNgOoYbW1S55H/WPXGcQ0
uW69iVLWxraxHkBmTWNmEVwvpmmaEikoMUZIsKPn7LnZFWs+93Ldp2k+6JTSXkLIl40fG3XItfDX
IiVn1GrM7ab0UXOSFoIGPnShEEDGkXp8g+AuffB5EukKZ9aNTfBFKKMdJiGzYyGpb1X528wqmUFr
t9zYXyGczCV55pxL8kcpHHaZGkReRBM8+EChoOZMGR3yObOCp+rhtGo+xWor4NyM7JB4flCIWCY9
JPUZSy3HgXnaNmspEOeImr6hyT/RZzda4e2ZsY6ax1l1quPOMmGdY06XQT6X44xcx3XhbCE+plgs
vU+OFUWtqq7HH3YSm2YnMdBARnq4del8qrTy9WYHysA09cwQoV3cfoByKr6M5q9Uo4cFVGHN4uti
NMw93OY2dD/dcispS0Z/UMlUX7x4V9fbedkH/Y0zKjE4hJOAldxcfYc//jx9HQQhsJ/acMIALRfs
DiGjJFjIwkLuoHH1qMAyZnNNoHoMc8tEjwv5caXUZNmyqxr41aihfZptbfqPkTnKzfVeTMLwiuZg
/t1QxEHLtL14SSF+hYzaj1lhkofk8aQRfOqlNVH5PYGlFaL0viexU4LinIRrcBHVPuv6vcWAU+ws
6c44Q/4avJvumWY9cghgi7yN08V//vP38hs3GrOjpUqGBvBQy70Xg9F0vhbfR7jwzpGrc8Wl463r
vipAO2uZEiWb1FWnUpiXmNewpyZYUjVWwAlYGRdXs25sWeAF4Mj6KqZFNzaZn1Orp7Cjvi9swb2/
82fJoWPQqMzD4RU0BkYAVJT7vFUL5qNcGHvXsgX+f4+dOKOYRRlcrTz4zn3UjH9UCk/vWpooWnVR
6OC7XF6KOcYKyzB11tBH1X05wDgjHbggmaD6wJDa4AQGYIfRgShEL6W04/9tmeuVBME6u2Iio8A3
vqkmiHgRnXToexYpqo6pu2HxyXTsWj8b5UyT0aQniXh9pW6aXmuYtWVeTOKcDaKZjb8GZNzSqp7E
V9ncZJwKVP4xu7jxq44B+A4LOBF6TeDz82kNns26g1YkfJonYHGlzQ9Ey/bbiw/xQovv1pXEx5X1
f8hOGpoBogi/ZE2d0aJLHbpnbQNdyH6Swc2XayCD8BvYMADxr9EfzjTT9jEcH/H9UtQ/0QPMJvlD
CFpduC0LXotPWkUJvmaTcN9HhEPx+16o0IlaMZ76wphHhg+1TpclRaZkmbSVvZolaMoG4O1xYiWn
LILbHvG4UvDYAymt93hJFMeld8Fk1HLWmaTQdOIg1xh+hNSTdhmrPKfukeOGxLC44vZJFoK3pXAw
c7rIh6C5JwCkpIPXiDtWCMSJLkUdPTN8Y3ivS+N+BCljShSmZKlCkR66UwSWTfIg7brOEMEZ2bfr
u6Jpf2Vzo1CvagGisPQzhVnI5S3PFyMFn7AVXaB7ftUwuLuZl9Kupu49gwRe1WFeIS7w20WBM31/
SobTdXh4MIXeBVwopxFqx1reRfDzzzc2r270x8Hddz03wDaZYaN+ixVZRPZZJ827SEi0XSUHNjf6
meVwauNIkwyle4C69vU5ZUquhtkl6iE/Xr5cD/WN/6YKpWptSfX8gpo0JvEOa3vpJCOiLxD8rcKW
H7k+QKP0vIa9AVX9GoMHhikWCRq9z/uIWmfL/8zRnMmqefW9Smd7DI7LwBRtionM7bqLbp7tWBgZ
lGVNEeaC2bm5cesMTW8qo4U4jmg0iUh7LUKaeu8zrRVqr728xYWPI9/vG0Wf9eom6sueELBfw6tJ
/vddLU2ED+as/1MLau58tE8KqZDTImPIAS0lSwN/Th4Yd3tr9w80o0FVAkSzcdprQ44Gp3tPOE6o
POLcIdtNAEiXqg5bUoQrWxbHr+FsLw2srgWSLECtgZgHvHh8HmH6qz+zOmBNBoJRyqYzvjRMOqwM
kipoMgJIHK7O8pw3mFTeISvO99fw55AF5/qeUyVUkOwV6CW/zleAxClcHWAUhBOyZVoVd2PLmI28
mdW7gK8FrHtXewQBqzUFSeVk6JjkqdeQ1PkSLq4wJLuGJGCkheGXc0qLk5z9VQqHqbq/jIrI8s1H
/HTpk4vzN00TWzJvZLTQnWC9RjRA6nRtWcAhEtd4R3GOscTBtQSbPTTWIN/rFqnBLXDKgH7kiDx9
Ex5TaX4/rRFXknI6KKlbA1OksxB56Hi7UVofEqpn+RNfnY9xSs6YVGjx8DUEETjgDtMVLy1yBL7w
BrWyflDN+N3Ni0T3rVS2pUe6cbGlJjUi0nz9wX+BCnj825Io62hgRwwVEeOytZVG6YxWXCMxCBzt
tEmmUIlIS/Uuqu94m9orC9vwV4JryuVaLwJlD7Buw9Utgbs5wOItQ5Vpbu019iL4ZfHfongZH8h9
7w9U3PXD6Z1R4wkIWQvFPF/Mz7eJuA2c7bBn3mo4R7PQ1PVWAL8MuVL6HD32edPwYB5hPFN5v/tc
168J5z1pV6vSFV3r3aucaorrF00JOtzLdZ+TEXvEEOd185GswtRhgcrqiPGxDc1Hf5RodeUjr8Vc
CAOl66hzhz5HPi6QMzBDlk+nTlqKCK3EeRA+6R1HhIZBFiZCUFmW2k8GpSKAZlYYZfR68SycxGLz
dqSTLYNnfS/cuYgbg9SPrullwkVbjYi0NbNbhFIWUGQVyUWDNuQJoN+V2dO69hnma8tFX1oWo67F
uo8dNncluOW6kDcDnSfZiFBY8nOQpnJFRQazsg9bSbkI1GSM85CxIsMczIhYCu8KRXHHMM4H6ZTb
uAKkkSRfg2VlPedUk8UEI2HGSFGHTc5MPuTjUNQT+3UEDESEMNxcOr6zW2CDTzH2ttqTX5Ms307S
fjLiGQM9HIyx/ee9+XlKLgFCTLFklkFRu9VMftgGEVqjhsXID46xU5mvB9Z78x/2zRdKKrC0UKo9
r1YgtWOkqEd/SBQEJ3mP9qNasK0PijESXQ+khn4c+dGDnxhdcd17aYbLVZdnC/lBdc4T7krMjNFT
Qx5+ea3U/l1PQ1jaCp9Sd7PRKPguMlqa8wtYscwLMr5gNYdcbQCF+/YsfuSKAXH1O7EqWKaMTjuY
E8YmyNxVIzWR8L3NX3bsEeXGPXX1dpWe3QTkTiIUYD08mVeakFLoR+oBb1r1WYrMS2u8mrp8aIdV
l8AcFGSz32RUUmlu+LWqK5Y4i9anvCPWGP+uCVHNxnTOXIeJMpyGyPWLAnftb0GxLRYf88KCHaVH
9vznYjk+m3dzUHD1ilTLVIEYf59cVNPOzc9chOSP7/V+z+6c/nc5ry6f3T4zjqBgQGBYB6rDbnct
FtQFLrDWJEfFxbIy+RfgNAkNMTZJoixgq3c5eXaLilkMtiuWFIH6mgf+Kktz4gGNJjLsesd+8HOp
+zsOa+T9iL9C70V+6u7PTIKkqUAHAbZCT2IpAuv++xlCMx7Eb70OrdcXnQ+Iqxy/y+cQzhpyKmZC
ZT/FR2SiSlE/cTgOyZ33EHUA01bvQvxQpepiT7+himJ1qnl8UECtBywc6PswIj48IjUdLQ1pPigy
LlkMORyPRozFnBdJyPtY5pyZnVBWg/1oRGTiowIIj5FzpB3neu6E+3OLc/zSyd5JFa/94SBlbpeG
zk/4y8YkPfPUz/sggDn2IGORoXqahZZje1HWjm21aSzOnayTzdIzt3p7lCbF+7EdRjvV2WIVimhC
cqCbHc8agzlHTgskrZqXc/Ft9bA6iNCUuVrYuZznqiJCNvxZjVvVFkgefMEP4WcadPvLxbd910DP
ezuIIAZJk1Wh39Zv481vKIxxohiDoLlhNTTqHz2MWPFcftJI4P9sJIQ7t0YBdAwDCJy5NqHe3Zqb
2scqVX58ijcn8rNt5pZsmluyXzlMPZhlByebzXx+v4gcBAi0e8iWO1RJ/FbD7nqxJQfiiGzKtZw5
ljwxbxTcWXIK7iePhIbJI1T8HB9rDOeYRXyqc/AfU/mCyNYyMx9MGMr2YK4d41Kv1PMZ7srYdbQd
THPnOSHu+2kAxBBIfYVtek/rh1iju1lx/8L0V9BcJLPznZ1N8ra9hXUnIDSeRL6fbD90WRhfRC2m
I/7TdooWj0XKqwccJwPNB7ftME+b4IgegS0WOrJhEX3NDJY3sJcOFh+TZwPCF98mtOSWL8ZPPbFr
/svHH6wsoV3s6Qmb6V/GuQ8FXKe3wWm2fEbgEg1xWHy3On0NS3UqRupeTx7F3HXKO0Hy3fGv2D+g
SAGpI3/HEuWxTHMKC2+H42TBuS3Z6Lgg7OkodicZ+Jc6DJGyHrV6s1NKFBgeifmXKac9C9F0xGGy
qc9FaraKAEVoJhuS3KSJyi/HrTjksRW0uhn1PmDCXqMnPQd40D6JHOEC5EdPQAm+CbFAVbW1wx/d
oyW7sWwJsLrCjNL9q9mNrOzt8D58r9EO4UYb7ijMBw4CXZZF56OY/gFHJnpbOn5tY2YVqtUBaI9j
m6Q2pIgP1UMpp+0MZFRoPBBJhu+L9+ljNkTab4j8Z/zGsAdgjebywNwgpZhUIvwYwINs69zFt7k5
c6ArNuwZHtD2pbO/DxJQvjwOm7CwXHrZED1vD+xCkImt7xbD3YaxXOYADyQavZzH69/L7kVQl3sR
SpBnkTtcFYL4Jwa9xQKUgJBE4jN7hqxVGryLZr5AnxTRscjJ0jPsuAtT0w6/f/bO/bouLuuVyRT3
z7BZJrh4A/on2cRwf+w7uhs2qvCd0VnyYim+VxMVC2zW6w3T9fiPq2XhUKTyGejUL1mpPHmLBzSR
wljHFtsginhb3fOiJNtVTa3EmglGTJMgpU4ov+9TJ+0+YAnatRoR0SPwhTQ38+aXHczy/LfHbYFe
e54YRj/L2YznZUxDROY7WXJ0W3h8CSKEXlZScev2oQqf8O5hU6QKrvlbBxP55nJtTJSJiRvE/M2j
F80zaxbIrpMpBaQ2nkMbi7M6ejQndTUJJK/9sDU9ADKTHqHO7RFE75R9N0wlirmyR8V97xsWrsIH
KSCEylk4ifrMQSM9DQ2yz0jOkJnyyK6yh/l9BbDXkxLzJCpWbmffXeLqBKhwwUH13Rg9OG5/mxKP
M8Iq9R5wU4vKSrx4+rrt4Ek+qHYb1qhEtws2nI2N+ozuaPeBK946vy23oSTpSMQLAepGysP95rum
DNA5e/l0phgkqrx2koft8InLkowjAKeOwVVCxiYb4iyJIETP5nRBKDDbV6YyOH+fpkvc4ZxRG/bw
91m8TYwlebMoCrQw44adsjKROr/7Wj6lCH3ED/rUApAFCf1dZYx7s4haoNs/VDEaaJ3iaEWYh98m
QdjyFr7t8g3r1SxXDJSY2PaJBV6xP5gaUquSXwpVeB4p7OrVdQEsrNYEYyuiXRpkVhHIiYgH8fyc
Hfnh5APItjwS4FLCq9KmaEhxMs6VFd2TccULVgaacq+z+/YSFB/kkR0BW7iI8qdZFexJiQMO5Gxy
UAbNy6+HXGO/6dcOQYKJmohUb9XuDD7rCfouS5CTWK1qrMYwo2a2EZv/UPOnL+PYBAI8TQIwmK27
ttaY+afX+tRXuWWQTmgbf5rnywVFMT2JRrsoSWiPVCp8K2diWcLq2S8Kcfj4HKuhs6zcvd5QYo0F
cdzqw8myFvLfKt1uNhqbNnl0uUkjNLTSIEloltuE0PJzQAo0psiIHT/CKdWQeyV9epwl3JOcVNGy
TJZoJbAOUt99qqdAiNKWHhQi0RmIOJLACRzrVnbVEElwgAeVNEAz7igNzJnrjiIT53P71rCNBnKe
arwSyhzTgJRKHECv+d7gfdWTY7NQ7cvvESRXJMyI0zXedo03uKMy3Habui5uNE2LO3IH9TbimADa
uLAits4Z0BJFg282LG69GjsNCuCVzmYC0XoF9qRG8fUdDYFGRR8WZeHxVVl/LAxDBsmAV9hiFnr4
TXWvU3A8tsos6L8OnUNVlf9OcSTJA6C21m1rM+5djD5tXDQBkZC1AmCj9+2ao4RcGb2w3Y1hFR5T
DLEXot+6y5gkys8BCRgDIQr7rwdJjApFt9XEmhKL/AjDTQr1qK7l9PSzczUDtR/50UEE19wvCk/W
HtE1P+UOVfFCPDkjkupUHR9L09YvKxJa0JkS9GCuZj9mcR3120Q8XYRGEKRSaSVXIqu9JOP1SrQR
jvFyhdmgsNI6d5Xo37EDq3zASSeqBKVO40Ji7DhGt88IFQVH26nsdErJCfHjtqR/o+eFEqh8ZS8H
KIEHXSa/B1Md9dnvhzY0P1D/Tr/FhIVkhVPu3OQu3pvDA7kas2qCJACqTIO+WyapNEwmE8g6qaO/
CNy1hG4mJQs2VSdyqHxM1AqlE6hoV9W6JILnH/vbm82CGhjUd2/5tqzOglZqXcyBsXjYDD3hqac1
D7vEkj1g16L40lC+9w8cGI6a6S20zTX6Hp4Th4jy/h3ytUK1UrfX6HH35c/41YV/ik6s9bLEgJ4j
IKrWKQSpG/iB7mgnXm5aVJDngQCsKkjSDcfdrvMOLtOEete/yzBbv7FNuXW549eeUO7Lc2tp07UI
T0EjwksMdUGpIb5+rGNbvVlOcbsbfPoZQyjefHOXEd2tgmbKxIxgDiaeaqfI6j5ndh6f4xvR70Oj
LK+T7pZD2z2dtYvjf67Qe3wMut2xDXihmAd0jM1YtT/fJVTNj0pM10di8G3K06mciACZu6U0+H71
fszLibE1w4rVgzyAJKVR4jzhPCxBLciwsMnqhZqBaL1L2+sDvxxySKXRbcrfIi6xsFYoWhlQ7RAx
/fqaZo1FKX9uiDbVbX6lsBEyOrrYiIApFYgAm8GamXZkLsIiCQe6kv9s1tWBEZmzkAjB6VGFDLOZ
K62+ZEzbRDmN7ETj9oMqGWR1qiYCcZXOHHtffIrkgY5JuwCVVdYG3pa3yOSC9skifVDEami5iLM4
EGLRKVuSLBFHJhIaAIU0x6e8JeCr9mksjhUgvDWGj2JwBkguUvfroRlUZ1dzqQCrsYDdHwvbjjPC
nwKcQLRpEG2dbeKtk6ORDPyQ3cxLYivoEP5uxu7KiRgwDL8c6Zu3q0st/sOyt3TqVnwH1ftU0ATO
OplREc7LaAdX2O8eSItw9dLorBhCDhSoD693IH3Psupv7OjMHNiJSVa6a7sNae7RcIb0On009AtI
zHl2g3yXqNWi2F6PA1XzYos1NhnWjhNlleQF5vbA2v3BMxtGzt1Xohcq8qL6lBp/EVvgohRJMw09
wIp4tRf+pS0yXLqArebWegiwXIyV1QpuRSMDJatXKw0/ZWlLBdD9E6REqs5hsQ3eMt9pM4CVithP
5ejRfhK63fREbDOac0jCI6PgD6Wgyi60yf+gBkZ9bFE/GbWLEd2a5P2euEHAZ55IobFJ+lHT1bRb
n//L3JHgbm1aPDEspchqzPIN39CX5VoLnmejhUQa3rmlO9iJgt6E9pVmudoRorzzXWAxNmw7apI8
MwtJ7UeD1EjnLlJE+LkOv5MPvYGPK6c3tqA4azVmlcwF4ZTlQrGURCObJg4JDRB0RWmLldQOKIUi
J9DY4BaRGk7L5gTPgU3jPZ30/IJVHFvwga434W5d508JwJX5dJ1L0ehZ6TuDwQwftEekvoXHXE6h
iuhHog3R3W8Inz+rDAWSDdC8f2BgLlsc3zGCYS1V/7SdgP5AFGihd9GNKNeRfocxFt9wmVQzxJXA
dUPP6mN4XAILPvXp2OaDi1zE1x9/suWTZTZokrsIF1sCU7alCNUrjG+EIm33F9jP7qsME5bnrPLK
2Gr5qp7upGSIJqqWJtcVBGMW4k7co5r5V4atLCt8E+PwNcAAGwXLM+DI3HeXyn6wuTpj9lOvnKlR
MA5xq2j0yKrxjBxQBDx2b+UwEheH+c25aYgsp7m2gnyNuDY8xLmnoqTsz8lwoeCF678Q9clxYSnV
1B8RLd+GzbuwGliz3prH1QusVZXvYci9wETEKQuD03oaoKmKdjYsXpo1U+RoRbXPU/EJSVSEcAlU
2siTqovwXEs5TamK92oDhDtit7b2tlut2Qgtxc0RsGVSFHQoDrFiGsaQTIkiiSyOr46gglV9YNJV
x+Ti29oqZSCZ9RvdigoSYywx6IbVT2qliQvmuy9HUAju7AT7tD57A4zPTopfq/di/8SV7yq7vbas
MSxlI/cGCeDrSHoDPRAPS5h86iQCUUvWvuHu0Jj0VLaqNaLBYcuZmbfyB7esasb+N2CSqcCMlSPH
YUlRx4vaLNXW47u9GZ7rO5moM7bDc8pEWru7odeNLoAkcxpW+JIHHq4fY7+YMW4zzi6sTvty3ErV
dW1wuYwkz4bafAnUqCxox39RM8h4eG3t2GB8sh/dRWHgfvdIcCmmtTdl0jfZhskImXJynq77E4L6
q4AOW3HxgCNSgVXxNwEgJ/FsbrpD9JVrKI+qv84fgGBSiFIQI1yFPa7fBKKtr6v8QOhNMBsU4S3T
edqMAzHansdCozWr+YIuRT57+DTxwAiuWeFVM43bfl2OIwaS2RPjkpc5e8Oc9WNk5fTBdciPkpxh
9o29OjbO4ylXzY7eiFLSkodoTJOW0JHBNCy910SyyptdLv5079tcpSHTFS6JjRnkne5lFE+Kqkju
NhaiijPlsm7yddxKNdjIEwi3oV4ZXWDQ/zgUI20w3dU4pQGFadhg5vHeMPSC0Vx3LMo26PMUumvs
sLb9/j/+bONW/a1yGWvobytJ2gsq/dGYDOenACxbotUGBzhfHg0VOqBTBgp8hmoG0nVNv0PnulAv
8bq/n2jme6y6OX8Et74WgFPd6tHSXl4hnxhKdqT/rtA7f3pgfcW4e5KMimPkqEi7/gnzu68ubiRl
uELEZmeUq72pkSCOFh6+iuvdjrTUfADjl3WpZNeZI8QEnrrrOV26YPjze39iUYd5zC77ivWbBFPt
TCm5bo114hsekvpdlxHW7Jjvg/rlNpQLLgvw1ggaD48O6jmvqMLfdlmBExRSZGKXHPFyWPaKuqa6
gHspCTCqIA8XC/QixQFGtTjDdK7MIfhjKOLgwSD8OXfFAyK7g/wTt8tILk2+SgZkUmP9dCu6eZpN
RUl0fvHNJHTrNHrMpgKw6g9oC2t5xr3LXZI4AQS2+P0aqTXogKJ1gjB1oJU+Xtboc0Xz32bPjbnx
6XvKuy5cVcR9ZQ7WkW595Ojokx519WVebnDrk3UC/7p4BNyvyN9whLCOhcnYIjFuQViXvFqDfy5t
QYD2IUw2Q0Q2JwbhyXW08PyKJRZkCGauDw/dAb0taaiBYdWyjQ/77B/QNaLv9bb2gMyv7KpE7kkk
vPrYowoVfAiD8O7+2wFbmpJpedF1grVpvU6LUT5ar1BGZlZmHidn36oqMTkzn7PXLOLQjAKKQTC5
6UVf3I+v027cPug5wadxd/3rHhbRO9Blk+kXH+s49NwpxFDxx4COlbq79fJn20qSVRDNLynXgvDE
XytUPhgEsH5Xt8ntUcCB2gSpJMJxNvVQWqBrJLO3Nx/WhJ6ed3sAXDPwlqTtVMQPa7LXizhkQG8b
QhbIjt7ycW6RM4yFWhFqcF910YFE2QT1VdpoZw8NnSw3xcIrtY+wZkpda45VA9MSvY26sKxKTxQr
h0imjrhQj0Kgv643UcnM+U4+8nn7a8LejNc14GKLx468sl/BHgWZRLNdINkMo3fLBIjaFoIqG8Aw
BnqxpjiMuGehRW2LUWCIlRg16/Z6CZC7VYnYZLt/JrmQ9pL0FqAQ57/Tbzul29PsaQSZ45qz1HL7
d/Ul8HyfTHZ0GcSkqPVxC+rPMKVD+DzsJ7XbyZjRAhPUTo2r/mU/K+boatkQwktVnyok0atf+9vL
Ncskhj+hu4SttzqUE2sGTcz7tdrWgBUKjL3/Nv265UVYtj6f0E+F57hkbA/NNXjMn+C4MR8iUDMF
vj9WT5AiUbp1/pdiAzAJjiQgibJamvV4KLHC3l+wJz27g7e59H4JQsxuIXdpcdVPVbn/DYqXnlck
Em3GryNwCxw5sjDoY+fUwlL7MXvnF9lBomlSNLHYeR//SgTghD/4nhg1AaNbDtRlidimlr8gfhRp
rgXktSeBKY8F3xTrxyTpKzQOceY0RPG2VAP4VqUmaUx0F8Nq2UthshT8+5C5KZ/CH2/IcEfOKPC3
W4fGl/oZCSu20g/tf6I5nDQUvA/SFzEJQG77wwNqxy9dMZxmkKTBl6ljSPitYuljeDk6kUrHWL4X
ZVPXlVSosV/IiB/hGpwN86L5sm4yIjbWtNWMgKWo6hZlQFHduOSt4rilNoGaP+gEihj1ymxGAmk0
kn2tzmav/v5gH/VcTGTFJg+azpz1WLQnwY060ncXN5MlEIV4SAAQCv6Lmy1Kzpmq1pnXNb4Lv0Nl
t6IwMhu89Uues1ziP21TJUUw5X2TZHDb4ukOczC02OB/Kp4lPzp9iyseU8WPeKfSx+HePNeutfl8
LY2NZSekWVfjw1TEN6Fn7DpTX30mCiXB/zFKlaLTgQHHsYpBPpVOPJEJF6iUpjU6jNoPaZUBiDZL
RcNnKgCd5zB3Y49dVIbgBC/Y8SPH9Gw7ndSrN8eWMIR2S9HWWE5bhfmyduAjmeyHP+Jn+HoGn14Z
sRve0ySrygo1+qr0PIhO2kXUA93oCcVtfXWIlxRAdaAsivgNmpzUOm6v1eQf8rgHIPJYo5UGILRU
70UeZ8zPkKembObFBoCeOa1+AA/O6Qb4Vd4amURPUkwcyQQCfFfY9StIr1KKcLukL1Y9iVi1sTYE
9ieuhtMK66aqcsA4vx0+zA5QDoW/iNl8uEunEt6qi9g7/6SuPVrJzyqP8vEq86Kf9ge7NbMq5cGf
QNFmucUhd9WHl99lkjOQ7XZaQyzRdwdFoxNh75EuM8MOzh+J/DiiQ6fPb61hZF1pDJTcRXAkfAhE
7h2UyUWDAvAuv4jX/Oq/DVpuI4NSC8153gK8kInis7+Y8v/eaH7JaqMWhoa7n6vhyYSk2vZcomr2
rYMuDd8k1O7B6QGq3EUa8tYZVGjiuVgU8oXPg+ROn8lL3psd3G9mzyGaswBIvMA1rI95ZfaKvd+z
i9r2gF8eJZl4MIGcU1twOOPLOZF6e5ZrdvNsDI/M0gAX3D02baCza7xeajCJUkp/y7XZOhg8Dy/5
rkfWL91KJQiL3lCDEl0G+76qbde+mBRPl9288tuHL6tVuZ+G6rngYiR6mDsPlYxdadv4I2HbiLxu
+6WelpZO93zUcFIo7IrrtWtkjkNFPZ8dbP/zYl0czSiIUHBNTs5O6W8QmDteCzuXP6Bnlj+CzTLV
OVl0tvknHENd/JCYb68X5JpFKxo7DMJp2bwfbHklzwC/i1BHmPgTQtbk+6sZzCMX7nLY5sE1ed4F
KH1TD4nDKgHlGibmt9ca5oju7/DTNUvtsd6C243Jld29yDHYkLmOG6A0DLZgL8kp74lgTbceyCce
E/87JVBx6jSrRM+wwb9Z6TqsL7aMexacK2VTCmnTyjULIV3PaoKppNNmjZTxRn+wr59xYmxKDqra
379C2NokpimCXdi6L1056FxkE+1Rp5EqwHkv0lJhKRWnSyFEy+BzFNK1SlRAv/7ExIxp+DSaz97u
v2rNCMGeDpVp9Vhj5ffp3Y9pA10+hBRPLppmbbBrgLlJvSNlh82302S/xgyUl6oakbjZjwb678NK
BCKfaoGTJtmHE4Lvhi3aYx6vIhq88VVJEGzzDGWdjc/fxmjykfhZo5Fyqv1K5eC3eQe5bT7xRqdv
HnbHCcbiDfC4j6bjB3O1XkNALhyLqNC0g7w9xYIIZfYCIQiopgidOPLmC7D3wGZA3aB1/WUQLbvZ
gmNimseu+GQ+3bN52QvObj2z6r/nlgFvG/yYc6sl/LHmzhrCCHVF61JFJCABp8PFkShRVnHYDzGf
YtC5c1G/aLcPm/7gbMZTyG2nE6PLSxhJ5d++Taq79CI/cfO9N6LtSdjZzFUZLOAYrOKHNXJws3fL
wkiu0eBvzcMe+nCFUY2pkRRGVmVjqGzM7MrBguGB8zPShMEd+kMc26ylQBmYEctVZIlT87BZ3jEw
DtTYObfX41U5dbdU4a2duyceSLhK8Zvzta0GzNen7m4D4hbQfleH68OqKKJuR9NjLavWzvlIvle1
n6Y84K23nPwwS8K6EbDU9ENXGkdsi5RPKo/cilFNSzQV1LRyeuo1VOimv13Wjke2a941di9oSk84
Wb/rH1NsJcIeZgMepPlGrFR7HwrK/ezGuZCBH/4Hnag9P951R5VqlVUZIacRLf7rFcDcfnBSihlt
Rolq+xN6dw5dNYZTKWQhT/iXy3BQex+pxMI1kaQfxTV2dy28H0JsFn+XONznYKYFtaa0S4VRAkAO
HXUIw+lYCTslN9uLqn/s4AJrR1XzP0dNmlYL+LyE6jKe4VEZrn+jbyaJJvdVK3QzKlsLBN74mm5k
MsraDEX2KJVI/4LjdGsxktVF4QzgUyL/1Hfi9YuxrDPV8OJjkrXbyTzIJN+FSh9IkbGgCAftqikF
kEjy/NO47g8DwdSIvAv/5g3akuGlDf2ItEjBT6h6kkrw/CrVSVr8UvWRgmUwwXswKMjW+3sQc9Cd
IU+VafZWu7B9MfE9kaF+K5bkZJVDoledQHhxqhscAvTTNHWdF1NLMYQbTnDTWFlO0lxWKT9GRe8W
7AozyLC68YOqFAF2OmH9bdEkBXbe+744k+OOmyv2jBOwy8kWeUOBhp5yiy/Bkgw3iDfwgoVKcOTi
Ian/ZDljbfNtsy9HzCfDpohLvftg89xtmM9YvjN7O/roU1ZO/W1IzJXanveG590No/NteYl9VD+S
usePRCZG32m/tSnI8lrq1CUB+gqD1eOiYARWyBoakkOVGr0vJzRcthlyyI4gcQfdMj98pL4gHsC4
3XjuYJa2SVXonnkZEbposcqlTyyS7Mp32+kUSxHkTG/o8bcBe8mF5i/mZdX5d5oLgJweSHPnVMnx
uw1jCN259K0xshcWI0i63jt0qWMJNCIPkCTdiZS008DkicolzhBTV6Rsqr440apGqq2QwHk7Xwgi
LQlcvwX0WfM395YXjY20MqwAiX2+4WZAaBmlLCvQXz66gQMEFctxG0S6Cq/dSFr7q/MeECLMKG8z
w/c6x4th8eFjfUGH8v3gSwflj/Nl6cypWsk2nSqNjzh35frnkGnpnZPCu103tvqmivB2Hv+SvXDr
Ny5LdPafBoS7C6Dhc3w+a/N1klkUOX33owWSXBNB4KzmXsj3e/RZU0xcH+q9JfddySgAQy20HC9d
9l4gCxSjK3ZnVV4AmUtRMdhRKRdyS4zmXV7EMfUKltAf4aQVJQpl9RiziDNQTRvOWtiK21ORAfxM
JPSNc7o6jSEGhdQeSXpIWKohQS3xexSsBQ/VcITkXO5s/du/qg2D2hePg2lS9oDjSUO2VecjGhRT
iPPCCKHYJudWOwEPHi5k+Q55LUSqRnzt8PSStPv1RFLRz87aAKUcjJF4c89gcWS+VmdISZ3K8qmv
odFSuNj6zWPmJELfGDHLEpcEJWvH4DPVvm8UMOvQonh+TZkZ3BT9NkUehj8DvslRmZ5TqE5Xt6Cn
QAXy6ck7/VuL7nr+aSYnDAOPgftMGwB+1C1IfrvGQzn7+bu2T3aWViCRkpC1N4c0qlVxPyixx9rD
l/z1dpgUMcCu2OVLtBYKK0OV8rgeLCKLg4vOp8VlvgwxCJOvpgV1cocOxxHCNNb2hX2sbhRq0IyF
IbFioNaPnLqBe4EQNtNpHRi29i05ATzZYkXjbhzmwJwMiU9Pu8bIP6FfqRp+YSQVQtnZYwERL3vT
CgZvw1wLVq4u1WJzAKsb2GsNgjS5uOvYwHIGSBgf4hG/HnHLDp+taQ9RL9YHqBA0ptSyHwws/gSA
nB/qrZ9bv5A1zBLUOHF9dnv1rjibAhCAGDv/VNEcTxCQX1Zd01VmDoZYlnXaODMA8uvgTgDYo5Mi
aF7kkt7VeyOVoUG/vaMv7NZqlvPAuImbwO3akIlUv4XD+gO4JT5WaVz8OgPlQk9G6D1e0CXyH0od
TvdjMNzhUK3CoMWqKhCdVMJ6S4FjEX8DuKK5gjVaIrbanyYuS07kvc/khmcQR1OnfymHXTNukW4p
grBq3SuSaB30ZCkYywis5cM6dtZ/Jt+GgCcjgPOLSJc3FbogbeRKFepzOFnRp2rTPZwa+zVW0CBU
OeLCKKihyXM/gZ00ANWSz+9Yrc75BAhg+SwKkwF99bKOirIbTfPlOuY4eFqIOz7CuUGmiCJN5AlV
8RouVER+abpEyZWJCy1jLz/4/kTCajHfytYzJZIe+qSgLt4FB/8kkfv/gh60yp9/nSQnQv27PIV0
QC0HsoKi2IkMuF9Qm5z4FrHLLYP8OSIXPJdY7En02JkAedFxHy0i0Yrz3cOzcQfUM7asM7ebvTr5
vmVyfQgcqE14dm4UaCoW2NhaWDRhwctNIpotzN/M9tvxIWTawydRe82Lfitx3baVhtd9PvP1iMWw
ALs8XUK0/n5hjadFJI/g2ZVexiBidU0WwSf5pi+D2eSfWuOv/eQMKpnKmDEBcS3Wd9Xr6rV1e8UJ
V4OgsVMSU7QgllIn0fxslZTTz5B7nDEdA8DHHUkEF2YuHhutkO/m1KYMuR8Q4nNp7FJnn/k8r6PV
A/RYQgnIiJphnMBU8dIhqR7gLeOsTpDkHM4rnQNJDb00I997YfVVK2ZBA5p9A+ae7fnmylejO/6p
ow5LJx4pmc0If5qBkOszyRjc7uUIC2OZIOnxBrNDuV4IK8iERZJCrPtIb/09Cde9N0gHoKG0wT35
YL59MNRjtNTlQ+vpvlA0DyFykjl3jpRR/qocQRjSEgMM0GkwMdh26LnitfnzOnZINl3bRZK9NAFO
vU06qgrfeUo4LLCVKuxW1KgvKVDAIRXpo7K3Yq4+wq57asdk1v2VNvogFN9cY/UY6QLsPUBWHGP0
yux938hWplkj75jwEXSpw7f1sUDvpnCzUxoVEj1Cd3S1kQxS3Q5M+repDQg6AjXZZn1XcA27xBjZ
UctRdcB2sP7mYvSG90FyLMeAzJ0jceAs9NghQeOlNj2ilb7d0b9e4BT6iZvyApW/L5mAPyXHkw62
WM8yA8KZ2NowIt2JQCuNwgELw1MFBmjoNCtT4t3qK9lffMu8/yfc6++uPQO8VvVAsecf5o6SrrL3
t/JTB9Mbpp4SScUFu6AuXONwocUNhi77fRk2dPFE+RFFu0vg98KMlcrmlPguopR3bXBsnKB0ywdO
5r5rAoi/Th8ryZLD6t5dNec8sqqLlTdIE2YWgmLcgn6M7B9siKxgsSd8tLOtOzUJXeuMNVIpfP8o
CSH5SdxLAk57cYfLq8C0rzytXhsLV2gCSzxU5EB+0WxiI5wIW3zLUcXLAS1LKCeOIbZd7kBimbG6
4lXu35PaQHQ1eLRNqdOo3ra+xfB68lAYukzOCPxkRjGXNtzsH9SJrEo4kzIgiiPk+MiErOp8Po5c
LC7a7eXM+A3fYicJWG/vEuYoqZ9tv7FbGDnUkrU2dihObj5iwji2O+a9+wOyHVTLbEC5zBxStn9c
cPvlc3VNUocKWUB+nHRmvLq+fN1EoRkCUIvWQu3OueM8SvEKgvy/xPiaKz0BWrCx8zNdX68+jOy9
ydY9cfBSezuh3KBDHKHxhG/6wtJXJ23ztTxnCXuysThCV+MusWrkKX7c+Q/E5bZGz0JAus4bEwO6
aFc6Or2IYh0411izD4ToRaRgEDVxpCy/QKHWcXlXhyRbxh4lssOjyOHEpUWhJq9fzfih515qNSUO
RP/Xtld7aiS0yBkpVVPPDQoM6GfwqBpODC/R1OiUnBLqj17DkGVheOxyzKecKMLaQmFFpzl1LlPs
vrH9oljIBK64ER/XSVf6ZualHpzGdPMm0vD2Pic0EkPGOhyAi5lOFM3vYNYcoj1GCS8/7waAKlhW
xbq/eWy+YYC14x/vqyTsbMndTUaC1R9gOOP2l8orxWR17/RcnaBY9vsRnEgGTAz5S/IoQ5sxbQ9F
KTwLNcusISve+0f7vAEDznIYbjIWmGJ0qAXDI+EGN+/lWlOGO8//Yj0e1RnmsJhsilAy/mj4dLel
wGK/dyHm1DkvebcoB/1IZkv6f91otIBQDkckQnsp1E9St+c7kgybC2jD5S2KeRJzgYniCSiKl3Wa
QZFvg65MrmS5yqFVlaZRKn/Z0kCW9FjcUVLBuYfOvq91LdlAr3cjA26jBIn9TekBvvMGo9JnUk1M
oh0n36HBuw7Ixmb5uxPtz5C4qOwKn9J8DiCD4L8qkfL8+s7ibY4R++3F6sBIPTIg+iABDAGqsM4t
+RhbPoDGPZ6I9VFOjWS04Ow7khEzsiu2xozGhkMk5HVVOhztuoBFAe1jIsTiJrkAKyMfOp/IU6lc
+JpV1WHkO/KKPQv/IG3Gux6OKbJxi14d9dAXMpJ1uCj79SZ3Kw5fbCXpmLUcyTuVF7lj81hKI0pt
Qq9EokCSd15gszwJ7awYBx1gteGMYhJD4M7GXd4iuKoL53qvOwq1q2wGvJkYHuHgN7PUt+MDyTcF
BVS4xJnGHUNWvf0OoVupWQyHemKE2n2o3WNEU2iZH/n0NFDWyumjMY99/Y6YWKyDQUomODR/FG9g
dZZS6/uv99I+/4TbH1SUZqZhAfCP7GPCQlg8Bc99q/Q5qCnR8G+pCm1B5olYfg/ynMmUasZQ72RX
L1JUAUqUPJztbPzKr/XcWqt7M67ckTJUGPBNkkCsx5hAmNQsmo5uH31DfE84iXMUeEfBVrG9UehE
7p0qZiBxfJKi9ruF4mFlUvN+SiPnhtYb//lUrZqw2UaQP1aBtCK6Kq0uBB749YdXumrWjyyiVrCm
n3w8y6PdGZL/q8HJYzJIStkFOw3vJygen6pJiyCRuYCNYB5CJeEncIZ7eRuowB6o1nTPXPx1hDp6
sXwEA1csjWWJMnj2bUTdK0TkaGmc5E7I92smA6a9TIDYsC4OxXBnloNETeMYsGUTQC/xUiIgAJqD
g01carQ6R3HdIOCo2zZIiDYaWRkNBbeoTEj+OiRS9z3e6cOH+O8Bk/Tq45OsSSbvidXkBJ/etD69
Oz8VnyM1XRv+kNeVZuABOvwZWFKrk3ZozRxZ85mBmUT3UVMi2g87q9XTMeVCsvbLYILrEhthn01I
eHfRxT1bY/LP+xk+J8mmzOVuADESHV2jwTIKQlWJuVAItIAXgJqExldy8jPn2k+KIuzYxGRqEQOT
JWVdbH77EBgmAdqfDtLmFZrRtnEYcp+pS1w2AhwfDV2ulPiFLEpUvAr54Ygrg7TT1VvgY1bHmfX8
91pv952WfZYKzXn36H+P48ikIrubAsNAyH4ObRE/XlbbzJADuMx7MkYhtUY0+0cYZ5S3k29SopBY
ssgl8WdGuSrUT679zHAHT6ZenaJF/JgeBrK0o8ipsp2qAmd8uPTle/Mlv0XP2SSSMhhrf/znmd6q
WE6W9nHCRLyV7K6NiEkcrXAsB2/fV+ljkJDG8bu40VLkxY9uEOiDu/s9bcrJMSgqUdal1kz3lkeK
/PQ6fzk3ktZUWrgjKp517hFwvx/fuPN2POYxtxaUK4/ga+McazPsLXjSYJsDd6zBXU4xjbBiFe2P
817nfMVatpyFDaV//fgxEmQxGehjc+wRhkyDZxfCmi6v4Ae4ifyyrgRhIXL/oLUVMj26OGgOJmQB
UlGhrJMolaPgS81uOL4ejb44G8gwanfQT28lEaAKNj7GaEPJgWmRRCqf4tSD0qfpgLGzy+Q6qP31
BphKP6LRiJ81s4df/IooqEhJWa7agp3MKJZt7B8zy4M016h5mgNWbAkqGnXU75tqhDoYJXtlEOUA
Ux1RuqJUt/lrKX6LTgoipWCeoJo5DWg0n2NeW+17Tq0FayhG90RfK5aKDzJKh3uBESEhkfbzk3xV
EMhcWJlGPUNHTh9dgOWD98w32Jjb2zt3/q//wlEwBGvEHDlOyNypXZTmFpDBxzerV+BGTosG9Ihq
N7PpHAjTcU+bk1KZBMI4SsSPbNHxafcDFIo6UFuTEqhGXBrk9CvVbWqYpo5P3GdSVy25sJ31jcAN
+hx1yFZbGy+p6iMwFa6rYhm0JRcyeSSpi96g7W/2ArQimWKBn/LEa4NSbCtY7hlSr3zR7UqjmvS2
An69WUcBTdpgSZM3rKoIWyn6ouGuWg8X+bfRgwuDW+99583i5jGZtFrgwqgk2Eqk7FvJCbadOe4h
8ITX43dllLcR7Zb93Oc55kUh9YfoMPu6s2IDwChHVLj9cc7dru6wz2xdTi+D4ipugKGLueKl9zl4
h4FmZqyhVQcFyVjG51rilyGpxoz5Fx+pFMSxF5X5mSejSsmkj6VN/i+MtQ7PInpKRkVKOKWu8d0I
F14DmOykGW560mW3mZqsKfyyVeikDjVCVVpWfeAFrz208Hyt0YDSmJ+4Hj+g6CFdY3YowBWyTSyn
LDwNRpBozh9UVylvPhberT7H7Mr52vg7kuM7QVlugmznp4UEmurzYlxDQhMg6d60aizOIdEjjnsp
d6xzZ7Ey5Ji2qoOluddQjOmuWbu9xBdaKSnbjmNyi4f8T8oNg6rVpcLIhmsKffg1Bp9oWaOBm77L
eZV3+uudkAHlct0cn6LlWVfIQZ0gjgHcazpCF+bIP4NANLMVCLTIHkZgyd1DAhwKGsjkGkoR6P25
znan+8bC+qL768ApOWViI9F7pYQVrqjt0QMwE3fO38drv4EIyhqL6Gi0e+h4GL4+hjFMovYXJUl1
+6KYnrSIQTcmacDmamiZcA4iGYmMa2KG7eUjAEl6ShrJqaZE/20V0iT7RHZC4fiZPPkYlaOBeEPW
xxeb7BZQhpUTitjVaeiN+P0aaX0SW+mxA1pMf4A22htGVFVjkZe6CrUMs5wTYQGmqUhdYdDd2ye3
NFyI6ogCQtjZg/s0rRIhqGCMAmzrLx8Btg62EmuGNsLnehMS5pGzNbQv2tusJX17hjaBN/YzytfP
oaUAX0HreYmIlzQRTB4cpwELFcQWbdjm2Q//9uFUMR/OjGfJTpmB0Wwpj0ekz4BZvkTMrsE7u7vO
wz5yDOxH4Xfwkwi66qb70xqAt7Xy29/3x/nyd3/UPs1klPXuZ1s9dX6QmB408TlB+1waVwtZVkDl
piGkDKJyP4uj3ZxPaQsvYyF0YbpivBgRX7dedUUTHtCOag00Ih3DWTHo8vpR3aalf8EniFxnD5Mq
BmnFW9wSb0IZEssByn5vC3hRFw9POEYwCNLaniRc4/OsUFhYULTFSD9v4Sr+WpJEo4ktEGWWFBDn
cdBDtiz7v7Om+Rpw0vbRyK/lgvPXDthyZGzKYZ/N3rtNsTn4+ItWpxLa3dxqWrP/hlmC5nlqorsT
j+nw7uklYss+uQ/HTv/qrqEXCgfU/xroEpla66TrG5nL/e+ITu3l0qBZrA3RAiZ/Umpg083qzEeu
dalGr196ppRstC5/tBu9JohI4U3cqMa5M0PnyH/g71L1bydymjWB064NkTxYuuNUFYvIGn8anb2Q
fTcJxKeJ0pIKGxwcaI2JMAM5jU5sYC/PCNLqG2p8Fm8P8lljZBDCImRAHDlH2wTxwJfhfK6O1OkO
JhU9psPpp2U2P841EvoxACv+2pe22qyi8SByTuvtoGvBCQfG6HWXCIIIhsSK6pIVXK9G4b6PIrOb
kU5JmJpiXRTfcu53krOToYdIaTfIHO194cUPv8UBiy2UBe8DdmmIPuxU1qe3/3cMgpSIgwPYnAfz
fDaT6FXBp5nAULJTSimz4et//etP12KDHu1dP/mlIM/eoDj4ocKI8bQFgWwRb+WVt1IZrn3Ise4d
WGtoHohu85YI9flB9EOB7fwK5tvXyzDvDh+D1+pgysgyIFWKEUFpjtQkvrOswiYpTzx6yDXkJJe+
U2aGEnTS3dxidhQmxzalPxAA5b7oa8sjyzvOl/G7nRyqzL60ed+9xpXIkHYZwShqF+UJz2X1Fq9B
UytYaW0Uj9vwMZDrzjw1bWKkvp8ZEjkCUuUN4Srq+Bl+CVJ/RBVVQSfkjkbobX7wsIXTGlWGIFnT
tcxT8DQCaaQR7ZlE87smtt3YbFfzz3GGsUiXXPCm3NBvbNTB8DLJxzlp9QlFOSpsVZcV4bCsKPzP
ObBxY8munPTyTi7ElPD8Jb9/maTNiPqTrvN4RcxpRDX7qau+8Qig/g1J3mj+9GWk8EVhiFuLFOVY
/85ASM6tuM+0bG6/fSTKaQVr2e1onnNs/7U34a8zAtPp2Wl3yKWgA3xevLwgO4BOMoojlphCXQBt
j9NzKP8YepclZXOg+NsiMLTPk+JehhKOba4S0vg36wDrTDamXUkOBVJ0+6kXeWPwUsZ5/CDvBEbL
WQpHFUTJl4uzWsAxPttJkXF1g2j4Xnxlj2mF4E6I2fFFRv6nNOvXeNGuhBtf82z0VjIcktWqmKtu
fRsL94FXtMR2BRiJywKNcJUrVOk/96we8PkihWH5/5Ht6AjAMXL2ma4IIz5llCd5PmeY5RkSJbM4
DN8A+DN6PpqupEi9rhPgikraYVRjzKvgwQeisnI/MkNP+JHWgzPl1y5O5bmyTlsg+67J9eqj3MUw
x/rb2IrVvWZnyYVv2xDDiJwe9HZ12kaLfW78fNPXUsKuriu+Tsfr9nZpuMdbx6BlICs/L0M6nnpk
oOfgjDrRZcsrUbdPL7j+8XoE8Jdgd4L3z2Z8NxV/i9VhhMh3Bt5wGGUNTtldKGX37X3k9me/YZoI
t0s+qHj5+M/Eem9aiZwCvA68wVVHBazD01mpe/H1D4VbhkBit8yerW6rlYtX1vRFHa1YC4WKyC1V
zkgqigAtgwIWE/ewThAyxIEyLu+bxo+cP46T+pwQyM6UKhJ+JF3nT8TktC2hFAI1tzyP8h8htNOd
iCVmBuj1lZLhX9Y20wKuF6qgYXeRYKJuaboZnlgi3FFctxv5ad2xeUmH0j7fDYS3PNfCJthZuaKf
eZQN+PTBfooW/cOiTYlP1I2OMa43JCdbN/kBIvHrKr8o1CtrxX0D25/wgAR+3fPNtAfgfIGD23t4
R616Gecb8KLuLLN5fKqeqvdKF0UIndcyvz0TqavDzkxB7bIJch6pmTkDTvU+qDZ+MUWXhUy4ll+V
cm2NB8vQ3u7AUN17ScS9ZACR8PfBqnW3k1nj5kZdFWeSEGZXU/mqt0Ubv8nPCRIrvNZnddlI/r9H
4Uq4EF4VCR0Vc/Uh1lg9Y2bqf9qHm9qKPZ49rLkmsZC9NIOkFJgNhDxeBELPNXf3PwB0uAlRwP7o
9Et8XKVMpWOt57mId5zApjQkrfqNRGpiubkH35/OKc7dAiQ8HX5U2G4pR2CXi+VJReI7w/Bop2rf
ag2ibYBBc3NqGbFmesPLETlt9m9GJaGr7Z9fpT5YgCzeLkJEPf9pGAjnLvelcsmi2H/WCUFqFGsR
Vi8UXRQzaGSJWHqQPntSzBF3DZzUBWR6gp6lr54QNLEIpnBDP/OOq37eWtkfx0O1Hjz6KeHPh08j
owei2pmq1s2nWAsbdWtFKYB3ICbNi8qcOEzWBuj/4PH4wM2u4yyCdWIGEK31epEZt16UVubl95RA
zl/bxO56qLXD9Q0csK/SwsJf36LQVN5zBY4Kkk2v1xZr5M0AacA8VwRqbd2cxuX/e/uhhKwUxi+f
UP8gID84Mwpxwka7WV/VweaRlLEgUi5UA/CHAUp81GGFfFLaK9Vx96RPXtseIuCO2+oS+Fof9VvX
sqKKhIQYPDyZuzYZTtf+/qH0aa9PMwKU5GHqPMWiv31fmxpPrQN4SlW2BZINxIilOI3MD3nHwVAX
xRZ5O/xInF6TP1W0HLtRHVORR0BX+KlJEzxA7HYpfJDDAuHAUZ19yVFuj3BLbpe4EsgyFgFAvSW6
OHRw6FK2LP4+grkXGnIgIti5vR/wpq9MOc2zvQnCPbT8VyGW3CBAtO0pEcLweuuHSndcFvO7CsTa
X2DfsF/9lyT7VGfoyo0jP8WkS9FjY/Yv3SrcanLAaDrvkkIZUsZWAwFTsa2BrDqvy8vXK387ULtL
sLVAu3bSWIDm2B6QOm5vVacTXvZZY4CzkrIqHLUdhAh3fiZIA8sEqBp+zU58YspFucQTV4LMb+Ua
yomoRBDxV+9JgjY+StL5A6D/L+y0im++RDMY/5IpB//LhJ5+F4p1sF/uyObpr3xmfd/l8/Dily7g
bJ1C9FwOluM8Zhhs+bP0RSEYIId/Yp2xbbeMP7gWhEcn932tFgXhRufKaSKB/JH1n4OtkZBERti7
jlTBgPIhB7F9IkYONO+xQc/t0WLLTTKcrk5Phn1s0XB5RfFj3up9NvHOUQd899oq2frM0bY/wLaP
I/gluvyJcbKQkU1GIsFBSXAKiWUrrqEMnF7Zh1VSIYAAVuxTUT0rjk4dHSscUWewgVaNucS6/+sy
LusvhSuqYSFeJEjPueq1UXrG2RehfP8r9sisSxkyP7tz+YSXGFJ6QDSwgx6+0krPzNYwTkKoihOe
4ubFXkaBFuQOlIJ9fg/EjKPr2Dca4Xqn62xk+8auh/Yj3OgCMf5fDFITm+jpwxrOh1G33x06/sRV
LUmS9HdQ7c/sVqMk4zLQ4FypiIOJq/EKIRlLST1U6Vkzb85FSq0vm4jrucIcE6zzDa9sREEM+fKp
T1p2CKwmimLt3cItLRfOmJpyzSL8wFkAiU6mcYRAZy8G6Gh1smzBKfWij08R9ecvSUfP7SD2ijrd
up9bVFFeov7G5VrvOGW7iZj7i+nXDjxCLwhTxBA70pR39i95v3OkZ858pG7m7DPpgtXBd2kgBjFo
nQZln/D7e3o9LyddnqngXzQ0D0OS73GK7UcbXVktdsOuBPz9LoLnpdnFOWRtH4WEDacpr1GBS113
dOxZR11EkHEslyrUs5+L5EJkeVdR4cFqwV8mG7IVOS0WTRBsdVvwQyLVQsM0IHbXdBw+Cr4NNFUG
Jxc8IxFRX1ak3Sl44kpmxGhFJgyww4DaM1tOnDBwJuFhp6KSYPzWX9nZK8Z19u3nnuLMGNQ6ugp5
LPnbkJ8IzaecdD15Z058EgY/OWcuqGBdODo5Psq+84Hft+1nQ7fAWDmTRvCGButtkLYZyVPlZwOJ
hRvuEuAqYXsJ/LiBaV0zAB19Y9fytc7Pp/D6Msz5RgIwlBoa1IPYyg70MGl0AVu7gof6Tce1cmFP
zL6F4ViywjLRzdr5zxylvobFAaGPcutjlr/4KfettdLryCFMRPIOQ45xCc9/WG+pO9Bjn+zUx/4u
XJ49ojFUyz/zeNE/GiYmoR4C5VY7nA+zqR0dg5A4DQKIUQ0zxufuSL1mhNVdwpoDP9LMmjapJjog
ruyMrBtFq7lr1Uf0fP9ph2SaKskwGkRadE63cgW+XctD1aFZdNZqtcac7M8Nk9lRHflRNSOk38Iq
EDobOGXLAUpNdcnSY9KS/QDy+mmo7aPKd4lwqMhzLyVAJ9DBiA+4kw2MruH7dbAoH3mULjlViRkB
ufqbakqwU9omNMDmD5WbvWeNVme0fvMmvagGFP+azfYxGxxVakqXtjUeH6LRJUu9Snel6LVcsBET
q8IR4l+HiGDv68kc1GC27FoxGUW6vxkyCpFLD0XQM+C+CyE0eLoAkKgQ0aJqfUcvmMvUKskKslSx
pYlHO9mbq5wlBDvsCUt8hpptDkSiHYX92pLL9bu+7rtKyDZKlxITpt3ac7TpU+vx4NFNjO3AiE/n
uLlT89cSei3B7DHEErD0Ljo2OGl7FvJnC4Vrsk1QH13cl1ThNYk25PoXAWHuBIE5TBgwj3wK98FA
dBuGuK6RDVS/U5qDkeexivEo435A9JdI1g+U6H+yClMcAEHV4vEilgoEquNjoDNK2RZK6E2xYej/
jCZs/VE5czwm2wkXn+JGZvuZEcrdx0qA/WeG70hs1BUBZ7z8p9JoqxtV/7QfDlASTAWYhf9A+FrA
YIUeCvDNYL65IN4Q0Wju3aGoriKiY9a/l/G7h1BUfnSV8TFcgfypPllN/+/sZDlrAibGnbOXZ0yq
S3sbyiab+9l+yUaW/uSdykTkr9/7jaLkJ3FfYuFjGeXf34VyxUFhJIqMtXKSZE9XcFftm9y3ctYB
Y/UuLtz+ZKrz/ZLsunJTUu/Ld0Xqwb9G0cQdSyijPEDoE0ZYsJhBpiSaEEibWMOBcXH/MGbmNhQo
gdJCnAVQLQ4oJ0psJVaSTjfCb/ZBVM/rzz0zpcRlWCIMDWTW9zYCLkVsMjsF03ZKdrt1DFHkOYRv
CnaiJ0yjhVwsed5AQEnMI6s/eSkyY0YwSL9hgQKv2PE6p+ytyh22EZrkVPyFjsFy5Yku8bqEKMLp
ERytqmAAlH+/56NYenAzH2BLowtXhTVcPODjpjKZS8d555jWEmgrSEJZd0VszNsr4X6/TP9OvBMt
KiIL3Stt7EsrpUs+GnGdFRKrrzSft8QFAOoHY6wrxTpMiIAV8OSJKLbFaeuJRQVgIWmEMfLanJHt
bNQ6iuAs6dD9KSgpEGDCl8ZgJCkA9Z8RjfG6MFOM9DdIXGKCrSGrw/ZibXBeFppTOobF02eeGu20
zqw2gVFbYXT+biLYviIIkg0xjhELQWJ7LOq//XtcuiJs31eETFzZXU9J5wLrAgwI+uHLOB8LaEfp
O7yZ70bJlssP5U53zJL22S4oP28AZzg/o+32xyGtQ/Jj+D6+ORoJGBjT/XLP91C/L/reVW4t+mcI
GbAq6TnclhqAk1P6/CIRVztaC9L7ES8LktU8sYMKCf4P1s5MB5AYJYTH84O7isoeLAVI57UZUjBm
LCwRG+TwUaPRG3ae2CN5Esi51zniDnwL8wE42yb+NMMvk7WFP/5+dZpvDMCZRKIY6clFZ+nVLWNN
CAFN71yDeNGra5spOKIdZg+SLy1yYFeUNx5Eh3vBZqEKqrSnNCK69Ex/+YNbR892X8s8FQU0wZGf
BT0DeTRmf7PRmK8Wm/3ZWF5MwopiBHAT89kbPuoUlP+GzrMZxfZI1VxE80C1abN+4xlliF5WGoe2
AlZfBBQoo1lfvMghxHdT0/7wuirNbbK4TZlPQORuFsgOCddJYzPcW/6hqIObGp3vgc0vzVsx+UzD
+QBBEXxRyLprc7WxfzA0LzO1KP/ZElnAs8mtgJV5L759ZDl/3VPO7HFEQQoFLD8F0CNur5+wMhDl
WilEoNgmcktysE3KdiPPr9glDRi7O3VOCjnKEqqScMNA2Lp6/tq6L/Gai37ecyLEZylA88W7hSy3
RcX9MGhjpSR1C3dqZ+r3aftpnCWAFGtfb5mJeN8WLJ6thVfaz78c+HfsuZ6wnLiwUayyLRB/cUL3
d9hjk3wKrE3UqUkf9hv1cIPgUQH8Y34D7O7lOmOTO2FjwVB4qJABzHgvLc38Fd37BDq+YTJi0MDD
t/rHw0F1qWLXawksz9xSgxsRsut75dBfhvGw+qdOvk1oRYXQ+0K5035rBGQHVB5ZgZNlf82u2TUS
raJYwfS5nlr7XZ3uZtMWbj+VVaJabT7pD5GnnsMJW4JZxXkD6xviaHBWKn/LlNix/BKgL47Sm4rd
PtCnRi7aAF6oJiH82FdxMV3uk47D+4xXluC4F37vnPJlRKQzCLhMjcgDE6GELi95/GeYRQzAXLh9
nV0k38Gyd8klHxok8lbdRegGeeYjofUyc9WY0iXe8cWmzBFyenws6Cz6IxesE7OtzaCRENKOqKlE
gWc7qHFp/aMle8WZbxgmGvMw5FKbi1vcv6DRRp9iZVCpqJZdCDzNFiZBatmplOOGfI6NTdV/U5QX
rBWG5nlDJiTiAR5YLYw1P6NeEMdminSXyoPUd/I5yDHuHV2BJK011l7B6VzI/aEIYrcGAcCL53Vl
gMHOagnriYtRguP4CbuHiSWTCTUpAHxjwcGs9OX1rd6+MbF05QH+abgGSUp4Ujk8NPGjFvVhGIk3
GlgyZQtH5JYd3CkMowtEzs6q8ResDUOUCblFzOL0zpLGFKGi3gRvpwYG7oCWblARXmOLhhwLQ0TY
xc12KvfWF55ro15v2pyu3o5JIPe5LRkcgZnieT0Hy4DHdr5vi/WHgHx5Jlo7J/4bIqz5WVgXq/DG
0ylc0cCPpc6AMZB7ZlvbGLymaF8ywKqLEv7JUwOMyeqqoz0KRy2Hs+xtY3OrbZH9456rGHhJW1aA
E+LINAewFg/VVUsQA93LahwQE15U3pKMFR5TSVFQLiPkD5YdmQ4DLcMhBWUl47HLf/gxREZ4vfuX
fuoJoEuOsREkneqD1RwDs+JFmdmPfhoUFTl+wrgByKqLwNERSZ+5ZU4vYLFqV3ScLjTwPu1Cr73Z
XKRKRH41vIUFUvCWKUCDoeJv5KdaBuSyWRHIW45Os9Qrgwk/wjeV1xmK6DHWrOrVxbAeBQ8htAWJ
AJQaQT2MJYT+r1+KCnk4o1Vo9h8AO0SM/WX2x/KcemvXAe75IcPkA8/Uzww+qnuvlyNRUJfHKJ0B
iRyIeHsLhdbMjGOlKNe8DLngGAV+lkD+Px+aj3iwv6Yc3KaiGit2Iyk0IhusfW4wns4DxbK8KY9D
juXJ5pTpsohblvG9tXcqn3vIs4yX1NefoWKg66Af3Sgb1RFU38FaaORaa+evF5lMfzBnN/6QD7gQ
ijPUC9h5TCmzgVLCEgFFaHInd22x53Bz9LFwhKGY//cvBxIVJRcZR7ikmPKPECGWqRhvQhzLMVfc
pE7JXaij8YCRtBivemWAFM4DG7yKjwkU88wHn6RCk8+Dd2tLWmSVkoUZDtbqa2/iYkrTusnWFl+m
jFDY+Rex2YEgdy86O0CmToB5IA6mvyG3VGbeidWFbxcviVVYicrmS6HQ4jpS/jHdGGqnPgA5Rlgl
IH1Ep0m3PTxKiSWNMAJoeg6t72j9u6ZKb30htLksCbrFvqFuP+jj89ps2QQtVH7tYcNnyUq2tBCw
uc03kTvYzhKKfuq0VFKkOqkMED78Cu99D5forjkgC5bsywfgEmnAwIA0v6exHfsv/l0z4RyfQR8Q
UwXFAL7FdsvUPd9znXg26ZhsnVQjsRMQ/BW/JIaXhdKHywROS3nPx18aJpW6ml2cTG9ymOZPwVA2
NZsMTyuEOA46c6nyUxtvWHUw21EbzSlMR2kh+m912uLyXkkAMPl0l3a56FBJgTpgHHppe7GQhFj0
VulwC7ovNZeewNCmJTL7BNYy838/OJXb23XHZfD+Z3QLno78MeXaXNcsUxViYuUfh6vPAIuJti5F
cg1QRzGQRrBVoaVCFPUfq11rVzmH1f/wowF04jaikqkPIwDYqubUZ9gzzP7FMyzYF63vY6Q/9wsZ
94iwdcrybGh89so74v+nNCFVa3PL2fQ7PbfCsoSZWUIUW8kbM/Jf3K6Ft1DfbqgchwCrhiU9/l+D
kXp9knrWXhA76WsOOGwMOBrZIu9+8osR/TIAwZcJnXNDVZum432eecjY84V9mK6Zme4Lz9fNWx/E
Zfsj4yakwlsw0MfVURSwFtWSp4XS4bbgulIeUQr3CniT5gvP0B3zfSHAWu2hSEveKSta6qAqwE49
+zVA4Gisb0OucNbwS8gagnYgpnz/A/piWWnwKqeAyNlGIv+I4SMQO1JAQtJzi/8sNWjSZ1mMgQqR
2fHLZFUXVGDmkQqmAoZUt/VqMShjH7xBjoX7YtOrZ2nx9Mgz87Z9R5BNP+/1x2mHqhc+BhkHaPxG
ecncTMe+24GvXx9onrsJzepBjYyixS0N9HFDHYRNKH6PVqm8EhuWaSDteYLsXOC6YBVGlFEJXPEl
5FqG4Ns2BGRA2Sh4t6a8sO8wAULAjqCc9J/xnX23Hn8Ea49bCa+o1rdns7M4kdiy/oNvbk7IaFLw
+/wD9cppVyf1KTREGekFlncUaN05lifn/wMYvrsnnOLb5PcN4jvqdwedZaPntfugvoc9/bQ64O3R
9dr65/UWjPBmRDhKBrF1RPkjehWriH+KKrr7xI7Kbruo9W40icsP9G/jVIwFOXfQ1s+6EPTXBdGp
zeDt7nweNQuWNufzU3+uyW6QQ3FuYVoaooSJzuEjyPkYcldpXLcoNMBx8wwJnjcO80lrOCHPYkWK
P6lF/mCRsMhL8wTZDG+H+GuC5BtDnCic2kEY8MONOCoPlfzZBExeoj4rYCRYF7p0y+Xjm+JSUory
ne5se1DJc/MSzsuAKpJdx44jhDkirOWLcu9cYRPJYh129bSwbyfhM95AjyM1KqSxKsBg+MI2WnJe
MOP/me9WKino6WeIZnxBkc+bmgB5FFF49B/MdDVYWXwyd8hx2ZFLF2ZEyUcQSbr9prp+KF/Kl2XH
L83nR5E5cllM4wk0XF9odpQqn/AtQC38ispz6/RnVmWSAQxotH33/gBRIHmc59BqAltvtEuCR4rQ
XNO/i4LRGhGX1bNJWfLHfokE8CtMO2zprBw3TekIxfVsOWHDxeo5heZJIPb5cMoj4LzlMuyMLIus
coNWZtcSFg/DLhq0bft6MAO+BwBadxEp/TWDGt5FJU36wikwPPiN55ugx5AALxpIdB0gu9M1uBo8
jRz0fPPkoaaWECqQw5Vhn64+QiXM/v5Sz7egVz5FHhI90GVAZM7m3Yzdr7m+7SC5xccpvJNjZptx
jfHHgvCXBZRqpzrjY7+6e6aR1whFeG+YIKYYr4j6AeRPD5M1oKaNN5Zy3ZOtFQWe+zulzCDr0qob
FxFo0otlBj7trkwfF5tZlDAzlMuNdsgaSYr40ri1MScWdTXvaYM++lruJ8SDcnrnGjX3JwETiDyx
tzHkMKYDfMl/Sd5RgSsmpu3pb+4Kse8IR0ISod170ii80GsHho7wGIIazLjwSVRqCaXCCaYhcsja
H2ccG7kTcKqkAk+aMVFw0IFkmYOeEEb3fZICNx9ZGQWZSUjG11mcsrLLv3/yvwNuhExCFMBhAJxM
52rik4CtmiP8C/5Z4klsOJCpZ6ucDmEPegzkQ4OFK5Gpsj5QCKYkDyLV9KZqmFGrdOORmQOIABJh
aW77C8ZwrGVfLNWUz3UR0NkEIjo+EBXmHzehuOxnieN++0QAZTWgDQC9sLTwbM7a57aJRjxKHHdQ
YVP9VpFcYovsz1FV2LA3TMyPdGrV6cTlIJSzZb+j39zZ47vpt2jZudX6E5uYMXs5vyUDFvjBReF9
8eCW4uaeCAXsy6kz/cZi2wC6Li5n3yyGdzYDQH/q6uGWvQZ4M2bW/NdRm6vvnrbwHtPUYVGteB6f
M5YjUuzb8UC+92L8SkgadjmSIa618Pc1tRItFhrs6IgKPl5eGlkn2VgM4xol2W9kDBOAOWutaH0s
cROhOkeTmmQXgmZAFXVyo5FgtsW20EIHkUlBWZ6kDMxbwJpCPl02BWRMogH0U9Qi54tO6S+FTCN1
vViVw4XMR9gD4Qe4Vhgg0y2CHK0QIEfXU6b71ny6WbmJAwFxG+NxKq/fdLu3V48scgeWiJPyN2wM
LEzRxTTVSpx33nhkeM0xCLQInaaUh9xyMJQ/mE9SuO6Qs2nc0S4+UmHcKxC6YbizYslvU2ltkXfU
yVo60qO5rWjAEsxuQ93n6ZDA1Ro2bZZhm+hBG4qTUIUAaWfPCmbZe1MYJodmVW7N8ozcnG8KSykN
CzhfseBt667/l3K8C3D97YuBxMxSAzvASFA3OhozOAGi/1xO0W0Sz3ubNf7kiA02qa/egl9DSY6m
roAE7CdOPrYuCWX9Q9yUYWHzgDwm4tR9UqHCcmh2TSfXxPpcAJWU0Kb+zLedyxTZN6zOV4VqSWpV
YbigWZaHzFDK8oTGc5gU/X86EPFZX0Va4Rb2kvY/yoYbDLl7ap65hFgoiPHtPd8r9wFdh7HyrNAr
6RLe5o03NMy45SdpCAksI/87WfBxzFo6hBiFO3DVQ+13vt/JrLlz/N2/zQ3yARpYlZAankJ0Skb2
KoCgs/9dVA0gobb2YtQs4Kep6dfheR3HC/eKa3q30/SrDTq5IxjeXin2mFvbvhOObOCqmCKQBJbv
hnnusw0rk8SAGv+1fKSJfxtxuMnajYfZ5yEn9Ia9M1EdbKI0igZwqev38XxYTWQXJs0aRias5sBv
luJif/imdC5xzxHnq3GMuzgWGCaNBhNltn/otwIqcTSOFLrgRhXm//ZG7/YrIhV62sFhrJH3Z7Nv
PgIPmQvS2c87Sor+4XB9MGjq08wJswYwAQ3+rEiq76pgIdFuYYYVVPMngammRT+/+vcN5qiVkqAO
YtGjOI2gkqOTkhdS/2/wOYsjkzIgPjjmV17oMPytgFhJXNcqyoC5CbzD+T4OmqFlFnlJJt7NfDwX
nV5W9rBlwXh38a0byiOCRBz2ZLGa21PiloNj6tHLc+Sdn7Acf4/FwxP2UAuwM4DJfU2yQOD3ltLR
L0CWQtdLvseY5x4lI5maSRo4MDgERPYm3WTBUFyuciwdtPVZvkDOfSv84RivwoM2o+Lu1KkX9BqR
cIahgjUYgqtW+Y3EBoyA+KWHc/rM93nLFxYdLmktIiHrv0Sr0E7sd449SAppVvM0pH4Rw7bgwwLD
hkJsh6XS50B3i+Tn7UeYV5sewVB4j2Y63U3fmQV6WFXm/8PY6ur5nMEcw0DpQEfLNddtEPgQM2oK
KPYQI8lAdR0S2nSXIfVquWvSTJijReiaM7aUVIp1Cto3xIBbihXa/gKqqBpm2Zw5pq41hlTwewiC
BqWfm+6i5fg2xfH/aH3eXO3vvus2rUI6qciKjTkYtNG4b5g6DevTaZmlFpXX+KM5iWDAWG9MMR5v
CmqW8GOhSQ4ag0+Gzr3fYs1QEpZgibb7KEAm4nyG1LPsZfdYWiyhuPUVkI5nfp0QAHtcaA1NFvsK
G0ZtEyPJOrRZ6X6B4Y02RywGCNCJmhTeN6fDssAWPv8FE8HzGkLBSpIpi64x0tuXpOfm8lr1Qg4C
2URNIJeABYSUUqe35cOr3ck5bcDeF/2WRf33bGxu75SZfVveW0C7/hSDzw/iCCLesyyBHbbjLNAt
Rtf3HUZ4NC+6aqjczokup8MR7I9lPDxYzhqsXi/oIJKFjHUeulAfg3FvzWjSOB2BZ747FNzLg9ZI
SPcJcbLk11GBBsgy4tKSlmS1auyvfaeRYETNbplNCkSuolc7fKLml1AZ2bZojSWn0bQX8BuyLaa3
jEp1xucm7t+y2nB/HhQBwQDuG1KOWh3vPd06XjcPVabUY5D1YfoLIln0SiLMgt/dPftojhZ4eQZe
lTGwL6cAh50UvqKmNw9RkmuNImRQw0Uvzjwh4g8JL3ED0s+ad5P7k5czks2pKeHu9FS3yyMfpGeQ
cxls+fIMEPPtucyopV+my2ATwC7BfHeuZU79PVLqT+6r0VRVANFYn4tGRO31SgTMEtbELI9o3Ji8
7TH2MZIMIGdWNneZhvK2iPFAg1BsJAHskOcVLxYBSJVpkeyO8oslmSd15J4arnMzc2O9znwOFic7
GXJr4hJ3prJkUx9iCegdpvK2EGKIfKbQIG4gs13djCMsfjQUcZd5Eut7glmu9p/HtYmgC9lEGE/T
nvXVbNI4sxB59MmLF7J/DM6O6yF8kWjUy8W/6sWuL3qJEwmbQ/uXxKKnBcSvmDjpNtQk/zKAlzSK
RBletMkwetc5uXElSocGbQyeQwGc3WfcqxjrTPzt7vCFHMKnte0HTk5GLfYTdJY+MMrOPE5rQZmx
hHUmQa+fSftWqoTsaFmQ1bocmXwcZcZVBb7SttEaggtpTTV+d9KZnRP9+qWcCYafBLgja2FBmAfO
rpBgPG8UDBUtdbmWlFoMkGvHfjYXbaDyN/KFCFLO686XDnPrFTp1DS+ZqsANMMgVHJpfN3s+d4mt
6XvENMetrR5FcPwoDi+vyPEWu5j6Ji4Z2lKBmss7tFGnwH0JLdAlDluKmmOKG2Ycr9/kyMgMe0ar
z6WpisSVI6YWb2oJ/fCr0lOm1AGszzB2PUpiYwnafHb5Kq5hruOVFchDQy6IJtU+Lu36c7FCd8hv
sEmhAgQc5Q98kjKHm6SGTLIncQLj7eDKDrI0QhwwZEgaG66xZdA5HUEA6RFD82OCCCA/ztpVHpiD
ta9jL3IBt8+e+e3mxVsoVW2TAU7NvaCDd4pgtVys7Tr1N3tabLrMdUKdP5mxzkBuUMznsQKx2pCY
2pE5j65X4sk29NKC0sQUv4oIOgfBeTPEL7cmKlo8I7OkX6K2AuayXWOGiUiVWwkTtwin2AiMbU48
BxARjZ9b+YXL59TV9SC6OGoNOBPpnbe5VLHRIaug/VF9Hbp4sPClfC0FqLfuDCXjXbT3dukJQLnG
i8QS4+2T4RCqKmXZiSF3D2OtIFN35E67tab3yB4T8VrE+ckRBJtBcW7u2aV0Btryi5vIdxuKEhpX
lZOMjZlLPg5HueG0B1dyYBIb7gtD+GX1zmXSECGoaj2LLnvncvqf0U/OHlwp1Fl2OfpcJrmTZMUj
911h7hI3orQO7+CPm93XchoN1CkK5/OnOswNfZ5Z7qwz84wd2SHUCeEXqtPcwc6oBW+QhAhcUwzy
HPwyPsTlOZokvVREOCHH4Zlt//5z3vwwz64k86KjAVorciBo2WWNYfqXS++PMPb2QMiDivk+r60F
BlCIa8dzYWgxSEGJ8hymt0kzlQKbG9YW/w6eXsNIv3iE5dQR4HC5AvRYk9duVYihVuXlrh+51OAY
Up+CLaSgzxnb34O0gHL+u6n9EEDc+3Ai8RAU8dqIIv236U5s+l6dT8rL1yWevWEQQiqUUfcYWVCx
b5EqjNP2VyWGFAQ2pkcep6Ykyj7XSUQEuk7epf87++eBEBCpsi/jvTeeqrdialxjHq7WQUzdLOYF
UmsZqyGM77WxgZxCZPIpJzV7uKm9DOkvkjP8UDRkHkwmXnBRXeGCuTxiEIddciIxp3aFpvv+RcVv
PXJZGAoILtcMGClFIbysNDYlcmzHfd7cINq47+Ix801v1r0Y9fNu+IY/5WU0AoeRLkbtAreIheXJ
j6devDyv0es1cKv8uBA3k86+JUAk+64iHAgvugADuIPTV+f1/MTNa/s5+8oqCE/kIwqcPoDAISk1
yjLAXYxDZdV87+zCTSZ1uAEdVPsHxnz9OgXtXtW6vo4NOF3tU2UiDSKzom6ZSW8uF7oEhoOAFquf
yqAc73oXAhTKOjn2B0ul2SygeGu1bWa9+Vk9wl0zAB3wmHkzDyRNZO1jL+N7f+ZCbp0g6q3ojQCo
CRR7arUKmzsmi1KF+6k5d+WPemgFunruJ20s1Hc+cn4OI1oT8PvcZgdzKP5U2xNzKMXlbauv/+Gk
ZuuQTrDi0iqSulSy56sw/L5eF1xJbO4DG9RZoBAbXuaVWM8y/0sYAZMvAV0sPB/0WEKo1FZ3OSzA
nVjMKJoG1FtyMlngpH7I6hMcrgw5CqAfTH5tLcoPFfny3iKaGJyVYJdHKfVlXXSqVmEgVVyJtYVK
Lrsfh/5s7cXAk01rj6NKsviGPB1wugZGFOIu7X5Zbb0xtpwNTlPTdwmXNiqGNynUFkhTwNhFEGqu
H1gagn70SS6rnhiDTkzOx+XrlFZUX4nsj92LxhZnUYsQuhU6u+CpiHDJHHI/FYtS0IK+ACva00s+
3huvcypY9ZwDwUXJnV4X+x+aBVF2y+X+HRqjDFBHFA80cUTAyHCTJIuQ/uo4kp/jBXoyKHYukC/M
d9JCrBC1DcrZ5SGR8tT93AL/t7JRsj6D8KA1s6HpR3QpYxMDAa0UEd2zt+Zbtx2Sp87rmb5sq3+h
mOSoR8rQ7Wo5mOx5WSol93tVPNJLRwL8VZroJk2gpHjPC47aa+QHD58PKZn5aSFxug57TS0gbygj
p2g+fAAJLXyvLngG8DQ/sjQ81SAxh7+hbL6S5JbWzaMeY0pOT8oK3EJlG/YQ63d8lsvM/2U6Vks9
DnNBhWcQ8qakXmGuH+SMoA0jTuqv7yKk001NLgvg1Yiftmdn2FVU84hEoPF4rw9DnmA/lTGQ+qiM
7KEIwzGARmI6RSti1oB2BWAUbBajFTffLjSJQlZ4TEnS3m+826HG9nifeawFe5S/n9nuIAWkou5k
gTue3bYSbT1AINGRR+PhGaBoPRoVmTjBOJ/ehKZn+kzwokgT0nYuHVUCmAPBhuNLFH63WxQdpl1i
wAWrfZbK7ELiOYF6cptnorrIEEV2YIYbSg3wyh/05KT6Q97bxG1ugbmZAFUkQ6FriiAZ52uqVSm1
xWG/UeLsTvrjzdhOiSf6KXKCfy94jUT82dsCf4XPZg3PEQLaHt9GEEy5qIj9ipbgWWH8kmsFcyGa
1yVxMdKWcCauz1GegVz2uV9XTGjyRgdOHMrpn11xNNGYJDPTvGhEb/W9MYZdTypXw1kW/Ge85hHZ
Ix/NdtQYrQmB3xQ1t4Cs/zFqd9XEI4PzCveiszLWBqyGam4zu2g8edLjP7mDI1va7PC/YZ7cl5Uu
7NvQhKlg0NHHvfOLkrPlz8KALCQX9TWhqyEg7E0rSNgt23CAbJb1uyl2vFGkeoR6ejGlYsyyirYy
F5M9ViWhc2NNn8q/WvmLddqhlsmJ32cbY59yP95rWqviWAm/np+lL1L2KyCIHInv4k2OvC6lgQSg
In5Ib7aOoPzS0v+vWclccXJX+sOr7Fc1kBcg07FdZU9wyzkoPMePEyPuUZ33gaDphN9Notn1LIGz
Tn0bepQBYAQoN6ZaAc0eb01Y7bOzcxmaKAjPvhy+5OGIzrx5HX/m1r6Vgi/Cu0cPI4c2DFKsnBKt
DFg4KKUHZLEeOU8GV0sODzKNH6On72W05VLamCEOMwWvUWwgyde9NltyelHm3QE66lLPsIKLX+wh
L9HZFmEHFRUnj7KVCaO3wVHKUATUwG0/j/Pdlpr7tQk259xezee4y6uhmDlR8mVZYBDmSXZdjgrl
uuhN84I9CtAAPQIHc5KeBEG5ECSPmeXHBiAkmBZTPy/IFNtF9vRbwHa3XsUdU/g/k25Yreeqeb9V
ImhJU1TPy6ANFIr5IaqLGaGtpazqgWngI1wEmxcoTYb7SRebw2tyEg0nkHgYbcEqnCzWeGUEep49
mOxWgxjyd/QnlV8Ocyc9cGOt+xaCH7G2roomhBjuHDkdxyEstI7ZT67J8rTr7YyWIbvxhc1tTBcm
X550BsJDWxYYxwD0AVY2xGyavm5pHU8lWOhdcCKRgPP132Ay+BTvxhpXXJy1N+nErcPG+C7MrhpW
dWoB0yYDSDMxLfEfRhTiOnuO5kuKBblZvQJppwwrhl4K7hn2B/+16NlN78Fo6xJ0YqcLVtQSI83H
vmb+V8JY4l1N/5fI2pttk3oHzCpzizp9XjW+G59oD6qhvXjxHt9jksEbEtt5P8+LO4rS2bbHFW4Y
vfYrVqQ24NJgxYe3UB1cDTsVAZo6z9wYes7CvS5GxdyA7ROHSD5jBBNNQuES7eXncDnFShbd4C4n
74idr77v5iCbCFKmnbMR0yXFrnhJv67ojTv3hpYM8GqC2f1QwIkclq7vYAUQswIgt892++Y7/51w
pQwtZOY998X1Kqg/kZMRZG6Ww3mRa7Iam2a10RkyP1iGdka51pYwb17wpTq3b3eUKx3/kXbsDgMM
KXEpV9EBd9eIip5Uw7SQ2wCKIi+7e2HI4RcIMB1AZLjueg7G5IEsQekzeOjqW18Mg0LrTnEDWXuf
M8ouquNJ6zWxlHKOSBp/apOlEjtHH5Cdpmz8ZHR36hb72DisUh+JVNqehnzjkb77hVMphkjue1Nl
R+LM5u0LrkiETfbI6tD60p0M7IUuWg1895M3EHaoqYYfReeJQ0MRteLPVFGV+a4dka6BccddxBd8
PpTtpkCQKIEYU3d3H7/GIBuH61ZqHVBcZGK50lWD7kwDnP8oafrE44Kf7ucYt9bJeoNo4yiE7IBW
/VMen2sa0c0sL1tfak4mEU8kV2zEoZ7iHqrjcCdnKFeP6i72FtxqGmXccIjZI9977V4/RgKWWBYk
sMD6jBngddWWZrU3O/C6fqH5SL4AnhYk0qPL6GQBGy7kj6Rh5D6aQsvrt8NtR5u5QZERQMzPsWzV
AkSM2GIUobq02NwQ3bMod9n0WfUUp1AiFp3kOjzdqRYKqLEtV1Mb7d11pvqY8/pdvfqy8522EkxV
jVQnU7cvrmchfOj9bHnApn6avpsj9jjCDzEhHOGetZiWebJcOagjibnjSRv+8Di4WUdPM/50P4O2
ECUNYodP7PfzAgh7c2z2PEU1iPYO0cGkKQqLxZqmgonKux/EwOPxCBDXJ93dLOOS3iBDsa3YWEHU
nM+nHV3lOH7k+9kbf3VK/7PY9P5sBzb0A60MBMUY8pZHdP880bWRDKyh/joMGr8PUVugfiao7v/c
bRyASOGr61itU9eSjr7VSQ02Vk2NgRp85V0LNmvdK57vmQeehAONoDZF3zxlcF3bJCHPIsiJCi34
uuHQ4jWYgoqxTTYB9lxraYZ4FHzDLIeDZn4AAz6l7d3C+GM3TFW2ScZuLEivX1Dv+pbGxCrU/EVd
gdDQjjA28N4FZctg8qu4t0cabYDXr7c/Pn8UTQ+Wj0teQarAEfptCcakinLb12YgCKVck+Nq9QBt
j3V0D/VjLppNEFnqbMwyXYfeCTN0a8t9l/9TDb841VwhpAHN6LZhJEoxizL9OK+wrFpaMYKay3l2
PTHtKdlWpPcrv19htwn20i1pQdPdlyhIpjsopFyZdmVNcMFrvv7nSGspwV+R8m4mdf7TG5QeKCND
VwsamPWnTpsHdbzNsnQPUy3WiWdGqe3tVwblyG+2gGjH+Vqs1PUGsBuLIO/zjeCIhLK0lkQ45IoZ
j2z008EE1LR37SKekB1yYPJppfs1ZUEUeQgZrTLKkAJxXKmlgblxbdzhIRC6Z8DlylTPkT8DdSJN
AnQVIXel0ZaTIRjWUk/SM/Mas0DLzfBpatn4OHDDgqPFQ6U+xdSNZ8pJW9kkoJ8TjDtqyGDXo7S7
hx5/Fcqx22VT3F9ZzTRqMT/UBKK/gz+GRJCyv8Yh5PE3n9xjAUyr9euT+103MkZVicwtT+vJqsRU
Hvf0/zy/kL81I5jWNnXTBTEZ53AOdJvpzID9QzU3FrLLMLQDOhrcPmk8k+HTVdA+HzK/eD7fo4jg
vXy372wZwT2uVdZDycXqfY3XImCCOxo7l1YgQWCoieL5EH9WCHK2RQ+GqDENmt+fE42bUjGWZAGf
sg8FZbo3ApIi8wseDOLBAKHcSxztCt2J+S4FyDx7290OJbGDeu8wn0b/jf4y6rcl9S/OOr8cGH5y
BXTkNb7Jl0rPhLhtmhbIFnIRoVBoxuV6fZN9VQUG8GuJYvEnpdbVyKHfvPmK6HrIkNkaJp4yJMQB
4pQaQyeZX7/SupcrW22qwsx1qxpjVLbzelhuOes09S3gvVUoy4gUZYEsO87Ok5sl9MlTPHCuOCKa
lkXhkIMSBdcGpFyV4bCrr708a/RGQ7D7guiCh4V5N/677WyHhJ03ygU1o5r6DAxpS0bIj3TvRtGW
H5XSLkf5uogc6pMxEgDk6Mn9zDirpYDsZVF7fWMylrZX0gU4qbZJmbT7rlipah6wuzG8ZFQeoQCJ
gEbt00MAXareJQ5vMFvj3YY330Vf/x9kM4C9Nl94JaHZPCLPDPENyCxDY4aM/mpNFXcRtkptpgSt
bug/U54/jbaPPfpQlnYAuWob8Pv6Ll6gU3Va6cy+Hm/P+Xnjuhj0CJ8zAL0PsjKG8+gUkimHv7dq
AgjuMFa4Jn6/nvV3ZLaPellVR8iOT26vOnMIGm7x31YQ9XE37BBvqq2EpaMfoE5phMCT5OS2+Yj/
F2N9Toyx319ppX9GEiOC9CEiY00rOT1OqeJ97/l7OWltFMODd9K2I8fWl2OsO5IXP06P1pSy82Bi
xMluh0RySgSuEbaksgbJNcaagbGKOlo231gECZfCx3rM20RPSi46w2PdL5astOHxnZyOcj09CWbi
qtr6s5wtyG5ZhnJUDcgVF7ZK8LGPKSHXnw2yl/Ihy+wFARXbPR1BABpwmla+xGH96L4uQ6HeyAXD
NHsKzUxE8nrqB9vL+cAd9naQBn+AsOVTjsbZgV36+RPmAXWpsaCUTBGTs1YYMqYvH7bQ5zoilx2b
IjurshOEtWk/UDl4WzUMVfduappe+gOvbxtD+90KlFwA1EsC+AvJ0HZfoBqr448UqXLx5APgmrMc
UyyQvULYNXMYwmNQqFjcxdA0yhCX5DtT8LtQWgivBCCRl9QIpY38napA1h+EYswR3uCHT+p+BM6c
VDIN9MWmxwivUvF0oKrTEnSF0QkDf0L3mNMoh89cC2Je0VxkVXluCIBE4upzCykjFxB2ojTFPQA0
YM9eUufvQRygcA9FsYMGJttBFFN0YvPq9dcQ3btJCp4ATOHuqZ7YKq/Pavel/gT2tZfpLl+9aNq3
JQ8R7bz0Qd8Gfpt6Iw/TFldg8xLW4n0UHChzeoKLCAChucBWZEV/PLvYcDvlG3RJXcMeggImtGr2
cwRadTyCWk4wsIXGb9R4mTigtzdPMZEibkCUeHZOrf7lWrAZABi9pG7ZOtpvZNi5yXbkTpnk6G1m
7EHl3C4Flv70XDDw7/n5Nm1awqJHSKnf3kmtwb8IW92z3sMWtOIKDkpl7UXzVPt7Y6agyFhWspff
9AQLBebZvCHd+oOzXgKlTyZ3wSSPyAbT1jwhxLlNEbjq7SQZsB4n7F5TTz86hHYyB7lon9/mO79J
PRDPqM7qY02ARgvwov12uvvQ/oxDSyMzkd6JWi3Y09bU8gnT1ulH1sIYT/sgkUK4DpT/Bmu3+QNN
10vYNo3mQZea46/asTYYKNNFFsfhpyIHKp3nNEIAnpnwQB+xgWt6xTeShwIzRyegCeTmGZARPd/w
H4fIdzcFFxXIUMBQSQhHjtEF+3uufN7cEOgTSP7ISCbSch+Hirf5WLrI/wwZUckIH4N4Tmt/0nRc
oUY82bGNeTkPrYToIV9kCdOtBPIuGKMHBcL80tyoDTgt5j3/7ZdsLlKxIKXXZJSzIRjG2Y4Q/LsR
AM5Mofa+pxmuX6Lct02eBxRtXXXnRS2vlKYbKqqcdjvgxSpTbrDZReQ6SXe5gj6JrnKGhKwP5M3E
cXeEitprfAkocwRXXCSCfQZuNuNTF12Ia7epOABOmuqIuzUfuLF3AlQKZ+NDz3XeUhA55TcNdhkT
IeVsNq6J1XrllW/M/YTbuE7R2UYB/tXomoBxAFRyu/tvBuJtjYDAx0SI2vPaUE79lESsvmHsdu4W
FxqtxcG3+o+bXCq/m/VHTaJI24uRnhQlWmF2wMhfieiSW2OhCfKIot+9H5mgcNt9tcyujTKlSoyY
xO8+djH3lUOqiRXEt3GPvdKTidpkiI1arwXTWfC/yIJzveZBdb3mAF/k3xLYZb/omVv802B2q3dC
dP0DjgUPP7pSOFQqRbcWqJAyHnZLU+nPe+Wbx+OO8hdfGUChirg0dHXw2eALd0rrx4JFwjCCoHkg
qlt9vWlcgu2BbFMcrbYJw7cdsQ1GbCsAHv7wpcY57DeQ1qKu2aKRqggL1eJjbDm/XsIRycsnNWZ4
Kbm78ALjCaaZUvaT5hcZVl9ndVb/X6sFby+GugBmoA8ARnuAH4J4Y2cRm79iDdctXUWsizVTgkYD
9lov7loHnLSNYDAxzpxY1FyGuAqpwCL62/qRFpQwzsvqBDnnPHNRQGCB7rINR6oeeiqxbAqk3gU/
Tf0+EPro+/Nrh3I6lf7AtyzjNuMsV9xNktT2Dbljgv1oL/jSZGF9qZrGjJJvDOTf5vZt5zTYaGyC
hvkrKx2Js7JD0tTzX08dRYdWP/v92pmilkze2+hHPbYZ4BfgDG8oDCjo3fw0GkYciUiNd79dCdS1
QdgfuRJt+A/PALmKcYaiUs2jmrKgiLcf1x1SKegoH+HnEP0EXceD1FVCS9wfOpRXVUEmRqdUEo+Y
T0rl8L3qyLcYBpoVHR0+1XMMtU0zmqyW38BvLQimo9D1O6RuW8YBMZO7SeVPYjgdbj8Wx5QuJ0Gz
jbTT4Nr6RjiMW/H8p8+d7X+vq2Lsl8FtS+V0om+SgFCtdYeChayDqqzLv0QEDbjZEN6Gblsh1+XS
NnhWYBcdxwJQzNv++d1D3y2CeBrrrmgUmwhMotit/UfZAxU/c5eqz+tV8APAjaw2UQiS6wJIahCW
PsiCvJ6Bcdv5TPrYvjJ6Ms2dtcMLW3wsvMk5F0nl2NaYFLbss69Yqdq14p/RXKUmudCNd3xFby0t
RUTOADn7HrAt49Q90WqxteD7NJdCOs0UySGf3+x0ylUY2GwF/OvXo/BEArgZUsg7VYS8nlBjczwm
IQy3f5/rAIWj/Ixuf3pXyoLkIEqKpW0LwK/uIUvBW3PxgoU3gE8a0LVN+tjbew/VZSVSOoEPKqUM
Gg6zTrmY5MYzp3x9qTrsOC3QtzkizwliMVwqS0QG1AKx6z2d73Z3DC0rKm2Ott1Pxmq2qNd7h2Zs
DNQVovVOOUTHLEkjRL2bBeANnjx0RrTVDFqD/gprRVPRxsCGygn/HZswBSWuyZ5vG0B/N0DePaij
edGQoWgiugwdEBUTSPIyK+xohwVKwYRAExghvd1yQfW3ARFdXfANxbqw/h5LOm2ZlBp5w+gqmxFP
8z9Dzfe8cwi6PzCtvevborE1IOrp65cbbMBYp91L5YKgx+QjUoFqIxMaE1+kl5mok85z+vOzH7KK
unqV8VSYErogpKRMrGSqbEaYNp70UjpZS/0bbkifVx2Tmw2TZV8L20N22gnbC7qlKk3mz9UB+Rr3
6WkIG75ULfJHHfznvzQQxGQo8uDau/uEIBVRLASERlK75XXQmnG+LrZxox93Gj2Vjrwi+jLRzeFl
Zdwm4AiA7KaQLAnIlTDneO1nTqjW5JwH4RBAQh2XvvTytgXBatCbeKzpHT1/O/sBlB1Y+Pgnb7S2
jCmb+/50pFzAIL6GsMusMuwq+lH2tYX5Jt1ZeC+KwwW/TmvpIrt6gGdxe2fK1ad7x16k6SeJpmsN
AB658B67EON8vL1RK1GbdBGqPnslvq4J+wfkN4SzkPzGv/j2SqX9PCfZTvBbSO6x6DTwGpGLimhY
FRbakjuPJsGFwK9T3jZK5qDH413hIhsVPLLg7ozJV+BMKBFJZPlG05BMJzncLzTYIfq/AZQ8JDVq
XOBe78su+WNAO5lzPRJZz3KmcB4EQ1PR4J9ZSgyT4/UldK0pHX+sRQzKo5AMGSvH/vp6Ew7QAHCd
lqyOVGgn6u58DKtmWJ5afFiY9CQS1DIcuV2CR5LmF0M9CBxcNRhqMO8wMVzSkWbsEln6V+560fjy
TrDDiJKZ03f0sWfVsbs+TsmBwxkD2OupC66KPiTEOgEuADOYPubj63ymZx9kzr7pKIRvOEw6lPl5
OSC0IYgeh1BkCoeTkI1ooi5v22yt7w9dfxN16BP5jCp8fQy6N6C+55oB678sXWA2JJwxUuFFfC01
emH+gme5hc5c+o+i6bxvtNnEOVAJW6aPzg5EG8vW8G3sdQthn3PixNDjfw3t0euIpBeJnoswTeiu
U5IY4/56iMU5jwtAGcHvUGfd+d1OQvWHpAiOJSUuwVvFQgbgpotpTpimOnL2XG5L+aW5d7GEKjn/
rgvPDzo5qH5HHswi0S6pH3Xm/uD9umfD4vv+ho8BrJDuSgrF+Snd8oJnLiCr+ky8t+sfzdGxwzQK
cS7e6B8UQIRrtTYyWPnH/2LUKK8c1V4YslYbTIQ049pRolxYPsDpHnIA0BKGMrEVYVJFNFJ9gKd4
V8CpNOPM11FU23vPrmTXe0O7NguXLl6o9N4qcSU+7WbpdrzcuPhzHmHjJlPtk6zH14sunhgjSBq4
9eI8GHY8yT+p8B0tWn2qV0WLHdLLUKMvB9Y6Fk1YopWLH32KXzF+17fz0looIBrlif+Zp29rGN9X
vl8DbM1oIe+MKWmcQS6AxPI7zs+Tykp/BrpmpKCGlPcCydgj9ksMvONeUlXM81M29vTKAWkGLj43
6XyK0OQcrwMb6fUEUt/Sx3+vCNaaWT2UbvrBmWnZ49yAcj67qkwKUh1qkY1DcJUsA3pEzp4Mpksb
GpSI0Yvu0AndCbLK957wge3mEqGbOyqu6k8RnU3Ze59AcAdWKO+AlLD1T6tlIlewS5LWgQoi5ox3
i2GV3tWikxYzUVG0D4f/QwKSO7bmBwiTRMn2nDOyNR5ByQ1vOUfVIqxxQXpOSZqGAZ0czbC6N38l
jboB0HlTos5NbgtJlx3/Nz1y4qW20eFi/cpdkzBEDNX1I5F8n9bLrZ2WmKY5Yc6A2aHtgAyRgoCv
LkrrKubGr/pk3D42Dr9GqTToc+xTZdx/VuZwGeH7I95ySeB19OQh/rryn5LwCate9upVVbBQheOJ
q59A73CUVRgamV8dRct5FN1k8MTAjcestKaVlAqIVf+c6Rv0lMRAC8typJzFepA1bRe3aa1kz4OS
Es0PTg8vQExB5szumVABrq1dpo5GQ1+hyKidoliIINJd6U6BNxD1oFx2KSLM8MW4zD4Hv2SUU2kv
UVpBamUN+Hv7/CZo/ZF5vHu6iwPnP4NH/9X6PQ3FM0PcskJY9aItv6PIolk6g8FslLvW24InsmrE
Yzql3WJkfNfJkJ70GLTzyn3/hN8bvu/x+SAW9GXSdDMe5anvqdyRttzvi5S6j/smEC35CrufH+la
g7Se+vuihTWAn/KwanA6Z9yh52C4VNMfr4QGRb8kfbQLAxo4VOt0RAG7pLvqPWuixxwchishPVZ7
pjUoSCSZZ0BrG/PqX7Qs8HRkM2esXDyiRqMfXZcRO/g0gJ21GxzSDPn/rlGETmct47drVlgBkp0r
M75NH3PLccuvUhg/zRyQyg/yuObN98/P56R+sTbcoK3VFcalPr1kdn6V01w2JbxUY/vsHI3ASAk4
4DvsJUfWJXW8Hk0AESoRhMVimZFups0w9Jyk9dzyc3KC92iHbtbe3O0p+Lt/NjUNr8A4MvaBcr98
68Y3AXxeMPNDl5derJINaIYXQpD9/fZMHSIOi6TLnBc1GfdG4VpD9VtkNIuvuKrF8yIciGEPfq4l
L/FTC3y6EZNkOE7DVS2+ll901Sfu2ZeCT96gtLBpl7XDkJt+6aUyfX8uSh8Zw60bjuy1fu9NEcf/
hE7V05M3V34LvcAm105z/sidDOmLEOuAuSZrpyiuKJHRy/aFekSoGuJfV5rslbDGCC6cKZDjEANS
YLA4Fzp4eegc/KI30RMRiI+ktQ2awW6qFIwrOv6NIAIAmReL+qaK5T2M3a7X9/gL1qvYpQGDLg5C
TH7nyK6SXpeoJE7MffZ4mA0Kh4Fg4v6xAyrDIpbkwFAa8zQGk/3X7q0aZMXyilJ2dT6YGmORqgFi
P/W+oyRP2IfVJRAlhPOKjRQOLRENSdHjnO/AyogSJanIT6CfNw8hEYPUoil9au18EVjpOTsx7w8E
8XKGRolk56JFXAZWkG+b2OwGF1CNNrwFQjaSdsWJGlBYYQQPpwvB3rb5bf24ncGs4mK+/6qqFZX6
Nm5s2angVKBYyFCozO2dalh6RRGUPffbLybRHkhFOYtyilc4+2oSl9jgpqv53jOoi5di//dojAxx
1aWpYrs49IFC3ykP24CymKpa5/NHkyNXO2X5Mifa111XzkLBEp4G3WyAS8GppIub6HnnpVypidyd
ZGoRWEL53n8abxywkLRn+GKZ0iYwqheLj8CgrX/4jRfIdWHV7aswUXiMZYCPmCgI3KhfaAKyx4Lf
SYS3kREGQwRTrlH6JEm9xjnsay6kQMeF3IOZUUnadrLWCGjcZxz9C2yhrFHYj+80AoA9hVj8mrGb
lDPJWWCO5b7nBi0kdXON+TR/4kU4Xfe4+4x+x74D68ehJQ3AgeiZ8FLo9i8l/LLax5kL6IYJPWN8
dwvelXsjXarkVXPq8vYpGzBMnSQP8E7HFZf4REJaY0Jixo9gyI2MAqzjLqE+0c/z5UNfjgJRvD83
vdydtIwcd4aERNymyRNb7wBYc8x5kdzHu0Hqwjdh3Jz443fFv5OKn99txMLU/66TfrfF719OGFBY
+e43Olj7cASv0WBjWYdRT72XxxwpOMqqHD9cK8wIbsapx+Aq/NncUhvqdskHTqXvoYADyZYK2QJZ
nLXF5rGo3lOplwl39JbLcbZ/Z8RbGbk3Ue8SQOvZaKWn2p1y6qQkiXjUXAP58gdRESlDarD33ZVU
w/siIi9feefdAbVGyNb8dBKwAG7arUp9QJO+Yy/wUtKyPzy1EW62CT8ugt/0j2UCzRTMFXPlUztO
yk+ESlvZdZl61DatRVX79m5XRjhfO4f1679EZCD9GnNxYxtb4Vn8wjg41YDxKAQU9QQhcJNODH6i
3WirWQZgJjc9DhY/w8trQa/PJqGkhGzby6VYqsT+ylLRjFss2ewIkzl+AEH+IALvAplkYK3lQyMs
o80AZTqsPSTwBqJ/HYYICoPRzjgg1pqKSNWSwSLU6Ht46oBLl/KpFEDGeV3BVIh+VTs8CXDvUjwP
vQIcFLEMJQOFOGUcp/9ceRlvLu+CLlRVTdtcMlK0BObXc2UmXedR56ASQN0AzDEoYfJ2GWG1kPw3
jQmZzFP14tnLXjIAXou7IKdpsu3OxPamzfRY0OZWofMA5X5s2KTX3mxs2CPbeA33IFs/2KDGAK73
14EU3kNzQcelv2cImP0DbSEO8dUZ5Lr8HiiJPLHXNSdjm7LBzYQwfzWNImrzd8I9JvlynQcg0L2z
yTFsX3HaZwdAZX16DhwoFP6rgKigqYr5dxIq5tocbLRC4AHX5XpcP/Ow1S6i04LZWFXqtiIF2ivI
WnrYIZMjOb5AIBlFU0JNTmomTVB7+IvLTwnRuogRtgIuko1DNge63Y7JN8GJveEcDteNTQvz7LXu
D07a48XA2bY9Fczm4XOxrMHponzUmZolingK+/1MAcJB+m3au4cZkWPNlOaxopVH59AEk727Ya+0
KVED750eQFc9+PBklCWEV7ByIbKdlQQ4nyZ74ScbjKLffStooDruLknEVg71JJgRLSSwDUPLV3Kf
VjE58WYtLUO0/5LDHmCwYM2+aUy+l5h8B6iI1c3YEeyoFChV1KpX9gByqqA1u6g5C1a/byEDBHZU
3hx8NzQPZeOeCjkUDvHNC8bUQZa/aNwfW4BTS3DOjpLoGBVIJk6yVjW8sqtW3SMsZLuWXgXG9/VB
u4Gt3YpOaMGpZghGbMxssHHqiQ4Xzp54WAGzkIbqAcgoCpVgEyHzuYA8TP1iQoAdRCZodxym4nOm
NJPYyYnXMwKuDvdRbBNVK7RzqzswDBm1wZ5bMvPEEJynAlgnvZ17lAVO21x/GHLeWKLFN30p4VPt
VeAsCs/DYbvPxC/MN3MY4PaMoWMLTbUbd1Ll15bLFeWan3nvqHrkRfSnFtkMnaaDrHQpL20sD52m
EiGruLp56vZAWIp0zAORxlXE9R/qWz6rOxHCtSDIAxhR3MtLwaZjntVvrgLfCmJACh6jOeK6wcXE
iv0FGK9EzuE84xDq1b2WDetGVpTnwHsi8s6UuKP+UVu1PMUkZeX8Ux+aD3ftOqODVzBzUY/quWCo
vymUPXb12U5Vr4wFs89/uFgjuCuI7VO+bDs5cWr70zbxCJUJUnBovgpV4PST+QdYuuzYPE23LGy4
jfZ0L22pRUWLFguXAq94RTxZf5Yy/FUi4JEJAqncqXzWK3BRyPlNO4gOT++OofeisGKpK8W2Hd3f
/TyQWx6VCmIcf2VpibBcOqo2uR5iWcMZz0ZyEajXa/CCn9oblIw/BVBqXSXvpcjKOVWlEUopRmwT
LeokEBLOpc9+kpQHjvjQGAA4c5YW3504o3s2aZyj0zGb6MACmIFmJ8zVsUSMCoZ8SlmAlIsF+5Jn
wJHSeU5K9e5mS0wELwx8Ylkm+Dg43MWmADWqzlixvlE/tRVo3Z1Yd+von+2yoGbqxJa9WcHJWtEj
gd2TwqFzIq47OJqjFoybfEyAtQnAxjadUgvZwV5jsbBi+hBObWowTgP91Mo/cABXVyhvZFJRCcDD
+/3xmrQHkaj1bhPNrf/qBPI5ZXymvPnjuriG0OLNAJUndojC6DVJ3U+Zl8VOFR/hB/cbXMMR0Wzp
BGBfXWRZhbU5HlS2tEOmO5JofvRBIRxsJAcOvweKdO2gnp/V8L42YafukIF2IJ5JCeyWzSMHS23J
ay4CmKcRt9wvYy2wp2IcAPsD5SMUNF7n38huNT/h+y/itB224q7E+q2Q12uIQCLWjthoIICrrzTZ
LmIWOQ9yvxa69ZGjnNi14gpsfkS8e0WVP7Hk8Gkdlau83QJHvx/I45UVJDD0BUdWJhjPXf/2dMEE
+YYAlK1G+JAKvldoGb5qmw34TveJk623XNg5QvRZGq3QFxcjWrzPnpSrrPp3cU6xTX958SdIedXn
SYFS0TbbvSw+wSlivkfQAFsR4CxqG/Ezcq6JKKgG+HubEZAO19FElfO+c6Je6n/7P2hwR3GdH40G
5ONTKIXcqIQJytPMHAtU8tp9IQKZmpH7/U35wJzw2iLXfGzD08tFPSBZdV55+qzU4fTV1O8fSafa
HI9NZ2YHn2D+KS6r/v1ZzRH4WTzOIhaBu+lB4dw+d5iGgg8rZEwHo+wsl9kDCvYfSrR5kbz5enBy
bugJdv21EqR2asLov1y2nNfn7AuNZQGPHs+j6WnmAHEl217G+VPevffpumK9GYs2HOMcYTjxKDir
BLWkQGmLHis0h7kRlj0VuAxtX1iEwNZ8i5ecYxd0yXOSmiDOWYzSO/MYWWYjNGK+YSdowg6bsIp2
sIi6OJkUODFlaaw4InOX37XCb+5CwI5BmTYgnR8qxMzOOtY3zrlXu67CsojCiBdesY1PAHMZRrVj
B45VJi0HOlmz+WXVrz/YkLBHogH8MdUwzReFqhvfn3ebM4bApW18a/2nzwe3tmcaOFBmHfjqCfL8
Gs4sCtxkWc2p8P0uhrGB9/z1YRJEorysjcJdL59fxbSss+V922DBvMAqImbb8SETDGiLrKybVoQU
oPdN/iGYsVL3egMgcZaVI/nFtd2rnTceYpru/PfvDvvBOgfIqncDbhkU10wVOieMjlId53MeZf8a
0ggV0dVd2+xoBGf2vvYQAYfezi/XfYCGbN/gi44P20yfHKaTpaZUIhp2s3KCxLKkiRp+9Bj9jQtG
1oqDlgrvJo3mGd2w7677frccLdy4EDbrvXfPJdm4dQuSivgFejE+73Q+t4IcXJ+5C8mbu14YS0Ui
yWkc6xiUKIn3S0NqhMRN+vvpz99Zt+mE+KvOrpXM8wMdLTKyPp4XTMApHQhfVeSpYQVnlXTy9kbj
cOtIpNnwD94wHdqjyUHPhqmz4Q6ysMpjzGHAPfwB+xkA7PjPzLeuLFwEshvqyd/5RCzY4YDSYQgh
SIWBLp8yx1362wvGagg8/MIQaEWcolUTadRxUC/13KpUx+htIfNtwrb3KfHhK378r7s+qCSFdIei
jQjV8wwDPvTDrcvH62BQj6yxJAgWgm3QQXUMwWNjF//8IHLzd7k7ibPA3LvwM42J2jho+IYVDm/5
vu4UBQ9YjzIgCYgX/Q827dma3mBPpO/CoBIwFcJtK4xIcfUOiIbm4o1OaKpq7bi9ihEMxdFW7Ovr
jGsqOu0L+D/C0ZOImO1Ah4CCKoPDeC3HeqaiYsW+zXPSbe5JQTiG+2wsgfc6Cwwoqq8aC/X8Wu7O
zKdVYzBGIAf5GOwT0FF1qqMg4k+FLz5UBwd6vDVnwLYanKoscWaxuarz/vWUz1USFaLZqqp7c8Sj
ebfp6uQoD/+ubJyANpes8i6ezTji5OF7VtZOXghKRcmqgs7a+NH5BlNrs836ojbaGMdOHBisquBo
OmqcBwAYM2nVqpgz76bbwH1mQ7UgSS4KEaeOP3xwUq0JXHwqzKtQbFp7gjcFVAuSJk2ib3ExIsNO
SHaC97vo1wTk3U2S25biASCG4t+Zf2OFA4ehvtZJh/rzBhT8PgcwNuQpgAQSU34UqVj1NpR4RSJU
UMv4TjXsjyHgichES4nh7BAfgzgyl35eJg6CN5q391I3M/L6syBS1hb3I0TpzxD1WWLkFXpGSOWJ
06Nrjxwq2vo3qRJLQOour0iyekpRPNWYs3gUBHsjOSzdMBfHw+6foLSocBnpYb/OVtJTQ3QcePHn
FWMlQUaGW55qCw3bRIQy5U4zwNl86NU1K6A7e+Dmcg05QlysNhbJVVVc/2dBy7SDnS3afidQn4yj
Qj/ORFTkaUuL/ZdT/DzZ8r59FIqvUD9mDGw63CFeUVJlD32/BTjh/I7ShF8WD0d8DtV9c6kIyqso
Av2o+dOJ3oaXVqE+4vGHISQ9e3NibqjuEAnFa+Ku11ZVMhTKrcwae1VkL6bjKFyniaMmHGBZmkNQ
Q+GK7TZbeYyTe4WeU0JC31LeqOa0llhLkFAjiv47YdizaYPakfvy+d8Vnt5nDpqiICGZ52SYGEDf
1aziZ6kytNnaVr1yQfIVrgWncFjMW9NFxw18WvBVOn4PuxyvffcCghMe0KTbhUL2xzQLlrSk850L
pFaBPRxW+nN2CcrnsRoL1ah1DjTBvUXJyuPU/ETELQB+oH1U/t623dNAAs/5VOKUG8X3KTTHYWZi
u7jyqgm7hYFeUZPwTeKn/SbPxbS65REBKo+6GCz7nnyiDzjnIcyhD+7HzNZNqB36o2E6awPSjoDZ
2aZtFtq0rUp9b69De5Umk6BjSEqKc1ynXtE8PPYZl/2YhxjWe3Xgj/+//ZJgmboLcNJlyCJC0tUf
ogHwrxAYVGEVVwdy6MhloboByNx/acAxzDrDkE+qXJSp0gmDJ0yTXLZGgUA2UyjyKxHZcdrWxqRZ
vKcYj0BirFLHyRW7xM0/LP4XEeL5qXF8TwfYFsF+ZHe66YriH4VcA+CFvt/4gTFC+4aqRs23BVxg
6btcU3pW3QIksmRMD/5iuiS52SvyefbSr+O81maMfAGYMuiikkLXDDmZipI+WhkGuLRTyESpdD+n
WVwSPgnyq7pSDa1CPdwdom8atzsXeoYyRCpLVGPHhxI7981a5EAY2HhxMf3//hb9CkPGzpGC4Hgq
3jGBajiolF1Lb3DhntBd7/YP9S77nlC8C1AqRUaXurWFmBO50jjrsHM09T80WdgJFGaGrc/s2bz/
OFFwVSYRBmGm4MY3GwJCliuAv7GLkZPOPjpJ0+N/RHLwIDfkUGOuEJAFOGkY9ZtTB0TEqfypjKyh
bIVUgfSQeXgqM/os4CL/tbMt3fGyC2+wB51teF3MXD8QBxXTyN68WEhoMMy/AxF8UvoBoe8xSUGU
S580NknPbY0xZ1dhtmKY03EYAZ3KRs8yDRVAZyQRJ5jwySDJeh8ZupRVUY/01heNecDGE/JJtGBA
Iv6rYuN1JV3TwRfpxBsoTE2+yvnGfdXeNM9GHB0eR4ET2WrSRjdVY4Sbry1fV4cQYdHIezSC+Cvl
v6rtto58BwodBWm+dywLqMdKGbFMq1FQwFY60PUIppFkKbcqw4wcSqRB+pz6D778AB0MlKOqOQ4+
ozV75Tj2tkDRuoRHOqFbmbh4JguvPA174n00aFgxyd53d70kiw0wlcj5ixo72LHoehE+6WWnu/pQ
MlIpJhKc504I2HMFQLk2zzvgxWtor4Q7lE+7KQ/YIMrNq86f2CHdKrKlNV8iUEEXikfArqRQ4TB5
9pqKanYuzTnqvB0NnE4W4Tg9FmFp9/cw/M9bztDyKUWavq5Z/2Wt1nwfqjKJw4RQ7XnLd5rz40Dn
Vrq+fQx++Z93zb8bVAIGtww/5eUwcOxYzhLW1DmRYJAVbXtQwEwQZ+5oBFe79jorr05G8gJoCxmc
ATOJAZIBzuWOnFf07G6oDS5Iq22ooERRzKix33xjAPrfFWWbH6a8eQIj6hSZSvxcz+uOzGhMQDF5
OMPTpxgSlATqu61mkauDGKS9LQBOi2NHDnDzgq8VgvQt9nAtkWxuvAh68eDVozrLsUpZL+RaZReW
KOh+nR+q8qQU/UbMvH56MKYHTuwbxje3a9xlhEnAWddsfJbzpEmuOjFY7xO9HpsIZrh2KDYZ2T9K
PSLggwcZ0u6+IQP/jt0GkrExZCLdLnNLOMKQsTVnOo/9QukEbrH5sJ91G69ZvScvUF7mQxbzRtDn
B8xUWYFFFrZMW4tAeFJy+Vz7wbn9btE6lLyebdUq6qj3uGCdKncFaOeX/CY2FwcKuQ3m1Agp4mpY
FUE+J5/4UiPzzOloUvZzEsOYkHxyypGgi9Szwz2spWP4iLVVVTQQ7zOHkP8jjE9ERcAXgaELlW92
KjN0Operp5qVpszI9W4PwNIUVpuf4LyOQza6OPpWI+xTuXRRyy5sacPSuAMROcCp5/PLUmSunfZs
pNvCA4gipDgcTHnkAg7C0LxNpWtX3b99MCMVPXWvSXRi/8yKRZh5RBbLWaWVPFVNinzLJC/N9ISX
RxDM9UlZIn2bc/2bf063bKMHBlY9dFEijT63RdsFxmy9xaaqzPJ2PZ6RsEUjIRIIAxZpUao8HWYp
SdiRd5+JCdh2TsjoFX/2c2qpRI/rEZbAoPDjLa6ZWg5DbGHMXoMSClgHsqqWSWkoJAOpcN/+EO72
O7Ze4kg3UssWEb5j12EpyKHKf1Ut3KpLJptzQgeRzlh83uGOQF717CMaQ3EduW2tzgQsdn3jZTwH
w7YNSQsKkRFMRpWVffcq3dP7069kwsDQqRaukzmggzx8l8PV1BQ2egqeJk4XWU0ZeAdLLvSTYAg9
w7Qb237rLro8O981LzZLypBRCPqv8aaf3eBsEg0giMjir+bZy9l2f6o5x9DoUd2VP8WNajv0UcdK
2Ho0Rl031oCeIuPp33Xvf6N/35mdvoZUOWYYtlTTatE6x9xchoiLLrwOqfMqPLeYa1fSw10p5R5C
rNW5EIpPJXbp5Squmk8tI0zVkXrAAQUn+/0sLYJuw5p4UfSLuLcDQss7DdITjpqD8LAn6TF1pxrq
BL5rJBN1xDAYda5cijC+P9OcT9ODZFEhVy5qLB1amZwP5TThgoWXdzZ89pNzNeE9jGixuFgpOwcR
7fKirwjowhccujq1DWzX4m7vunBkCbBwGJFTnj6jNq2qju178+42FasVUgJ+jHgtsWve36tcRWJm
MWWafE/h0VbpchGw1fNkrispN2/cIpyZZWHCcKA7WdlhFdnMJXw7i3QjtMwkNsiFPVYiPyLyEsIp
TjUBlf4B9dRaC6YQsUKueMr+jVyJra2IUyOqCAagXeR18nWDYgNbQ7FNq+IMzNY14/OkxSogUyi3
ibf3c+dIk8OICEo1IZME/DwL659IHHleYMF1Ds+eZN/KLsIdLfsjP3hdfFWBxZD6qFo3/Hc39wTn
URSZC1kO8d4hHVKgI3vMayJbcHdChYY7pOg0d/Lc5gvi2Msy2zC27gCEacyU7iWBvj7gxfl2U4Xg
aepKwmVHef6X5Rcuu2yKiIjSWdqzuA4BpPPTfRWVGs80kavWswdg0XmHFHRDLi35o3YdLDVTBEJq
qUbwu2J/WecIoLI4STthbQUR3cYhCqYCgoxeJa1haTDDLLi8AMnnE1e3u2bERoNxugYk2B3bAl/t
Wy5hQr0JkihMNik3zZ70MmtzbqDbQ7w8LVTn9N6S2qAAQLnGDGF0Rj5zEL+Hti93PSBGSjlfEA3V
D/Ns/k1q6rRQOeyhJsf1bIqNV1b2knQTvJJOYTARI2ImGCTNSrQhytTzvdYDiBWZA6wm3cuXB16s
iyIlO5xHyS/Xwj/Nl4kAbS51vVGyDwrWgOZdiu91rHg7+4V3jPQ9AU/ulfl2K1/MG0EbEGjghpss
UIAUigxPDmO3e6bW+hZqlHewYRo70sk3XqdrjDZ8QYebra3gKd9jaWH22Dax65Csw2VM5LxlTfql
C5A8MPi3uGQOxNpjyrp3yJVBtlo+bo9Fld4l7nu34j5vMzEQDJ0kEMg321Q3PUfRH7DeIr3TA/yR
g3im2CfH3LHYi2WmcoxnBv4YSgeNVo7Q9jON720ItW4yC/SWEUch+eh6uPkSCkiBFGdgnVa3K6zA
QS+s6QvENmUa+gYtzkGiIyB8+AUBQtpOwMsk5MYqv9enKRPOcR+MEbq2tf/5SKKOVWc98F1CeiGm
GGQiBGA6ZucClQjMdV4YgAQ8khEm8TPYILd4L1Z3UHB/SjjwhUJmsO+VPD0sM/wRCO9OaTzyrUUn
n18LNTMLpNWkA+Rm9i3Xc1VHCwHmql1MIaLbdGFQ8wgdZ+yTcG3PmeQj3N+t9Ti5kJoRSart/Jeq
6XmI5s8ooJ2mfFAVgVf2Tc8iFtDqSSCBW02opy6O/4pMHo26F+LoDwdISOc4Zq+ZnpUZAhbfZtKD
s0aB4aimYN+7GUaoorlpXWVCZq3mIkwbW9D2Lj9caoXIDsrI4EKbI4wbATbd7T0KE96+WaolFzwL
9R8cy1nLlwgG7q2+N+MqTo1V0I1Gb91NkzSy9Puuwjj5iScQVySjBCW9umEDPRt3K1NVuF00kH/m
lmGZ41h8B4heZ1d7tKMAR2+LSDwQStueuDzwA6aviHM2NstRnavrUlcwZkkLoIxWQuNQkBp4Cs1c
u1QFfneJ31QIfkFvYSfvaRFrR0wsUxrw8bobW67CNVW83GcKces3JofsY2b3dtMFFbqoAZFEfRwM
8f+6KDf1ipAa0y+F0skWscTaPXzNaoxDUxQ2lcekHAl2RuI2OUhggvOw+Aw0SwiFW9SjHXR3ly/B
RtuW7ZVDbC1Hf4JaKZ+z69HMMgGi6qpg4dw7IcI06VfD1GYyKDu+LKscMyhfq7cBH5HK3eim6QZB
73oe03UXezlNBSu1biOUPmxSjW0h9RCCeV5RaY9Z90R3dKT9QQOXVdfOSsVXBxWma7X3BmfvgRsn
BoDjG6Q1FzCmyva2wucRkmF8m0NUhoQWOmgjN4umgpLEsnvf5sXZ1CH9k6ncGEZTOVGSlCYGKZxA
1tVHdUMDazoNTBaIz6oBQZCqxbX5/WQpDBqTBkIcJaOzhgJrXgaf53Q/aWh2Nx8UdBa3BcINRsWT
Ofw2EnVF2Pm8L0jiGJ5LMbG81FmVnIm7qNS5akRcpbj2jCfz/nXp2176HGdHHHgAmxUqYedpNekt
ssSZXqxGKy6ZHIFUSPc5lPAgP8WFfIlJXz587fW4IWhEahkx6dg6E2btmNiX/6yH3b6uUJ//jLrP
+xnY3VkI0kM+w7cFiRVCWHy3HVPAykt5GHYjyTNEQylmxIIGoCWxuIn4PkXHYlBxMyoDBQ8Iolr1
xO7cPbhSgAun2up8kO/vHTl2q0maVsxXBJvJK9WWF6wIgCo0523CwDiNm6HNMAZ8YlA+LkFwFNeC
Arp5uIt5UJOP85c/ghONtw0WKJgtp0FRKmceUE6zsjAtFqOAykYhncoGRabvhNgx3RP40ZcG3unY
ieAW9tYSth31ZE9jgtOlLZDjNTEAhrB+5tDLNRu0LDOuQCz4GGPawwXYc5OBekf8k3xLCaeGinr4
4yjBwRGbEiF3GK7HVnO6sWEAdec0pbVEVsYoKaGwC6Mh7qC0IVEOdAB9Hy4G2FQdHRblpf7Wz9Ci
usYwa0Od3FTn2w65pLyyAA7rbAvutwInO9rwkGLfwHh2LhN6tr9McWhHdljk9LzhVZ2ZzD8qFux6
CJGBCO0ei5sGz0wV2cSwPOSS5XOaGI6GvaswbacQMfWKq8YlcUxGDqK+WPwaWWn8GH9L4W2UuA/S
83NuJOK6C5IlCXxUzWTwepYgBWQ9+ATwIJcJiHX0/Jo6O4MtoU9nC/1WUwuoHlPXaBt02xSNjyn9
BUb7zGp4jyaJUS8Tb4hhd7Di+rq3kNbiH4Qv1DmLXp45pEwmcsOKJrQUsO0oeophBGZKYdJJnKPi
qYbq/qC1psjJQMbRwkfkkI+W20kLxIxipQ2q/bHj+9vytFjW6450ueoLpi334w6XrlkROYg6/yX8
iCQTFklbgSHDI4hlINKdmT0NzKIJ3ZVe9kvEY6Lr1h0/P70b88W9WSOhy0tVZExEQ3IPgVGNEVkC
9h/R3LoqCF8jv4JRp3844i1O7F4Sfx0rVTqCAuxmExe38NJNjGiml9BmlQjKQe3wrNQwvWYqbpcS
hQ6/aqMnzqyOuT0GTjy82qLZuIiMXsMgDsBxXbKdzrm+4Hp/s4lxbWEvg9EbC1opaloLE5XA2LHO
DymWMHOg9HUi1mB6+u1yuvU1bcWBfWgz3EVebSYYTq9ZcBeqwVSFwv9IqKJqvYWwqAXleu5PW5wo
XkLRJYoB1MGJDFPkbtO5DGD+Z2lc3hf7qBdg1F8nIm1apiWFmkHOWX5W01wQNjuotT05UEvVLouH
G1VRpfrz0qNwQmLFD1A/q4Sf5QsaNULclGiY/n0wjoF8rfZYmDHz8SPJZOwnxs0QZaWtZa+QJ2P3
/mTJHAbe0aCHaH7x1WsZQD4kfDU/37XaChQvreD6shzWB7THEKhoF3drxd4g/+5VtictsYeXU5U/
Fvp9wULVGqzZooCW/E9HzatGueoucylrlsvTnagH4EIRi55qomlbatywNtNF7gsFZnIZFga7GNVa
2xcFIL52j/DC5rqDEPdsoeAkv5aWNHAOUpc+oBrLfdYGFgAiDykVyqkcpWA0F4g2inAU4VFaV3RV
3ZEN7e7yDMFvytfYHf21L7r2io5a3NgqmxJUTwOCZ/KpBgL9ylcC536bvf+be+mSqXreEz4uYzHm
5iOAm6XeR6Ys5LBNCFwbGezOf7Jeazc5m3GYgoFPwDY+Nzt23xb2XT5cUs4gVCWheMSsBkB8wHSC
OOWozBa6Hy2ZkFxivewIVz60/XchAD5jQufLo/6JSAIurwO0bHnVth+/gpRET+rjoXsXv/T/tn0d
pBAs9l79VZ4B+Ly+6q7AVdMWe286lva87pozw0DvEWIc9P2n0KzhHQgBxHSYaVeHOgqlvIMxutaS
/xgDgXg4v31yLQt8suSQV7a4ryZXq0Om7872NRsogtaaDRJAVAmvWTpKTeNyldnw+tnDvLbe5hiL
wcI4svrMuMA4nmkDOxyotHP9+/ooIsiJVC2eS7JbwjmNsP/6ugy7LZq3Fi+bvM+TZSqyJVpEJxFA
LGG/OoxUoqW44INpdT9UIIqq/VNbAsmD78fDaX/PjQ86c85VAKIjSbapkMPUXs14hytZy660a9Vf
WJ86OJaznfC4ZnL3mVMoPuThFcArbIfXxsudBd4D3nkuQLnnd6CuixE2Z1QAVdvyDZm+xuR7tt+E
VL5A7FHM8a5z9p9mHnzmJmwv06YBeNa1VMmygPwMqvjzxK1JM8dOaKep+LyGQ1AAwXCvfrdgDhiO
ydS54aYytv2+KQgv62zDCsR/gWE7BC92oi9gjMCbd6Joyete9Om6RnwBi5AFRMuxr5XDSLSO48mx
CkC3/uiCXHMTTm6dy/f1llc3aFZo/xpYYSLCvk0Xa1MpTqukAFGNGrJFbTLvZjK3WiO3M3Rbf3IA
E0KHDz8Xe9hPBeg2tt8C2wpM1LZC/4GoGPxpeiLkNeKk+6Ny1+VswyOdzjNAiwgmNNGUdwYuJb8M
OD+GSqugybgFLt8v9GIXXlS5T8FsLYTz7IMj/FbkP2jv9vIyYrbhtg6xDLmrO6z5861b0Ga+MVNE
cmkA2STpQCQKwA0KpvJn0lAMb2QxYM3N61Ge/QfoTk1moyl3USw9/S64H3YlsG03uSWNdtCACe+p
kOcYJ0Sr9CWdOrWAlXRW/GtBVmX/mqPe/8BWBvMPEGfWbC0biemvay5wrLwmsJ9SSE1VwR+eq3pu
OfTvRX5h6OO2c2OnozZ9dgV7CqoyY1VsmIYJukd/EkH3F6CuP96f8irOg2MpfOxXJJmZESFFFQW8
GaIOcjQiPTnRUsNmhSTKXoY+CPyb1MZZZ6xayI1yGLvdalMjfqHYaiFmKrFPovbZnrKh/4DufuGe
l3Ai/lJJBoi09s1oQaoLroOeWkNX3w19zzEhKCyG5Wx0CUdW0yXqCHKqilbFADYom6gkqlFbmhGt
LQpFIJFqEyuP4FjOaHLtwcrsThesqj0aH1d2YBIxRqalVWhYD8seWH6wcPjOIIuRSthNdnRoi135
zuzwZQxEkWOoQgY+1szjVs3sA6b3Nb/cAzvzvDxNgGWMnqmBxwH7V4gnJ0GDsSQk5U8yXemtg44W
6B/pU5GLqlHNyhWuV3xuqB930z+aR7zRDsVsPaxc4YQUivRmhFKHTvtQpQcup+Gy7V7I6xPyBMZJ
8IE6OkKsjr14gULdYrgcXB1G5wwipWCLewZSY8FyTRvwoPVoQi/Qv5WqOdO9BdZtPE4n/908/8FW
WqXxTJcHKHSQcfLpw7qwN8sdAYB1uNjEpVgN7aqFAp+w+vo48nk5Wrurs9keGAZZ8HVIov4vKzXQ
X9GeDpvcF0W50Enctl5Zvk9AFqGaLeCu0Ka+H4tK1yplrgD8J4FePuuFB25Xcy27evMM3VrdLQjR
Bfivif1Ei20fPha8CIT2O5zZlBpDSIauLB02jL0CCk68g7XQwtJpYWk4AMAnYblK73VYlGLvuux5
7xTAk1GM5u8f+a4DPulD90GqrGawHLfoaWgI1VUHCkWGu0MAI3uKuLtm1KXLrn/PKi/WsCWXDnAJ
A+RRIaDaVHVv5PCQghvsTL9sW0Zm1Rimp4kWMu2VM7wEF53UhcD2jBorpFNYt/NoutP9+GJ6wojH
cQsRbQZ97P2lQxXIyAHrMmN4AmvthNh7rySHm2dq3VrFWoC9quoAi2L2RKowxblz2b2aZk3eimhm
gLZhrBBczgaoGpRQUH43eXCXRGO0iHMxr9eLxAI8l1DQhTIJ+e7ZuCEikV5iy+WusJnmxZlgGZ5c
mmXwHgR6FNfo2GK3y3JahNCZ4+10kyBQOjIxe1zVCZ2UroaRowZ1UfZt7ffwW5kE8J9lYL0GQ+uB
TSJRMyGoC+cyNmshXrMMTDIdQSJzmJChO3BOkGgCbfDafXvxkxy6XZuQboUbRlhq/Oal2rBeI5PT
2nV7/7W8pbc6OHbBHkx6ehaW+7YP0xdiuKkZCvSVKagbqN/uGM5jRHD4mfpCgNsIaTsYGqxRbbai
l1jQJvcLiIyErDJzQTXNTUvDHfKszVopWdzERyZN12G2aZaUhBMGwJ+bX7sUrWgTIxRn8NZFiPII
zNf97YktVMrEc0cABVJXFplIRyh8ybF4D+CtN68sucDiS61g/85pGnyzIPZHuNqOu4M0U+4t+QJt
35/fwWvGBg3PNVy9n7VwT7ccIhBEKN3b+6WywQLEW9IkQB+hqEYfLi8LZFbqFr/T+i6bgMPu221v
d9/2cOa7Qsr0CpsiMGCLqWty5ZbUvCmzjjbRfMf7OHOkhaoTp24/xMyZ/tCjd2J3QVLhpPfOX3js
qnlpeR+q+WlPNiFVMxJGShjvZQlfSBgE3N4M0r4Ye7/TFQvV8bwxfuRtC7M5xGUitZAAXvAH0CKC
c7v17vwvCvKA562DtKd/P/ynBCMSGzNpE7/gId7/McKX/AVq7WoDTLtsUZw2Eg3dprYhwoGeom/b
Z+EDB3GtdTjaR1moSKAW84dKqlWeSbBROv/qFgrLHHQXRldCOLIBnX4D+ZPSYf14Ej0Ayczgak53
rCMJlRuHP7k1rgwJRYo3rdVKgP6SIy9Gjn4nGcZwZ3cWXy8PMB91M4fVkkNM1YYnE1XQQTMuwvTm
nEcfkrm2+GYQRlyWoX6NUD89+kYE2VlxlymOLegFJAmIc/gdqwLpjf81rAms19QCqlHHpBd2hrAR
4FBfJ4DnL96SJHS+gqbfMUdUegv8LtOAIKeqZWt6BKpDc1+Tb3LFusuV0VGneJssHKMc5Z9n0oL8
le5FxfDcmqXGaY88FqNc65V+Yic2qJzSv4eCX5xY0hfD/QXxnPdSaUmjT8yIJj6xzEWit3aY00Oh
A4Sv/QURTPREc0bKqz6HUAIiID9WpiDsX3VDDd4GaRM8zXk/QOdYoKuT28SI+FppeBU1fwloAg1l
NsL+4h0OVltGNJlfTsH4BSFgJ0GfiiOoQMA5CwfhmuyZFyqGfYu2QHp2f8bOFvrE1cxdqxhN7/Vp
A5aPSSt9xp79a7vcLb/d5uFFguD2NL3dSuUwdfulUMZNduri4BiRw1z+xpDEb3uRsZp6sNAj6uDF
g9dlH3KW4oLMA8IPEWdLWXrA6OcV+E0qE8XOfOf6hWAd8ulUwPD/BQXoD0TYdpuh1iG/OeZac/KC
JGt3N5Bsn3CuanixGAVlmyiBBOogkbN0PrdVdf7kHoon++2+fEHhm4dLdkT0xomls8Ba6n+2dDU+
4eXeTbVkX+kiaChyndG9A9QrNF5iNeAxO8MiiTPnxX8qm/VOsn2ZO2XXMc0eFAHM0WwkzmX602Qv
7n4jYTmSS557heYOHEotQGIF+u5fj9J2YWPMIQHpSX2jGcSORzsTXMZ3llCS4NZ3T2TM3GjVzHBJ
JKpHaNsdbJ/tOnIujj31tntIAOiCSjGYl/I7dEGvZ7Mey7EuB0XTOOYp0u6vkpWXKA5RU8v15Y8N
1Ydssa2suqqVGkEXkKnjNb4JTZSxs9++d7sR9SnMyp8bvDAlqGjTQaAUGSYn2jJqsSL02eI3JVBR
SYnWlM2xEhR4EmJ+u/vk44ftaV4AKsrRUIb+/+RMn70ivov4sC1gSWewy/tM74ZoXWWOzaF+j3d2
bHqbjRdmgX0NCW2odEKDpYrswESAwvFj5C6Bg0ehlgONsuvRPkGcXRjypm6/GSY6wl5f6hROipcS
8HhxVoiPZ++Rkv313zCgEWLqEhQ/8Umcetcu+gy4cd2tdFH41eA+sJ/YFuHPgF6y+6vjKW70MLhV
5L3msZ8dOp2O4L0sooEQl7sqxwebW7TRZ0CWwhaBDqZLZByedOXR3lfF1b/5ue3an+uaIeLnXJdA
PjkbALPSol9sdLbGPULKu/V1P3DS5eZ7Kqs9qnloIYey9fap/ZIlpGn/7gOlqurdJE2ru2QtHixi
9/O83mySeNWLDmnMpt+GBQ1fnSVOW9cc242QgBkYkBIzygR0bpdIOBJCXLL++qNVBNCyPTRIRgXd
nGMhv9x3JvGuDXZpE5GsB+PEkS84DukLXUhanE0mkq1fQQiDK9aOO4RVDiDqvs+B1ejZ2jAsJiuJ
jFOHpBCNQ9jZqNxGeh10qlAgv8MfvEWyi9U3JXRlz2y0hQMjg9xyAw+LYWy6HAMt3pLrntwIEaIj
97XSQjSJhxyxMe9VMcLMczUB4FHLpTAghznvhVi5SRIZbnQdGqVtEobFmGVkI1J8NjUftxTsGtzk
3/SX+Ch1A2NwnYVFa9iUeiO1CgZICFkmrFfbKG+eN0eOcth7vQmUMWYn1+pMekFg1itj7bPH2ooI
kScVmf2AmFdTVe70MzI9Ygc0kTlN1VxwV0c8EFEcjEiAoyFfxdtR0OHl+UMh7B5kUIWTqYrL9l29
hgL6bDGDsZQMNuN9HY+e15k9RFtEWcHoEn/fJtMdYywW0X4/IK+BHNqYsibh9QGpfPbaWytNtXba
7KsjkmVvc7lR9vAtgR0wVk8dx8HF5istdh/TxJJVvK8qRMS6YZASuDMBJ4W+4H0QQ8wuteYFZvyb
t6VRYOwIokV3VBrgvy2495dQCsgtjWUz2v/dTHHwTjp2EUIw4YYe/lX6lpRtubbx8w12gB6Vrk4X
0F1NlKoaz1oSb+KiDs01+N7gqaz1P1oSfCkCcUTdloVdnirjhtRIbT8ugUyBCKQmVzFcI46z5eQ/
Patv4+XuM9GJvLY98P/JvFWoXV58DioLtylUbOpHNOfy6eirn8MccKVfZwvhdrKBAZB+TpSD2Br7
ajDZp1ud+IIFMYtfTC1AX8CYgN7G3Spl26nbrqF08K/WsZ3yk5VZuPmF2Ux0kTf++cGjZ5nekzuu
vD6hRbjHwL3plsCkCBP9Ky93N1O+vMDgAr6WZFga+LcT+Z7pomQKtumS78fp8mwfeErBhuy/Rgb5
1laM3hQ1nb2vn+o5IAZmHCZdHD4szbmpBnRadY9meIvgriWqhoO110XcCZzFzA5oRUkbOt3JLtcu
qoazmMxtyeVcT+G8q+mvIJR7upVdeOeDm1HJ169xC6ufmPPapf3ASIBh5oyULm4bJ/Vm9hvcgaFn
qK6JhsKg6e9eoTIJ4wsMdzuN06kDvuGg3cTqbSwAs6DUgnZh+GePqmTIrxsSpAo11TgTyTC78GBD
Ae6uIwVHNt/7AMLyBtTRz8GVI3LPYQSDBoJ0RVEcywyLev0Ro+JS2xa+10MhWY3MLfsVb6S1BH9T
BNBet4Vj4YT9+D9mz3OReVHIss+QERQ50sGnmXlvb8hTksr9wxXFWQq0Wo07mjMxlQ+1IJeBisfx
s8FoseOOUjtgadRNIHiPiNd1pfyR9GJSYLDLrf4mVEQ6xLxBh49xNlaONaZK17fRsVcEbpCoHubc
TULW1vKQ8bn5xkF4KgeIUg70vEOPQiuTmui4ZA8NCf0VW+hA8x+VKm1mxwao00WB89n9Z5CF5evm
rfH3iqL6Ajee+lO0B+19rXiZRA/oT5kRhrXdShc43R6vLpAfLtCKahwvefh9iJkxTUoG5zYzddJT
NvVwquuMLCxiPlMSpOmMOorqkTH+Xe0/YM6oXL7hQmS7WTglAyUDckqjQt2wXhENXDFS6rvXA84g
zjSNOluxAR+yX8f8SBOeJS5qDP74DkSq0eT5mRMoaAfCo80l+58TEkYqW5Z/7IfzR/c0PqXIbZxF
yPeedWDHSBHV9rFXy6Zif4Lrcb0GTMd2xPM7ibrOfsSD2IPlXYTFd4IKEEtiVzKGsFxtZMg9v0qA
Sq2TagqZY9+n0sBhtMwuNF6N05496VQjlBCwmiAGnbL+1Iza/qUqBOnegPIVheSkiWwMmbw5DOSF
M9pEJ5/HpYOIhLwUpD+EGOYrkoGhOZSWgWbdw7qjnQFNg1MYAgNj7GTYBmnBo9o3czCGaJ9LKh/d
wkFzSMqmjgrcx93jGlSykEUkKd0SfEOa+IQwbm5fNVzx14UDNQQLege/F3to2C91bRlU0Aojyoum
XlSQXVUC3Ub+BI+HzIo5wM3jI44c3SZBfDUFU5A/rrTnuozOUq7u0q7yDGFbsM9VFK2X4E8CHNL9
JuO6xcufde27TMis9PNQNz/BYu6Q5OLN6maQXHsJUS2q+smc2OkmpL7AVVYmfGIbd+3FHxYGZgDz
PyEaqWaByv0M3UyNbvRRdCbcEGNN9rL6OMnUnsVg3FArPgtc8dnAQ6wvQltszd8sb8nkws8Y44en
1zHqXw5cyq8x0aPnU8QYRk7OmuHteCR3ObbU7ndaWmD2m8b17plQf4a5OCwPIdIN1d3rp8OaWqe+
89d0e/MI6LYq2Hhyl/Y2n36DAV0wThMvFLtHbexxi2mpQyVUDhVlwhqZYTyoz9XLuej0p7dxwsAE
sf+gXgH6poYHF7vGM2ErJ6lFxxGIVJJ9hsVZOZ3oMpOZcPf64WXsZyO4TzTlNZev4zVQc91fPvWR
/9mSfTcSqxhxxCvIT724WyUWyhFPlLBvf0p4meRktuNpe8Q/YEb9alFGTrJfxqXJgLv2VxWuzgAi
DzD+yZ6w+vYQMGJXda6Ys7rWqO9pZ7RcJg5jO4QAKxVAnBpXJTfMP7+btjJbahjXXqWgiXnLctOW
wN/8hZcTtBekwgZEI6DohhzSx+rIOwFJktH2ptgNtU25Oi8fxsaPcqfyZGAGXCBwXr59ZKk6f1fs
Vve1mc0hPIfn0RJUOe0RwrkpzC30dcZ0+RkLiLz3mXKCytc/ScPtczbT7FL6UiqutKiKYvQScUmq
la1bP1cZUh+QWR3aNyg8Ogy5gkZVUwoiEGsApL09AfpU6h17mkdQPE7/z4urA/oh4xLVXgYDTiDG
587Nw+f1X9V36/15DoU+51kgT9QPqxMp9JrAzg+zeiNBUbLamZYsL3Ql5ZdSb4+1Cs0NycZilAuc
qbEdLvsN4JdP9C9g9YJX4w6CrmU61l4GP+RL2gMXV/FFfkRaFbRuTfepNA8cek/Z23GJnGXVq/35
5WDHvUBrblsUdkw4DCN7DelXKaf3mtMppy/XrKfA9NO64jUR5qGaJLKSK/ACA5x3/sgnUU5j7T0x
S1eJoE5i2kxOt+F/CTXR48k7DgmnstKGJzOK4ImiPLu3z/ZgzCWKf8ghLT3XtEleL8xohZpsiUJv
H/iplqOBOw8tXz+SBqKBf2hR96ZU9jQFuQSSDJAZ5YQq/WqvjCHG8Er58QImeoaKlyt1/qSkvpYv
rdW4wt9Opbr8Z5Hy2ytYLi7Gmmt/LC4epJVPXw+OIPADfWHQ7fRxWkwQzbfbeuke9gCwJ4EZwQAM
+Io4TObFkVQc3yDaODK1HatkbssDswgUdNe6dW0OZTc4fD1PkbyA/S8T6cMlQ2ja6fe8t2azx28U
LLXfioVJjIdUOICM61w5hUVJNBvCaCXIjFpYJSVRrEKloPnfIiRpXZ/kv+AY0WJXaQh1xOtwgtdn
tfXjYHUYnoMDNAsetBJbKYaMmkBVEPJVzWEAmQnpZDyyPBLwnYcSpKilxYcN+iiz61hnSmxDtYH+
+53Z7lBJGdqp2mQ9QHidjXcKCfStxpCwqrvbbl5ML2APld61yAI30FJ3kz/BR3/AIOOJbTzN0Cfi
h/iAJiwcqfKSmriNOIB5LfPIBxLk0XkF5CKIOdCoJeyGawmHC67fgt7yntRr8aWvpNZ+gkrGk0Vi
b44d8us2xi2f1F8fiAnSQS9WmZR4BGEeCkucNSY1vqfgmLWK+kRVrc4GLAUZPwMJfcqNaXx0FoM8
0m47Nqzfj54DyZdYyDaNpbPi2QOSgpw2mkfGKeCaFZAeS1yKNjy2CmwTgn/EH4c9pt5ZGTHkEoYk
GSn1RQQLWEqLrnB8SxE9PKgZxXNzHnSAEqhZuB2hZVQNmQXvOvXwepii10m895wH/qiOYfde5O+e
ECZkzcEq+OEGpdYCGqF6SEIdSbpo64sw6b56XRTJT/ENcCOhgk0WznT/VnBpMMCmL4hTJ6C7/tPd
8H3YLimlqqwAKn5ygaVH8o0LrFwxUZHyANDswVymRZD3PGYbz1XpnE7mAK9Dl5xEnrDYwSWRNq3X
kJ9oEiQAEvrmVnl6vCNowfMUF0hrPX9THeSW3x67WM7B9thbwREpUkAdEnW6AvMxKpxXGzedHi7U
sujv52H8OZOKqJDbD6WVBr24f0oR4Bsv1dtYz0zmyCS00wvnlUTUmdSqgkdCBgEgIxhQaYn1MMLT
V0KA0pOQKJJB3aLWQY1J+D/T7n5JQX4m1lBg0sVMqgfAA+zGGtNEs6LHa14eByDj0w1amTjrsIen
Z6Wq+oUhzkoleV8vtpvm88yTywXGLbZzldUv6D7g+zMS1RqczT+0N+r5U2StowuBVtHJXAKLh2p9
56IJ+TcwhErf+707LCeak7j4SZ0BLIdSFfgq+9IZzp3x+kJHQoy3+zc4S498UAfCgHpPV1q0Efvf
3sccsvrjTWjMmK+7e4pN8wZ3CzjsUkNSU0rEJFYrggxiFhPiY7syParm5Ss4/Fm0YuRrSd8Dpmq1
bcn8piI+uUlXK9NHx/8/TZC6O7E5DLlfk5JI0AOK4fHt5Hrk3IltNFTkZ39sBYqG3TSoU4S+9Snz
uKynp6xyb1IUaOANQZYfRY1Ja0DISmafVEMXY85WbsGsx2UUx+y/0jX/9pcUricAddM+PV7LN/mP
YWNfKG/QA247grFZcND01GBFhiqSW9U642lRB9T6NRYjcMJdnMC4GqaY+mx9tDmWL9iGP9QmWS18
XXav68VOD/qThZNUMMCLQQCR+cCTxnps35Npyu0sgopYpdr0kmhQeeLeYJafyRCI914HCw+pVVKV
iMBCcNHQkQq7SC5oDM9S0GSOzA5WZ1wIWyks2FeQ8XZtK3QvW73G2QGaSVHfCt+MngDV3uYR8v3G
pJQuGKHWAwPxp5InpB6h0AASzG9Jg36NKDeGZSu0mj+qAUipceBXKPhW2TLcIxIs84ZOo5lRb3Jf
oX0IYcuIuPpMpXqonE5yooIVkqqS9I1NWPKu1BfMO8MKkx+cUYTe3zvE0kDt7VRbLNh8roJ2XLXH
ydsaKpkHm5mAozHn/HjY3847Ic6Jfdks8EHqjPvh9fRGwyWXI+gH/b5dXdpF9/sGSnEE/NRiq/N/
SiiXri6yr7xkvju3BqAAbUN+pIQYR3gtlkJUr2TexdejtNnT2CA29bwJR2Yy9fIu2pOqktTwEqVO
TuB/SRG4hA2T1C4HiNHuILg+2V3HaFmwwqLkwFx0ZqBh1TUkKtctvQG0Gu15cYiMJXGIxSz5lcIt
qKVQZpNws8civz6jGvVQ99Yt/ALOT4Vzl7+4+kBrRovn4xD4wK2t6JQdGnBnSH+rFEQIoUvjddY5
GH8RzAaechAAGytI0lBZfZ7mcPK9++gIRDubFPxGSMaD+XAKSLJ9Ki/3zDB+A7ERz4JtY+Z3QvdF
+LyHrEB+gxcxbCCvCDGzo0xZeX0LvIr0fPcJvuxbgZtCoDegjljxVN9/0wYmvtcTS3EaQI74RyC7
fyKIrQBrlgOuGVG6segmxL332qdrvee+JqYvKz4OqlnL9oyJDHcLpIdYjEigEVkFqDWBkkrrKquR
4IFvqrW4Lb4J+nWkMqp8ICMbBh1a4cCe/JJKejkasqmPF8w/clzLW4UyRGBxRLy7PVvtWj6yGuPB
VfK1QVYT1x13IxRk6/yBZXzHPrMTL10VfozWpBQKU/keBl1JKKjDx37OamvR9GO7yTfcTWq1CUQu
sM00MSdExp7EZhoNyJZ3IlnCmBmE6R9SzaDJgGyDYAvckOKUi29g7sZZsNFZqqu6jYksBgR+3fVS
onlT6cOMaMlKcryjDqwizoSM/LhpfMOM5Kp4ekfQM0PojWtYHXcCEV85g+2dcN+tkyUcVQJj8PP2
enyRMFXqE8fcaguhIm4+5XGj5vdRDZCCOWWlUnFRKS4fNLenjjXuP0r1hFauVu38Nlj7KNUyhNjS
TByACvH3Kx2sTf5JuXTaobbpCAW7cdUdE9VrHR64ZjxAjLa6MtyEJLvcjCDOUDlrQSJRQ5qX8aCt
FUOZrGMMExJg6VBmEtM7ZN84pjBrSDmSG9FxF/8+P0/cHt5AWxafgSqVfI1+BtoOp6HNNkBX7cYm
jr1duuQuHFY4UUwKpzxLDQb7qdgsK7Mu4v6D29O40cwPe1+l5scP8OIY8b2tZnyoBt7JXU2kaA2p
h7U0q9tZzNFmT8ZeCzgmEoMeERyyHMlCEqEleUzFEjf/U05KcN7oCs689DAAFLjTmw3sCagz0clp
NH4kL7Z82pHWvVoLKMEChfgoL5yYPN7BrEoT/NanpRJ+qHs5Yi+amHopO3o9zQwJfHJEldKjGFGj
6kPIOxWK/2hn7BRzZLONMaEg43r6h3AhUwCK6Y92ISAqjy8yC0ffHcjoYv5mpAc3VEI+WJCye1Xb
zfoNZXWoufUGHACuu5BEGIp6xTboH+MpcblWT8oc+WLZrjIIEzUSJrhu+L+KtdNRohGu6rfnUX5O
OXIs1h8pFVhXY7JToeDPIspu/Ysu/VGnuXI0DD/1Op4/p1fjS3AT4sIAMMwP73p4bayPzIqvLwmx
SRutH5li+vvYF6DS4TuHkPj7jOeShw9Flj7LOFq3NfFaI8XwOL4NVNz/FHUhFQAwnXYhZdXc+HFn
qF7MLwhtv1w80IbRQ0dZt9RpfQfVGTzZ0/G6IUzlPrm6QxvQDlN/5ByoITnRMbSpeLAElf98eReA
0hcDKQI2C0Q1QpaHaj54+4p1z0CUVf61RgeIl26WV0jSxd4PA7bSoXbepwNxddBBRqxgdDuLGNiZ
MKfngIOgP8Dx1ORrPHfSbJ/FOClZ998alqiqF7U/w8YWbOGQSYfFsJ07fAy/JzEzPOFse2j421i+
s4TRgvcYv4lw3WdQngCJeHmyqoGEy4pLwyEpzlIsCJWT9lZ0jx5dKBIm2UGUfprOkz3lJWQMsv+w
gEiKbJf2uX6Tkf2qfpiXRWlWFbvlmbpFPP/VuuE8yYBQr225ukiS/XGpiPpQYVdTg3Qh87QSF3wc
KZaMiikHXIuDixIpeRustT5O9EU0XI/sIOqHlA9OzG9CRA5H8cHsW6/LDqZcjaRFq8MhiSltCXmo
K2XpDnc/q/PIRkAbbaCrKdrCAx1BeE/pYJDk4I6drh97oCtoRUblCb/7VYD1Ovb1m1sRP/E4qyKM
6id3QWnDr2Bo2zXM3wD9mNlxuSGYEvwcgMp5AqNvwhacA7WuT0hmKGyZngMbC/Qpl4Fn6IadV0Du
jEnDiM4Ba+6dO3fUdLpmkJlZD/rbivF/BgLev0k2URqg2ZUARdioOmDkxQufbj7QA8nfR7le8uTN
DAEglLWCxvRidr+5HeLxITKyj73i3HfTNJLeRAeBxy43BU/WpWh/86tmiHiMNuV5aWbZFub9vbTY
RB+HYopglCzO/8UeA0oCGqMoQ2fMGlvKOu7yDPgEQwYbAh7vg+sDs8hWmSyP9nIThAJ+mguR0EYI
x6x7Ggq4fldSyBrSx0Y77MVdSvGoWOfoeKVSPRKQB1sNpu/gzA035uzD9MNEWTWvhNov2pwo/q6d
sD0VrSoVTa+W7d0JsK6A1K1D96tEhPeu/4CONIdIxX86Vn/SaF3Pd2NAaxQMH9AKrxd9fUgvlsvE
dPeaTqvLTNOunJCEe0V9ugsvCHL8Lx082ev+z2zfZoPJnJY8FVnEZACUm5aEdHSUzBGMs8WV47bl
ErP3ZBNyv6XIwtIKjs/Q9uLqGjSU/zUaADFltdAyW6Llwrog5pDNgZff+eUTw4wzE1Nlmv2o+rJy
ff4MygmoxDRmyhY4fzUCjk0jCL67n0Kx/bc5VdNAlRdhogsvQf0SmTsocJfatyc23SdlgdwzYwsL
jvN3dTIZXEKAy38CGzCKunuegLQ9feDSO7wiPLZko90PM6HQc3KiR3dPuD/lSbp6vqvN0exHNSx8
Bi1QDemeaIYJ+ftYwFb28d+OctNJdiqfLXMrGZakV0fjTGRVrgBmk/XAZX4mOC5Gh71gNq6RzKQO
tYHxlwv9xnq5siRtNgL4Dv9fxKR+qXSglcV647Yv4W+C6bfTV2yS8ul/cs5QQpba7zBJg5zXX3IC
dxuEyZ1A+tgAwecwkrI905CzL9AtB6RvpXMdc91w5MXeezwpprGcd3oare6VLXnHHg/Y0Ryvczxu
Mr/VxfqE0rOnaGOe1XzQ+ViAZAFbVw8lLDzONlCeh+bc/ovkHMdPHmKx3zVPxlSrbKxdb8MXOQ9k
1EFSlGnU2L7SHHdXrn+CdToWbXFztkxuSQdb58ZU0QTmVDZmIGV6NPUCWfKE49JAnUnWhAausgrp
hN1u/dVngBCOlW1C+4dxoG4uZ2DgPpqbDY6fftoYNjBFCwXhwpSdHHvryAVU5xTLnXAn11F0Klpq
5xFlsJsU/Rm/JTn0b+ahVOKxP0nz+kdiQpApmsqlZ/pUuIbtx/ypRFarGulBmHiOCpqxt8jxYmZI
YTJLryvJBM7efRT2BenV8WFVE5M5bnRil6lkuAm/NvwXkmDuGpzWpgQxdmmoc+Bk0gtgBrav3501
zBM9owkZ8BblYqq9xE31zffp1l/oD/+WVwcFxq6AsHV7BxnH6SkzNNeTPt5qsGVQKcNywBeyAlNI
MuP/FGo2RNb1nKstI3lm3gVavPgRVgQQSX4HR6zLsJgUFfINUhn/tyCKP31VPwmnhu2D64bJ6IAR
WPNc17/s1lN8/oDC8Zi6y4LPFeOXNvABhNR8RmRaerSAQ6th20JQlWAt7jjWS3dnbUJKJBTcoZxK
ajLjs9Sx3YcX8i7Szu4IDj7CujlhJIRG9LJ0pH11j0eo5JW03iy9qjKK9zblYlPL4UzLoUeNqa4O
0A+NPahnRDZZ6iwygRfvn+U3o4HUtC+zDjZyeMpWzMpqjRomWBv09n7qR7Q13jya6k2paHnzDuYM
NKzGIey7nDXfhF4ZpNFl9z+IQDJWu9tjgoj8yXPmxNF7hVgp7NvO+5oa2KO4DHosfXTxgRaBBzS5
b7vB9mpN/kj52WnWJrHJjv06/cfvHniw+iQALApqGHE96vIBZIILrEUFaTmeD1fHcI52pUyQV8eS
LZreTzeXAyBo1ZnoKz5chWLQkMJ/5nciTNsYEsP00bP+YTp/8P62Et11tduX7S2Ws2jS+loA5nKl
eZNocIzSLtw1WmHlK1GNkV6+3KGiV60+sQBwXFEtOUCBoYla6Bx5k06oave+QJ3DzGwde8CtFrJy
ycS1zsj3VCISB4GPuNIhG6dK56f0ygDEkC5+9OtBOyOCYxV1UvRcCZN50HFh8U1V1ArhFchtUw/B
Z+OEpbX51pxSoi/rVXG9b30BNyW6Kqna4zcytFdTnFUAi9VziFiGyIQ9u3nlhfXng7fOb16ybJGJ
AXrDMjrB7XWPmdf/PkgSrijwEBxrbxlmxJQ/HXr4z0/+u7IYRhJs3jZDcL8YNvvjq5eH0nAaZQ+m
w8bbKigyHyU4PDUeOMNOjwcAs0lOfS9UQuD8iDsqL1sepDxl41D9vzpp5DwWx5TCMZR0ga6edMZ6
O3wEQcIkGRGhwWrbkv6pgoEUX61oLxEKA7WLqDJerwnwbTZdlT7zRzgAQJUhdygC+qfCoYA/zqQ6
+tSk4lwAQf3Q+xCszeL7DoyVLbSyoyhmy0CwZe8OV44CkglH+WAtVLbkXvIRq2MhexQc3JfVdoaY
6hs6TAj4OQc34Hik4AnPeSEu2pyvLLoWO861eh1/pKFMXq4bx/1+z8CVWcmQj36SUbLwVMjpJVU8
8gwudo7bbAgNfq4UscbKkXgW8MeSpRixzBQM1GqWeWhH4lAZoyt3X8S+2WpVmpwsO8oHPEn34FsL
xyIiMhsEsYnmiGkS1dHBKsP85PEfFMLLw5z7pkEY4UrWOBYho39NSdOjNEig+lLd2qD4XhpbRbSh
HPJJsococcQzhLpyTL0oo7tL2+tMhvb8SqWkuRN9JCRQ97NUm6zRzx2y7QOBEDA23fy9B8He+CKR
mdX0HaM/dJhLGtsg1osJnjEfHHOxBuA35kBB7X8dh/BxXbdy+B9luLHO4d7FUGzfXm7gilEoRy6m
6o1ykdArgWVUej+QOaw3NzeI6tJB8d1n+xtfbXgkjys6Dotuww0TBFI1ozLX/5/NazazwMfozN4C
SUPyzd7e3SSgNUBFXPGKY/dEN99W+fEE2XZX3z6Q1PyA9KNXoDWN2+ztC4asE5Ve8ix+6n1z5dQF
c78kMRx8d/6u+THv4IS9foKZU2nYLVed4C040+zzwQRl9jftDIKVEhXn0fwFZ6nHy86CSkUd5+dJ
ghcPIQ2D+/RchHCKacsgjje4ya7TtIDT/iYKRIeEq6z7j4ZtIguOE4ZjM9jQ0VLqgXAcXgmmogN3
SfaVrtBjuPD6QMh2hYatDzs5+7im0YmTdyLZdqpj8wp/qBbiXRmkVc7FmZqc85DdvLIZ/WpLt+IJ
e9Oz1JbUgT7XydQ598nhT1Hp0/9nNZ5zKYxHaNXliHftMgifkIl1JgPFKitKc52SZt+B2D2wAlfL
H2SxnufU06Cp3dtGj7GQwja8WUmLGEhL26DNhn2z0KYOMCciedSP8PpQrAIvbp6WWpElXKtnhal0
xgy+XNpHXK2b0g4oewcNZrOZ/B9M4hI3kp6NHQAcRK1eBpXB7+O4awQfKyAQ/W2ulrYeyVUA1RO8
Q1pi+jxEU25K+f5fX/AJJHasMqJ2koKPfhlOgob7uneMxKPaBf6BCIq4JwWyBVOOXNd+s+lQvIWs
jomdxs9wvhhw5ZUzO+BfpomxuI7rjnbwAr4tiJSfxkyply4RNNDRtU615MF8vKkSznodajYDtzEL
8LybPVJLl/10H6q5uz+upKQ+DuFDDuGaGG3J03wrwGRWRm/FLMkvl/fdyT0uf2IZ6rDVxfK93XXr
UsW+8aFHf2iFkZmB4gwI/ayk8AE2yG27TIp1W4QpnqQ7keY4yv20k+KQ5Qk0pk5G3B9LC63orb+a
uXVpklF7GivZ+4A+SgxZ9mtuMq85OqM/IlcWDl6koeEPD8dDiilYhmCFOEjHG2g7vX0hrcTwzwNO
bW2MFi58QwFGBH75M3YCbJq/7kXt2mA1sPnjhxgg5oi80iFDJsB7moXGP2tg4H9n7artYUpv7QGE
IG6zgP52owLJMZVPgSmCIe3hvv2UtjoFYBff1aKeazctQVRfX72ljL/hMXcE78Un4kqKta+ji+rb
3s9RLbEooOBRor9d4MTQogaGTyowVa5uF9ONhh/xf8fmDb927zXf1xeC34lAlHy1KMIwIRj9BWpa
3c45IwQnuj75EBJyPtMJFPmpXCTLc8PChUBroIeUn7ABAoaWbLnaSKc/3dQIjRv+6Aftsp6j+YIP
H0ri+0KSOrbgYqZz27pFnSie9a7r9Ttm0Jq4UR/iCs/qLDt97J8YP0gMhhT6lI8eZOhKy7+gp2fA
5w0ivzIl3dCC8vbYJuivm84Ppie5ko12qONOrPBgulrUvj9MP2vZvPuo/H9YijBOm86XtEqfXXv2
rmQCY0VKppHqccsR3VozS3hIkzbG2S2rWJWXfi2evHjwM5jRZuobpHeudrpkIe3KLz5q3Af9cH2r
OqlZzuF2Bf2j8GMze8QswbNa7chsUp+S+ISDSiqVx+s1K+jt5eti8Ue7HrdD3zxR3Q+/PS6wmx9N
3vfm/447bggcPUUisY4tj0bEp29ml1G4n9fiJprO4QcJKofhHKqGW6aVasp47tNnqN7JhRSIVk+7
HocODY2twpd56jVODHGYfL8G+k7mVFVQeTrgLf1uay7frzG835ugXmpmjKmxoDT86BnceXG3qFw9
Iywt4xvoDI4TNyO40HQC8jUmumuxyCPaRTgWsBbbAStZgGZvhsJqjteyeLuhSolbExqsAI8tjoON
4A/+y/ysd5tuYBP8ZVRy8zULQBONHlIra0EKmjMLkEXFq7wlP5ZTsQrf0G5gjMivbfhDCmsn8OeO
6yw+PhoTTvybwt8bkuZoW8+LVm8h+s43PBOSF4n7Ehco+F1w1gsxjt7LZcnWBuUzg7/fHZ8q1pHf
7syHG0/mMCOJc8vJkO/1OLunbF+wKGTY8+1Of9XDnLWudkNhpbmG9JM1oSUFC5SMgootY88e3tpe
HpjqHmSGizrRoVSvNc54jZxd4+6197sS0S5VSBOTRaDTCE+iR0nc3wIjr0zHAw/svQMkbXC8ImBr
rbmcJ5zWJRk4LWIlRSuOOXXJGtsaohTclidAE40l2lCdrdiYyas1/+uEcHrP7lofIxf25k6xLQAv
p9wCiw3jZVpGdTYtEYEMeZmpbnCgFwHHcM0yKcdMm7p9Y8QZTEA+k2J2A8wjXm9WbxLa6mK6iwYV
g8Wx7YnoLfGqJ/2wzlK5XuaFU6QMlB476cmCqECaproiaFBO4Q8ZtpcuQIz1i41XJZ8n5BKOLh3z
O0oT77sl/n7Jq95C7Ca3WjcRXKouAIMsK39+llM30HLi+uQNWkXQnct+Mjod1BwAzWxU7uOrpx4X
6Uinjq1LZ5FgQH6PDjLkxjWa/jlTnoA0smAMcKPmK19h7eCQDZbYbRMpUQTMzBSoGfMv8gTZzUqW
EkbGY7+YWMqPJOuOcK5CzOj0ZBIyOuV45ROI4Fsm58IW9UVnqrUR9AUmcHswQeAcO/HnzTOCtgNm
KWFp/dYof7pXzO5pSt2bPKHZ0vNJ93D1J08YKIhx5cIIY5P3n0N6x34uwGELmNnYjD9vYVr78ilu
jMWOYRvGUBwLeJVi9H+7wErAAqJyXJLyB8ChDl1JgDuNXThODufVKgRzaeXJyM9QQRtXyD2LKc4f
q++BePU1y82Nh0pCdb6wp+4F12qQi91IenFVP1gn3W4y9m3v1oOtbGZLv4h/gVyIlqK//FVnpLy2
ntfDWfEz5LGGLHclrMyrvI7R5eQGs2y9cFEdd+8AjijLdLJzyRQptR8kU9yg6CI1xVM2elcFcvnV
jbGq7vjHq0uOjmdYwfrDWgC67rVtxvYTjlM4V8qSlvN7/crtbR2UL7/I3EkleK7ljtd4NeyaXkys
UuqfKWXEdFu0/HSLyN1hCMyHDW8H8W098eaf36qxPNt+9d1zgpH6sWEkBXkK7xqAyyG15kS7SscD
COg4keX6eWi/pa6gni7r+Ocy20c0cqNnxv7yqsbbQIq9thJBrev3oUgsvpReDRSZ3F03syrBA3hM
g6WSHerlRpS+CmZcHdVhZC4blEgGK3CGFGx5GheWGsFadX5J3Xy4276Pncqvclcd2FJODoUrpb0v
Ai7NNASo4V/hKs68scP7MOM4Hbag1AISktOjRlmn8eNlWgS5X1Bvj0qe4ykrC5AjGhYKAyiULo03
1nGh90xdY2bjxCcnAkWilQgC+C/QIvwfkYWIwQ75T1GEjjxZnh+bY1QJ/QbgcAxNsObgi9ytQD8T
DpT3d7r9UdsR54BUNru7EwYQWgAYtsvJrTCWV0z/E0qpZ6ljlYmbSTnrbcaA8KPmeof8n3rSbfI8
0jogwAuBAPjI+kDOvQMgMkH9/zsJj1QfYvR9vfEVFx7PIK1NyL6goZCCikrQLnO+Nke92sZYjp+G
LKwtkAEoi1RUXCFbebmmnYLnRW15yk4im3RBTY3i0oqz3bfRpL2sdYXeYHDp7pYjUC9T0HRge9xZ
DWc1UGhnIDzf6Fr8i90AJjSl+Z0FJVumVvpumbDjkXtVjaOnq354ZY0aFIuHMi2aVdGdWK5FdBpr
XwqCPliAwcUO2VxbEU2Z1AaCOtHShoqV2cWy8Orglrd1Alz3zEVKj4qzgM/6qjZZY3RfblzT2dR1
6841eFJQiXFTBeyOgxQzHHGoEvp3uQNuMeSPiyW5kDN4DU7ePU/lCW9Lbu0bUYa7WU5R66XKgTQf
ZS3615yWFJ4RcsFWgyrTOVAZSuKXvDTgga+NRk+JktcHIISvRhoWOFNHM73T6BbeSRMrvL52iR72
3IyNOVjitAI70ryOVb+ovvDVnCOQA59vyQmTwRrPk2QxEU5wFpHZKwLDwayjbwnCcmf6ydhTn96J
N/BvlLrqFDsLlO2qwOsmkZtVMhx5XNcqhuKxY0SP9cQIKJ0pFlAewCFqnokdHReiqN+WylgYjr9S
JdR8GY3lxhAqSlVSywbSRUldyGphBNhoEIizV5LQa9v9bTiGlPNee5bOmlUCzMiohDRrvxn41TkH
yR7Bu/Ybavxi7Rra6XnJP/yTf87ipAxgGK3y2Jjc2YPI1PmNYl7bP7KibMCIE977pZyhSg8nnK3T
YcMEdsJ5i1Mbbp7D+IZjqIOFHUSrMun1T+6Cik21i2ZK6nGS/LsZQqEiyQsaoCXl1Ac3xd+6M10y
R34+1anWaN+BVA45y7E1Hdecu4ny3SKF62JMRw/iapVMRGO2jgJ4oC1Xfd8cNTpuMGeWLELVJD7I
wmJtV0hfnDdjdzSaSjLaH7iL3i39i7YvZ3IJqGHth3P76+i+XNnaO3KvS8Ln+1bbLue4kaSsSuN2
/eurxxPIaOrGEmbujdBh1YyTdMAXtfb/sLPZFwZpg6aeFjBkBE53k9r35ThE35WvZzWJogwSNNUC
tvPmTJOJthzpNUgUHizuZgHRDcRPNcpKIJ5VpG6oQZkhykLl+MWE+PkzqwFv3sZ1kQOHlUlS2ocj
was0VxQJjnNfu3AoZOmerVBOuSXGaIGmbhlv1LVD9ufRmZjp57oU3eiBCrDCn8CJt8Ux0QvZSGej
3vN24OlUVNMyE2T7QovwqGMlPrxVVsHWKG0D/vCvrg9Isap9Oh83SIqCalmZ8E4Ac+V2Uil5Fc8C
dDWXLDSbIGeNauGu2Dhqn2FW/8J1sWae1Z4iBKdpKgvPuZoHPjK/RCoEnp+vTPeFcWkxQXUmCLnl
dvWLloLtQhwe5uKHpI3PWCXxVDX278jSH1gb3RxolnGvABDenCSyyAANDDD1gKOnkJCvfEBewAxq
oX6bOuBjZnjIpVTHX3Xm8SohKOovdLAt62LM7NtjHFuIw2VJCYgSJBxrqzDPg6VzOztie9bibJ3B
IxWaoYTAS/1MiOofMx7SWsZ66fQIUMN6JLWC+46xolwGvbNy56pfreim/6YT1qj+AceSlJvjIuif
c2bTGSIXL0D9cmWdSHLnv9rgUrYUbzBax9CR3bxRnGDYT9OSO0qe3G4YX3w91ID2a4uOBfWlVEOp
KYesET833upRmFGn4ofqSf832HGylAMpEYJAfBu6XGVf04vED9XTyWWhxsfORiP8KeeAEVFsp1DE
fPmKEbdsh7NxvzGAVTM+OAhNkzPHid1s/q/GqUh+zA6hkChQ2poJmtogZvqlUwo70JgIFeCZQIj+
Yh4dS4C10IpGblvXHdLPVgssmbDbmRMYVoLrSubQf7+rqi+dQD0lJ27giRZLg7LnniinyldOo2QQ
vQRmE/zb5Uv5KN8wNlb+i59gK8V3uWtKHpiF4IryG/1P2ChTcgXBO9lemuhP8aYfn3wEVFVRlTW5
cibfSPq2HI897ZL/aqqjaWKOMMjmXVtqXd/ihepO00Exo71siK4Az5Hm9z2LRxtTpHNCutFdFS2v
1EmhskPhzQ7xbVnVs8weji+4xaVd73jZ5frVc56QptS6vQJI6helOtxq/Gwi7wlBKtk6waoVAr89
9zAOpPPN/aH/XJoLQzgPC3ZCMtv8Ce9PjVVesrQIvDFhE+4IoW8lf9M+7Vlb9svMS6IGPbzWAfho
EyOUYGjcRPlQuxKsMrZjLKxzKkAQnzNWUXiJYUlthSY2zGSSlni85xDHWcOYrVEJ0Y6v0emNv0BZ
OpTy/2uMC+IYD3YJcDRq/FeUN4nCeCFu8oozW6Me+xdX2znhJUXkwwp0KfVxviz21jqKGgev7RWs
dZl8Ykju5IAUB/vu63WLWIaYW6awZvVgWJhv5HDV2I8f2hGBGwVvLgb6nbWXFfcxQDvWYneiD8er
sD2Or5YbQFuVykMo03jQDHQnWFiyAD8P4VB1th6u/ILEakrm6GnqnEvYQ+I5iTaLgUrPjIASfF9/
UxXuRr6II3APvVy3oakNJWJ/oDWjo70Lo6wU6dqqtas+P+Ukom39CDaP5FkcK41xwROAOEShWfsW
KYeeenpmta0Pw0m9GD8VsgTUPT1DtM0VOac1Y5SIzDBmbiqeVCSX6sOsOmdHEJrNNqFKPLUUAVaJ
5jzZQrGc7RXDZtUE9XhpsJWvOGJX53nW9+Id7K37Qx+IlDhmh7eHQjOwEaE78fablKe7nJ0OsM7M
nyk+Vu0kvI/RedLADzpeLH4k5eudz3WF+7JUsTt4Dd1bcUHfHcuvlqel0T0IukrTvDH3dxJ/pvyg
GMlKuykY4pSHwqcyRlH69PLL3/1G69UbLsVUudesqlkQ+hg/kMuKH1OpSy0OvHioLtjgPnSn+vvl
mgWmliWOk2D7pfjD8K/toVJ6trSMA6BqJNyskXYn4WNgAyADgQm5AfaIN46krD7XkzZ8mUcitrwx
7usQm8H+b6O0XsDmrZpCIo5zY6gfjcoed821+lft7FtZWxlNTQgIa1dZSye9VgLRQPYSVA9he3Zh
skQnq9YR4cKCbgSrcePJ6+qr03FjDenNGeBc5+K99bDz/GdsE19AcDTwBVKzekNqNvdyuwU1cQUO
enUKsVQQv0VTAoTvc5eE0NNqwfPlBoNZ+qkdKW0oq/TXRgjmx73nIpgPc/6o8plXb9wD4/ZcKOb+
OMOLsvYVAwvbHDZLOHnueowkxZm0fpqgfJ1A9Kui1H1nahrpP1GY9KS1rnEXlLd6Eq9P4E0QCbEI
BoFOylQVztKS86p5Vz5wvIRXGgqjB/gOWtVcy+oNRwO/mEO6oDeUnbLjTT2paK5FTTeXFqo/x7dZ
Y2/4fxTvk6Otac8qI+fjqBZ/uz8rGjvkbySi6UEMMHEVRtpHa2OSIKZjxIGTW4ASc6i0N5AD7jsA
DmOWI25BQZc9LJ5rCMdeAyQKrWa+SGFVvSIJcG5z6b8A0Uk/pGhT/tPjQ2jyl3A40RXza86kejel
bFdcvPZ6u1XvyfsWM7hBpYHgUxIr2MHCsse1U/fpNHTGqMAyJbu9iRUmy5SGIDUCCdl7BIDEmtDk
nsxgW6auwVMt1iBpdxjvQL0tB9eJX33FAk2OsoujzsOxThN14SJmhujiP3NMRVwVFJG7z2FFPxJG
JwAzj5Cnlk35nwSH1wyiKWIw1B5Dnqr0kk+dspwqZYQ1AHEoAyvPtRU/PHdBkgwbhTNtAApuuvVl
lULoLnYUUCQf+nIUbbDPYRwEOFkyPMBe3sKTXXYZNTwGPabUVFq+mMzEMvUGn9UlwesjBzte4Za9
hYHNK2b2PWf4a+O8MNrEzQMKgBvzGEv5q/eJVJl3VK1aeerzj1LzMJNkj4w25BH+iSIni2fhj1uJ
tSQW3Txqw8Sig1dujBaH6QNb5gkvvtjjbGW3hIlb/xwxqjE6lUrplJDQH8tX6zyCTO4xXPATtK6g
ycXHRKfjOW1qLFZPFhd6QpSjtg5ChjwMWaKBPVhUd/ns2R3H3ZgBazg5q7omNE6Wnn+tyqOXwMv7
yeqlYsASQJ4B8vVHRE7Cx8OZQN8ygq/kI6VZVsB9vivkVH5bRIis4BhMQJ9QpE9m9SD5nTtLWhrP
itnnsod7+NlAMyGwFPmAnqI279tg492VnmjcBpqgArPTC1kNvI7IvAFp5fJ0hwRon2JkMWQYov7l
3+j62ZwKmooYxPgNL3Kisq1icEGTahVTxzs+wqAm4P+/ufSnn4H6c/MEaau5Qy7DYu1R9y9m9/ka
FEh48b06h340V+whm+65+EhywsHFVyLDSeMRsYMOalJnbnj1nb5x+BXg3NkXrdVIVXXjeEX2XpI4
xW+QQcWD1OLqcSr8dBPm+3yuJTY+KQIIq3rFNjQqHGx9axUHz7CItzUcFfLh4PfX7k+X0ooXkQrp
ug4AppVgB4/DEsrXLQb7N06H1BlW5rBN+QzVyuYW7tpsyoe55ibjg7ZdUpIHBhlS/AdHUjrtcIPV
gBnFWV7xhi9YNgnQxe6RxFXHvp6Oz/J2F5jI0bb9euLpk12A8K+fiUaCzHzQwAqG0hefcOBNQvKi
ttLI8rZscvuxd43yn38tAOQLwf/K0C4kTrxtzrMNuzlEDENx3Xw3jjDPPlbB8KXCzSnFERaqIokP
msleRWbnLEmjobBf0xfXf+2WdXcL2GD83fxC63zGhp+kiWo+ociQ4bGIt7iKrtLggCU6FqqfuSG0
dwwNXSW26MGyb9E+NTyARGzY6oyW8csiyF8GkRtzdYfLx4NHGjsTRjY4IJL4TvvTHpax+3LN5YFR
6grbvsgnHyqFWbV8hYn1RYztHfgEP7qlfKfGd5eU2MeLHGXWWJWJ+miu5zCXSPUY40Dul9dcpE92
tsKU7CDkHpyWitSsQewHOeQNN9JW7WS6N69bgK7vCzcMNXCQCSnKUJicBfdDa3JeajZDN94slPZi
vO2gyO6ThSuM1dMLHbUHwMYS7cB7LjhNp9RhKLFYhgnBoKj/PBvbUP4jY8W65D0ahIxrL7JCA7bV
jFgoSxRLFut1wSO+w7kF9sryAvAeZVzj5bbLIEiU64M/pQykkkHnFNMjoC7EJJYYxH7th2jddiid
Be3P4qCY95DDrgiH5x3zQngXlnk6ZXHFANwc69S+OGkU1ZlilPg/7oVdsbUDLO1obb9tMFO19Qim
Rt8kEBGCMzEvx1enD3Bx2I1i8HzZ/qQa0dmBaLT+arZXNeBRiDoX0H9A24jHRe0Jvf7lSdb9PI68
7bMW2+kRtlY3v8CL1vPSi0vh1zGueSuVNtgVjPvr7r9vTb4uwcz+19fq6IZ0PxwXZvL6KtnrP2Kk
+AePYZrqNAcVS0gcimBKR0XOakHLUbnaT4vixswUmqLJijPgmusQzWuSKhwOqVfokq4B0vY7/Vx7
EgrX9UwZuT+FFQhzc5ZFLgK5FtxTiT8JE0bShmIAlC3DIH6rdgixwVHciXwUDxmp8RieJUFJ2yzX
2xvjuxmS9qlgsuMDiVysqo5ikO0dWMIO3QAI3ESQEFy8PnI6E0kxnIyBbQnRyflP8OBZ7u0jDoai
mt5TtHZpGZgWGE3QfMhlhszBSeHf78GN4+EucuEbXryLKmcHVGFhhlPNaV34QDkPG2hNZ9hdgYZj
rC91UNVH48lymMEtt3pK7wmpq/lTZ3cuBYXyl1a8tP+frCv8NoeMh1+CBUASoV4tL4mx6RJ0jABd
zb1RUDHreoPhcPl4mx42jOWHO1z+pDViRPY2NtUmpX7B746xcVb0uYpn+LdVmw/gRTBfIXRMTJGd
I1B0CH4X7UkkMJQRTvzkfalmJ+goMu/eWsg9hvEgpOACAVDIW7lJWcBJTxmQtYhCKw1vilZfeTFj
DAXo5nXbuMOHXEcIda1njux7w5/LpzDevF2EDLOqsulTg819l6PFo4pJg33EXfOG2N4bgy1LqCKW
N5htQp4KHPAdh2BMnimiZQ6d/ysV6xlswUcX2bOKKTLXUCmnmNLBCWZsfRDmOgcxmVmOU2Vwrz+p
RXHIqY2usRKkYiIp/m9235NjzWTvyevvWR4MDmV6zojBvrjYAYIO6DsRjCe/gR+LeNpLZLhh5QVL
FfHG+GIjIvooC+20xbeHoi3Wbpqc4zTSmD2C06vr8U/FpZPG6MJY7s0Sbc7D5Dn4Cxfk+wcCLLwy
/TiYGOT5uoOdG5UP8gVARX1XVdz+jA15UnTJFXX/AlJ++ge2JAj9TjjK3J7w8IdwPmEffMbZjvjj
HjuY7pDrgkyw57FP+ZLOH4fHa9dcUio/acdeGfzuiTMFWRmGJ3rwamNxBArdX2HX+F3TSFYIkZfX
umhHup/ndr0Kv1g4UmQfXhdTEsMPySLYAKDLAmBtlN+FP566Lw9WsFh1+UMBirPOuMrKZ3CjdFZO
UL2u2gL6TuVm7gYgtBosdeavTsty2Cn8oCW+WQZ3tV6xnLXnmNjyZhipTTANX/dhe2O073muqziL
dq195oTyBdc5vFMTKG/YDWs2BOZmU2KzTRm8v49LgIMqti7jItx25efMd/jY9AyXTuhrTebuMlxL
ty9dBoJayTa+H7mJd7Evk5UIQh2JHVDJNad+BtnwwijBtQWwkoigdOuTjICJoiDrz2cbSJyTphTu
p0woEWmV7Zf1TarJv4ziHlf4B/FCiwGjRg+++F8+QoG8tOKrckfRrhXzJ7xJY7XjEiRz0IfTrsyv
J3zNvgJfrjw6LGca/Q49L7vXeV/HJZZXWTbYXQLcSrR4FKboD5ob8HujdgiUw/CPYmwznCJJoqyS
uyfVg4oCDgdPoJ35E+FYv6Q1yiQyYy48ooiHYZ1+7SdybSvcTbilvpAATrdkcMJ+dM5zuXw42ADq
IwOqnqsSP+JNpF/RzKTuunw0jx3ZcWxNXly1NeTb5Yua3oyYC0dqJXmy8yAKFI0ex/yf6cS44Hf+
Ekh/MbexuMcrnETaOXARx2K0iWYeM3UxmFkjcsw4l3HIvgnJ2SRneh2QOwE4qNdYSqMlF3EvuZAE
o5BBqywKiM+a29yJjnwdZrcyR/GKy+vDuYle9D47ERqgugftcruA+ku1prfEQHF2vp6tXbovv2e4
tLFcE2u2ZJMxULB2CAaI79Nbaq82Z2wOYdQJ4OCVGevo2z0qvcEbFAMta5u2TUthZyeLMP1At63o
Uy3tk/MDN/JgOlOX1YoWo6Tiquk1p5+KboB5Ob2tKnPb4OIzjTaPdY2M6ZQDVNH2IPukDWKihpKo
NoMXtFOpvQEvJwpdSIX1jjNmv2hHyusXSScsrOb+dt+bMa1ctxf0g7kudZ+lfX1TuwYERsH9BPri
0aN9QmVHYu0Z2bkUw32yR8OPfI2Nkzw1rP9EGeMofg4oQe+xgF7EIK6bIhzWzs5eJceThhfExAb8
b90LImMTIHlNeZmC1B6bfXjFLJSJfTG4NPB0hvWxM6a4jamCP5AOLnGq/cp5Lxw0TORYJsnwzSNc
SCf8McMhqDHyzhK34ZTOU8KJ4KWLgb6tz7xbRzMarYHS4JWB/BI/ZqEa3ZFnRyNXRnCL06cwVBYW
oZz3tO4AeEG1LTya8b3f8MHE6IDBINLhhEv+3rRel2w4jaEjv4ZUpUFsV1Q9wHyhiAf29ReGI802
wUQqI8JY0IqZ0t0FhA0QuG0A480E30yo4C++dBcKg9d4ch8LggMnMAgyn+DyZFYD9+XsFY4SFpv0
NSKgjNUmRIpcIK2O5Zf7w4wMdva6+E4vm2CRraM8NEalcfvZ+a/DtxiMyZrOdCzpdm0K/xLUZwsp
l6etnQcFjWfYpHf2Z8qLRxbHhwhNY1k2ifO/Z0EHxb+sPQ7T+rRP3OU4ZODlNR1BdPI4tl1Lzc/v
WfVpbBCX4kBy/LZBEjciMEFLCvjTexaWM7W+icefQHvFNu/2POG71plsKLL+R7SXe7SgAuJ7Vdw7
FYCsHOJXTd3YuNB/A3Om7R97T4daAVP7OmCyLqT2auSxYRGzt27di01MiyoAj1AGsIHGZTEFa5xL
SI+7DxE19Ztzx5Q3ZVKo349b/SaDCbbJyk2+CdEDwYL7uhHsj4YP8e4pTGXKGXVsztSey2Qm4FR4
qHMFnMyPMxV1eQBykDEdl1LYhGobpn52393+y0n3LaEnv5vI05rpGXdhp7pojwVyX5o58L46xpSS
3Eg9BGyI74KJcntnnoP5dtArAeCWxJM3b2mUYtp49mtgOudFldtbT1xz5yoYrTl5tda6qjcw8MyU
oavpu+0Jza7/aIV0BwoNgMpztk/ygxiXeibKahyGekDTfQF1ygoyLnUDAbB3qjy74e9UeFHbGgED
X1acMWRG7TqBm7iLlh7sfozhth1GL1+j0qtndU+qTcMcqUp5ZeJkSfrMdMFKbpWR4dlZPbCamF9P
E6lf331E7/K8v+uOrtOZsMMkVV7rthgNi3gNm5SVBxanh7lHNA/FQVHZj76+GohR97BE4DwzvAxv
/uiW9MynQkn+KpGmiUoi1CD9iFmDZPXxTBaY/N8vfvHHaxjP/EAvNn/rVkJ9sBZTaQFNU4rFW7nk
4qoWZpmsZp3mbr7hKLe3xXbRIIxtBbY++v/FqjJSsw6z00p16XK1KQeq+Q7FLPxTrsw14Ypql7hk
Ef8mtOjOJwICAQLXuA2MoTFUoNgl2kmEJb0cT/m6eEwmW6waUSOOVxI6OCmRi6lURIc6yhcVG8xo
gLVN4B5OFHHaf4Xgg18WAhxrTDumVIaJ/KgiVOEFmg453W2syQD1yiuRQ4QfFjD8r2/Of2NXF0Pq
aEJe+1LwMnTHBilD3JBfAUQ+ztPBd4skViTTKi7AURvV5gyJTOEvaeafWzRzepCe0Wdk+h7Wd5UR
UXNVoVJ0hFgN25pYX2VkJH1GxCbMrNg+rQCoQ6VXbf6pIrY3ehm+edRpigeyAd6Xo+rHD0fArEcY
WgM8uUqNzmesqgRxGc517yB7Mj7zZG0fPkAwY55/8Guu4CpgoiMtZFP3eO+IvIYV5IHmNiva8tLz
thDkMc6f4kwT7WN2Wb60Jq94CzQ1ztuaKwUn02mxJhZ4p0dY+ncOewqh/LpIISyhq8ebsoiFe1IC
ahFnZ3Ghob5D3wFeJ8RIOmXpm3CEspJc5y1EreKp4M8+h5WprwfgVpz6ryWxShkiLN2EkpM0W8Ct
nKLAKcwd5cMBeukSO8tfdirVeVK2PhigfshI5PoFlTvhJj3esh3wWcg7DXMX9GE1n/w6R0+ziUXF
T3tSNlc436yizpO1fXplG8zgG0IFUPsr83/OXnH/zrGyxqLe28x83pxTFyZJC44Q9UkhXwBYzp0a
qkSyOJLzkktW8pwg7YtNarzvXMmAQVbXCASFv5DVMqAtyQ/j9/hITbSOR1uDbB48qGQR4pcbuxeK
v+nN9Yu9bxg1KDGZZKjJ1TxEl8Ax+QpYsTU4Ty4DFi1wYb3/ShjaLM/4CzFMcNL6jxwRCOdW0Oh8
tM1fwPKGJZmtn/9942IJAVdaikUAmPII8tera6cMxR8t+d4vS+c8VQzWIDUBUYZYtIU7KqVM6jng
0GfjrA3hnpqeX5SoSv8hHnpV1jd1JNjqAHGsXURwklLdfwY5AnPREnumx84yPwq8pvYwWFa0e3B9
zsvfrAofABSumQzWE3tn7lM9l2ZSNk1Q6mPD1v2ocT76dG8DzcMchEB9wF4jGKuGdOyFkE2xVsjc
jrw1zQodATMCJ46QyxlTzdFmzU0DZZoIH+TrVIBhlBtDdcP7MSj1XqZn7kl8Zqx5zUKbRCRB5Bv8
WLTAzWhfe2txoRmSf4ZyjrxWdtcoYhHZ3DF9IM8eYeztUV765hDwuSd2nnVAKQcAx1Au4jd0lOkt
wT9Avvyr6IPxramntQwr3rIBDtXxz9IIAs+WVixFtVWVeXxiR2HLBcaciOh1kSnFNGMUEmOxNa9n
Guo3mYEjnvpRt15r7zTa3hJ6TJhr8JA9zKRpBpDo04/zoL6JFkbANAEIO6BFw+ZCYp9xUN9yOy3D
IXH0SG7ductfGoy1IdhVjcKwntFA+Ni+FYqY/UnG+pXTVQayk+u8lsmmJzzya3dXumPEmojTvguW
/l0G3G6Mpf/a2H4h4IlFEmK0VbIlNtQSjTJOhM0aNVY+NqgmMOAqTMuGbzAqy4SKVe4EycypQDUZ
UHZq1+cRoxzBrbU8kwYIAYMVg8BLxge+ijUEwnUaDNmzP3Md/MpLI2m8KySzDGaLVzxLZJL/zRje
2sleY+zbFBCnqk9OT6QPLbjJPqrug9NzHb4+sXFk7CDi5mrertV39AoQHVAF3/s2LKIH6wyMXSFe
DP+ZEw3ASsqeyULA0E1TxY+wyIe2CiI8w2ofOH2uanuxGZihfUObhrLkE1Aidr2gjE9JYM5TOmzI
dXEUjMTrQObWf0tXi0Pk/UEr7PiaGr4FNtcwmkRt32IbqWBhWjoSO9XMSy6F91FPHtERChDcUnGe
n3WehZz9G4sz3oRwN9zdZErmketCJfBsSLdsLWBW7fB8xP1EOnZH/1GrELMpA/bcAFcWyoGflkZL
JPlrGlVZtCi+LBEJYsTIP9Pb2hKuI8YZzrusNEWlY3d73yoA6DQ390URwrIgJ8XwMe/LLix25JSG
Q2Y9ya1b5DQ7NPQ2iJToV3NbdTOUJuQ2UlvszQnhmG1qpD4/nx3+FfTRwLTUlowO6mfLAKhJJ+sZ
znej9bOeuh+CRXdreG+NG8HZf52G4R5crn2StDetG/MTwB3Te+JzCXeKtIFPARV88bDlFZzC8ImI
RcBINb9nvitqBALk19ZB7EcC+7O+mUaqQA/CMONarTcGUlsoWHMHJB1B+yijNuCqk3/8gRsjz6+K
wSqPcSkLWD5IZ+ff9d1K1QRaCm6p2aWtEjqVJApPh1O1VKEMeOQ62lSOsxQg6CJbLlMLZgPUHDS9
hjwncWaSWqsX9fOyY4J7lHtyUFy14vq1iChZlgCus4vT9yVkF3szH2Ps8DqZ4zUCYYygS+YpNvoA
K+pP93LwgxEKjAig1CKHuP11v2o/ojxL7ZZO1MW1/a0wUJnTx4zQGhyUJWrqc7gFwXpO30530tOJ
QFCc4BrD/07eFxn4nGa2PTuTLY2JtkCOL205bsmCkTX0BAW1cKAmq1lYGfUNuFrCDHqkt285uEPM
9PlOaeR8m4ZMXHj40OxPG3TOEtCUsNlWlFZcU5RfhnhqPhcfl2WNson/Gzq45Jpo7U7zF1Wslgii
y8ufqCpi7IeONXDqTJU2Ld49bnXSCSGkJ12HUbHmJuQ5e7X8Aok3gkAy3CbC4ZdQeWbb4AU99by9
I20agt5NffhvhB1GPl+H0MvBXMVMr4PuFCOGvpjFW1Lep1CD181JznqXcBQ5riFXGeJVT6wSr3rh
AIcRXDdIJZpYHHe0DkYfhtqRtMTCv6GKmolZ0sV6pPOEHDapeCcicbWi4ldzG1kTcGTpAvK+RYc3
z8O4b2ZudwjnIb3BiYA6uTeq4a5Bfg9S47n3lwgfrIElzQTXbLbV/pHr6zd1OfO/VkUfYAp21Bv/
SGxQEnFKhIMvSAF5iUQg8EjKV0TsrnUHvxIyRDEyULcuJgodiX8Jh0F1f07YCBjgJXKB8rfcfNBw
oft7ZdvULhGx18wX4zMAmNHYhI7+ChBcvylE0PEETWBdbDNcTmYq8bQ3117rld0eriTOhZ9zSalV
jJBPGpEQhA+wB9tHg/n92GQEvrz0R4w1PETa506+9nMvUPQ5trUHGS8q19aJnd4/Wlt68L1BcVAf
nnKl0roEhp28JINcmwTsBD4Avau84FSTtZEtz2HZYa52oAwab7hvRMmtdcO4BzjSqZ1afrqz5SBe
zxWtz6rTHtLMGHOLMkFvsgirlps6GpEK86qZhQW4iowGcYXCBO0nZxmQUtm3Lsyzwg/Ly05UeHtF
XypLoRTw3h/garKULnGngUWIKpXnouUH916Rklyoj1oJ7o4vE/271I+X5oLhbU9Rfb4vYj/2SFHi
rrLFvMU/5Rz8F/k2uWYhpmM50AqsNvdJGIPGJKyzGOJlXABBVk0FJ06g9aC70ZTF/rQ0KqThnNxK
zEI3rFed4BlS+2p+DvZAzUeah9FUpf8oDzukogCfDs64HNa1vgiujlonVpJ9fAcCcI1GGJCrmfwP
KYaTuSXyJyqqQn5ui/L0essP9xf17WMluFWiJpiP+adSD2E+BILR8F7/VGel/eo7StpSKn93KWNG
QiRTgtcva31E/r46wVNa7HYrTjXbiTA/wrVLaD8z3XE3uJncOHcZbjRzarSEp3ET5ypqS1D76L79
OtmnKRC9oOf8Xz2rsYxNNkD0mXf4871GGnUhKQKz6azQYpOvJuSTFZxDLuAUMjIHpZ+xInV757Wu
r7YegKFbL/SmIX4U19pCaFbUlDJnff2nKVzz2gtlfJvbiaiwt8qK9uK3ov71nrOWAdgO0gRAGFJV
u51zTuH3+ADg0bCCR8Ltonfrrml3rBdWCJNekEV5umDtLxYxMC8c+L3K2eZnhSO6hafGydWwJP00
5OP69Cn80z3a4z/agk3FZMe45G9AvD99lUcer0GMbFIIfCqljl5KBM6AiTyAKJaO05xxQn8Kyuht
g6ajzSv0A6aW8zBOuhVauGqhIX4JQGU+Wl66z4VYv3zdNeoTfk0lYpJtArJXxiF7egfvNwdxZEE1
QeEzcAX5v9dOdSXukIkiVULw7/D/Dv2cAjxb/OrU7tCH8X7zUvrWP82eOFJIbeAY1UlypA1Kl15H
xIx4UuwQ3EjuZsjsDWaAiCKiO0zBN/aVXBtdAy4/gD7jvP1Ea79KG1LpfG6IXjlsZoxOUZq5OzGk
bWzvo9mwafnO1azXatP0rOybmEP1zY1woaDus4yQ6lvY794mRA9EnDraabQoRWO4JzwkSlrgGwrB
HLjCmpTw9E+/evQxJRlHW2g+ycEPVlwvvN7/yRK2+PVdq5siHADADrNjPdVjNk/+o4J+yztGZykr
Kc0lkzjSB4HP+vFyIZn5RopFbW7EgK/hq/aM+2PpCJ3y+Z3CM7TjzvX1qWbyrHNdyXNZD6jJ8Xgk
9J1WVmzWGEajgnUjjWjYv8JLKFSc3/HB/2ZREHLBqtEfcex+4Ve1h1EPvgiHU6Gtf0aKqCNCiNoE
VWnAkP9xKKTTO/LE+dPrPxm/EGK608V1+Rmvz0nmgeYZ4Zfd38a75TNk84uATUfMh341AkB3MXff
i7hCWhCbpZ1LNX+/XUwHRLswnrOO6vVktwsiinw6e0WAQXY0r6zgyckuW5D7ocuaHqZPAlXR99M4
6u7X3lCF1EWp9l1aSfP7yVHPF4Rx1lyTjubk3NcQ6ylHmdh/ExdOVi28CgBaOyCGtQTgkFuAkjjn
8JaRdpKpx32vAelOULVq5Ji+DEO473ovvRfSF+mWAbWT3MpClm+LC83xKcxRAYP1NZD5VPv4jt5B
dhckWqfPZJdeqbWNAsvZKpb69DMWuAV8icgOy3a3OGQcwAxT/heldgUdyIn2BgMr3bzDiinqm5+/
tekUHXj19Caf2L/pP6POlqPcHHcTHwNO7BKbAVINv5NFkpfSE4T40UTPeJJgX/Arlx/RZp6Dllr9
T+n9y9IqJrbbLry4f7Qv+TSRmwhdxH+s9Nsl40YCYRpZqh306c97VzDpRu2glseOG6CWva/FqjvO
VnRmbRMKHZCiOBHNDbK3gYgcy1Cb+qKcv6bF/FKJ4XnAMRwoTQ9wcihGZkOkax96mRcKcXA/3LHS
ju56m/+oaDqI3KyWxbP/jLaUFzal/WoJ9MfH3ntVun6smxViSFsbFzFcmkCosjYUzxumeWfSSTLV
XAmFM/poXnGcXx3hlflKSnsaQHC94mLU7Yd0N2id9L727cBcKqHE3IngwDzhfOg9+Klc9/KPRU/c
9Cff4WX45tFm+Ju7QqUbSgOnpvJnrVX2A3TayoDC0bBxX0hBMYp7FvzQBgfzAAYZPPY16Uyt8LOk
T9tPasEhzH99s1vvu+TQ1hYJ+Og3uy6jY4SVo+5MoKHnq8kPfHRz1qPn7jU3SYVFtRp39ExCyHyE
ArQJqFz2DEe0fGbLlfYz3lalGV7nVq5w5PT3+TJfcnwuSe4JziZpl+qWiL/bqHXzIvj9lQ26oqnf
pIvuFOMt6N7m1OpWxDJKIwB4qgZ5gO9PoJ13xnk33QP3ykcJCxQarhzw9cmImBchxxJD9pbZ18eX
0G0rqoYcCOjcwF1INJg+mbXBm0xE384uVNS0pQCOQcAMotQv75wdojThibWVMEUvRqcdL95eYzFv
R/1PnzgAADW6jLnMOi1yIfQI1b6MbrRMNbi/8pEpM9T+zGZNpRFA392dY/s0IyOqdEHpqnvcI0+F
pjpUqgvBDnC1WX1vyZMo/OCod6mfbo+5IYdKFlFl+5DiaZffgLcUnTwm7N2E67EI8lGDGGlbgWOt
e2Iw7L1Q8Sm2G4Fr7/4ClVqb1jEPlrpxwxhO/QhckczG3o8l5V8cCu1fSbhbPCNOuxphwvW95unE
wccI060U7HNHJwDP1hQPNMOZ8Y3cqtEzYzrqHbUsIDHAg2HliiupikFM134Y0mOtPrn3y8MtuRjJ
u4dCP1AFkM4glJ13Sn/f1Gdn0C9T9rmoVr7hQrS7Frf5TlQ988ZIs0LbmFsMj8DpWZT33l5ge7J7
QKicfHSE5cX24e413+z9DT5iDpmXfjW7E5Y+c+1DaaoSKeGRS/QJq0FUjxh3eNPE6J37ia1pZTL/
6vPH19zmFBFUpoVRyuNhpoWO5DDKxcAStoJFgAhWOzYrjT8ZsT7IfJD8ow5JKxzM9CmZbFmDCeo2
3BeWPGo+NMqP5W7KRRAK7n5VBBmbTec/cfPsrPa94TDk/aypuZebhCXOR8WqKFby/Tpx/FIc60Y8
4fxDSulycO29eEUXUOUxwGATzgWSpzdkMfAI/LbbZCCLF1+Z7jLlxKM7NEiuY8R6/ToBh/LDhnrV
1DWUnJnZlmvm6lxNUnURuZPI8d8jNuf8akyWCvNVPcgW3261MaMKSYhKLBS1Zv21dtHS9UAFDxUy
kcc9h/9J0CQ9EBlNueXxH7FUO6YThf9Vu3qJ5VkaPsQXFJVtQPOjUGTiKWCtDDSe+aVc/eDTBa1l
GmIQws9O1K/xSKL/AyOPRixS4hgWlF3mRcgtTAY0YQyIlpPPasBtphKqUuYEEEfWAY1HdDV/9xSj
qj7QvePhr2L8f8XYIY1/h6SxLCdpN3h7tDAjRLwIX0Vhs3a0/nr0EDEYbLTZqfLhrfSUr6r32Xo3
lEX8ma3TOK2IQ7EZ/wdxSyRqH1Yf8MmFAYK1+5xn/KK1LWrf7HX+UeN/rgOVoSD1PPtqb3wcjLbZ
he+354iET7WUeBAycfd79/6GSOD75fmzy/0x57F3Byi4T3BWy4CYFn4QkPMO+QKptOda/CZiiU7O
LAnYXgUJKc4c8GlYyE8iuW/IZfHyWfzG2ThwDn1gz8RpZTfGPlDtyit4StSjME25CSOija/2pfIQ
MCtgj4jioe/fosn1QFIPG7rBEwL3K+NLXBs3+mWhy1dztqMm8S2MHS5fOGr3MGSamkCDHDn1R4HP
Bz9oaE4FPme1KuraFBA369+HxFDcHrfsyWO9jHfBb7d8XbF+dLhRHItcQ9AisqA9IvFh/PdaWzCi
rAZQE7wfjkrjoEfit730r8En/dFHd1S1DgF/vwDRBlrO0WWoWhu9ADz7ytMfgEq6j49dIz6svi1c
lRZQAbUmPwizuQODyzv2aou0v39ipy2KP6cjxHkhRmfTswQ3DAUx4wz97VTpcDqGMohJT2o4P7Qn
socQ4LW/RuHfN/UKJZC8WlOw5GalFhKgeTO1YSEYhCmu6mI/dqAmtWZdwmTwICjviGXlvBT7EYy1
qvxEUHWRhuzJXjkz64xTg0T1EAqBOTQdG9Odavo6n3zMZfiliLz7uAwnhEU8UztFkFuddafqAH+P
9gPjFfEEPfsqNxX3yT9LdNVBVVALVvBSxbT4TOkw5YZwUcHRjexbRgwlVq4OWMjdf+V2bNC4ZzJW
Ik67potVje7i4NN7etLHG6qYyb9H9D/bBqWeGqfleRpux88HnZBzPNK5PultOnQd4mRg7r1e9cnj
K6XVANO8UiEzhYWa84jlctf/fAJXxc+UxnOmjNQS60nSbbHxgWxrwT/yvRkAcvfZ0AcivCm/ciSs
V5wM6JJUpZI5QEQohJ9fnD0e6gvxSnr7arIsJhlbZCDvlWONxqxcGJHsSoq318cY8JvCgVyo/n8V
8x3ERH4/zmD/DJWH9fQiOOax1uLvPzQt8JGOguKv+PrEaZoDvTfBelf2pYspsd0ocEl2nd9knLS0
np4Qf16AACbHgPaQWh98uj0eAYhUs9Z7h+uC88zaes5YQSK58RViPhTjHpfw4WP5rr1SzARcj4uK
rJJeiBmDD4g7gBrNgiXsb2PhhQAOVPRpS6pkh6JoiOk4K2xm8FbcLXDxaptFFizeaq5p9Jsd62FW
N74lhGobKUjn5X0yOCX0uFZrAgy9Fc+8vJTbCHOk+xcf6AH6HxqvGx/g0D9oZmTK8s4Ivpy+RRD7
gtmBoRfMWRS1nYks2qsvSoa3ohhffOXW1X5ZdOb4X0aDcBcuLTn9n/u1A1/2YaMbLrVx2OiS0nXF
xBI53i5VC3n3UsVI6P0tocyn+CyjK1tl7tY1fozEd1BGVejAuMdPKiieJUwSAkrxwv1yibjBIliE
fwOeNuTeUJ6GAv3U92i4RM6FlZsI88nElke+qYstnb9aaFKqeIplSPZ4tFUkVGEMew4+EvfaEK7M
KscUimLdgBGDhStPhSvUc+DgDuEXaxrgPeYcy3WEBXPL+msFDxI5P6e9Wmf0xJT7fEdaXmya0K6J
ao14oLt1b+YquoRl6Z0lStGq1+k3Muz851G9PgZSfMLlTahBG9UWlmy3MKwy6OaaLhp96h7nvLDr
U5GU+5lpp5iPIiBeXYRNgJl6lz49NvXaq1evdhTWLU9YtTLL0Lj4zyD67xpZJsg1ves+AtSCbp3n
2cZyoT6gh0CCSw7k24Vq9neECwa5WxNrTMHKqQqnQINyf80MJH7vt9H4Kq9ZmtZbhV6pMvxNLfpH
waQVmGb4+3v7HjPLYBYkIUDzjfG8fWGqSVcqcAlf99vuyV6hvdAIcKKreZXKgamBRNsBOztS78IW
bOxI783GLjr8TFMBiTs3bF/zbcuwWkZlVZJsNpxiPyWwGrARMazi9MxC7Dpe5QedZVRIa3PAAo1K
CpDCV4JM17UT92S6usjM9hEurXjnp58kTG3yja2UIHKfrjwfwFyFUg/cbMX3qg2xWr9NwKji4Gs4
gkYkdjnw8478Zl1szln/2r57VQtdlInRYAERpMIM+EpNRNNSgMZuen/fh9e4cpEsv233TVB78Y51
07JQnju4X5d7u5ZtZPukOF5D2TVVv6s45YXRzvRk1obLGUbS1M2+0hE8ZNUjKzx3UYlyG4QDrab4
vAgzzVqJvUrh5O5/JEcCFqbU/sNsWoYDIAr1u/4SUUlfsZ3J4tSfHOhFaDiMt5CQi2usYuWQuLe5
8WK66zxBdO9490lch5nqtl0mfNpCBcI2unrNxJiMDcFL89Q9TERfw5prkc0sGrJK6t5750GhbgnK
bE30Q/smxQqU49f/aelZH8Qsp7TFYB2c+2xY+vGxCZC+UBGtJTfVsOHMbqC5CrDGY3KlYPsrbPzw
ZTh8qEJeybcgBAJn626PY7aFpSXM1NzMk/jF2YaO+F6J/w500F0VgRwgI5ZLSMUC7mwwik1YyXKh
MfUVyzVo605AXT/ZCigeUXoCMyqOnJIlOqmmOaXVmtEVekJfC9K9TPvEm5mBdL5UBSXx0JNh+fBY
3dVBlYLjJsSeXfW5OaEMRJc2WFtfJSmsynlZlOgORQ9yHtY+pVmB7yC/L0JCsylRQKhdU/ELatu+
XBpxhUqMnQUPHVTrTG0MGnYCXRSsfDeBv7uS7bxMYlldQUcWSwJB0B3xSPsRbZYR57k3qSgT6AbY
OnWVulj7ICZHLQKyti9oErE9ZuBIpTfMm4ounJgMrw+ByDqGN6kYhReNw/SJptw8YP5hfwBqhXQV
i4RA985a4LZmZsmHgVCo9hugY3PdTVumDx5hrFOsHU1klPdBXsfHi2bGpQ4uM7jF1uiOjtT/V4Ab
hFW0w75wgnjTnyyMmlZ3nbQi8RHOoeR6ll0Ki1O1gONUOOcnyYUf0+PDzqQVOlDl9PKeTtDX4OlY
eVLF1je02omUwJgnh9ok8Ms9/U87FYR6fZO2zqPgGw6m6ziMlwH05o+tozbpRfxBxaH5mkU+qPZG
OXAQGAq2YRH35c/JuCMPdgFiedmdY4zMJaXHNDizUpGnmyfwTx6sSWzLpuKltU8wGqHLP3sI2o/y
Z0nwjIKEa1qKrUQ9SmhAKXKuTp7K0d4RiOnxyKtH5eq0njgLJc86TB78DEbBGwraBQbf9leLogYd
NjNllE4J8nRKl3vn4TzIwQzSXDHClF8U0m0LfDxhtttAG3B2C2WhbTZ1F3/mKs0lL8O8NbB5hDNH
us8zSpdps8X3oSFktJOAvaKya8ud5n+2eev7rKowAWRt+wD0RqKSlwn+5vKMMHJ1aWLVKSnJ/KYJ
DKbdTf1t8veAtCX9nitfxw25coCYgSMszmSLcqqmz3HcAo6DiCfN1wfTVCrOkm6+ZAbVaeYEh29z
imS6NpOo/tu3RbsobiDN3NBS5VHHinPYPV12DnQ0DKjEQrCJO5+NarQSQDaM/x0+qsbofZHtbmo/
L3IAdirc+q5KNQniXLuBDqg4QZLZXoX/Xc1P0NLx0cCpdjnKO6htwgt90OUXloJNflZqVB7YTNo3
YY6hMJdmrwrx7IRYM6AR5f81A3YjROFJH9//TwbBRpawE9rBLtEL3erVt6X040mnNZTsrflB1oma
Vmreq0RK3esCM+6r6BWGW5VD8ipCtiDIm14dAPuQbfM8tXGZworybtADu9eS0hCtO+tCguTMRVAf
af6sIJq1ftjWVkoUBQSfqpVVWKEDSTjPc/H90CfzjMwM2Ux2oaSNNQCCjW+dIocKXQYhOzV2jHVM
KxKWIPqyt8vTFDQ7nLLmkPCTKeLCbBtzb1+aD0BiymGJFNz1ofaC9OsLl15FWbFa8dMdaKi8+qge
ljd/ayHeniR3R50SoNRSfaxbNy1cspQj+sIF2YiuaLdzQjsI0V0yqMFKb7qTBlLGOUOpLCDLfhwx
gQY1zp8I8jQ7KmPCmjbamfGwIRuE+qdk6XN0HmdE6SLHuJ6vjDzbRot18erpLKRGWHSu3P/Bs/ss
mJAwz71EcfYNCHeqnfrrjEPBXmynJkCynvGht6ma/FjBapWg/zE8rQct44/BpcXcNRuytz+19zUu
AOxeJdMKRQRNZmp/BJEBNXIoAckqJUeRVTV/pmCQN/tYQ82g+AFwGa9YbGz8/DfgrQHbt+x9RxyO
JujympbsduOIS1PEP7qDm0NYKZzv5/faxwxqyauhPtPa9bH0n7pQtq9KNrTyDdnyIynPwVFyVjvL
FYhEgo+dJHVbyFv5H7hOYlNm8XlycRwgIbaY+Fr/vGUxskE9e+L761VG80137+8XQAcrkRYO21Kq
cFpfL5WiQBkWx82C18OEZNwmtWBggEAkFLPTam60bA40cVj8RcoeUr51uwbh99bCsm+/JVZbkVUK
s7LNMZ9GbpeUbI/03xjUkHv7PnxqhOd2+VUuakc5/4Ud5mYNGMoMK9/2h62pQJNEO5KTqxN7+isC
JKmaJPBDQynO7Eb4J0Xlkgfj89JnH5edZng0Y4D0XRHkdYRBG4JkitzHxEkj31uTYGrvMp1DLCr+
EvGOu7TcMJIiJu7Kz3oEwgeNmu4r0D9Rhd78Dffn/UWwMUPBtU741iNXqqWfuOOiRpq1h8H34y9L
YngDdD2eM9vfTVcMe0YbRcTV6b5KeEv+xq2SqLeJvH7y7rLtCURkJK6XYoBytnOhMq/67DekgSM4
qL2hZ1D1dAn440Ewk6PqaA+qDf6OPJgM0IYBMt4B84DkGe0TQ5SnBY2aWnv1miX+PIGgONv6alzV
slY7iP2kpqDmLpP+9hmHLHntOOGWM5kuXRqSt2NcS7MjoaHf/bbphuGJj850JpVt/ciVZAOqbwat
/X8yCkPBJo2GrMyst5URcD8I3BABAVyG0aDiKx9tOCapZKysEnf46snuqkPlrMkPbxqLLp7gQaT9
wuyrta0VSXUhNAaOLzzjRK09XXY1MVY+7MSYT/kp/Qy0Mpzc/2fAakZDKc+w//Yc4kLmXYRztNi5
tPoTIkk238ZdZJoT1MCNkLS7dPsNUzYBAND4e3HKKxxUC+W4Tt0Cqnt3yTIcmHoCqJrf33sLx8Dm
iGtQb8i0zvrZgJ1bDck8avSXMgS6lvCFHKOOeagp6pT/wUPrfTIknlnxaLnYAQNVPK2GIe3+HLTU
UiOAJbZ5pkbl6tm4awA7Lo+yzBC8fY9xb34qEgfRN4VyPzofjYP1pyjmoFcW7hDg+PX9Q6GNM84J
0phxpMk82pkTUm7zOb+z85kr+zOqpEFiKaO9WMfae9L1Kuz2oSQt90atOs8fGCxvuOaUMpEbgdL7
WBQN5bOEslYrSWBT5rueh08/Wen9vsX6L0SvucIFZcZzMG9ypWAhXmaKWrp8xn2ZrXaGz5w3vejg
pDtU9STFMQFZ/DRtoR0oXtweDaoR+CaU6eKihP+wnpd//HutwqJEIPhINUYkipyeAH+5wndA4RqR
xP8TgS1CxDof92V/duGJsMpeOpjg1H40GE6tDrdgHom6NOxWuCrVXzpfYSun0AHeFYQ+BkU7Cbuh
XhiBSDLeCC2qqrcpMcx0OvN8n0s7LVARmmwmdJS/vE8VrcCuAZ0db9HsEGpQ1qiPoOWidoKji/bV
0FnFF9wP98YP5R9LDXvRPRO5vYgeypv5Tro6qBt+JqGa9+a5i8YFTCZH/qQXOpMkRL3tNfWX+cMn
MnpIMbKnaucRPjQUTpMAgFw6ECzaUdaKrzVArBYuGo8DTWGgZCG/AfavfSLJBY++uvTdpDWUoRkl
aoOxumRYtlcGhKDVEpQcCpsSEixMKtMkpN8gu5j9BiFUtbnJDPSyBoxrrB5LQZS0bV6ag6FjNHYP
yqUM1OzT+EcJXl758Ph3TUrgwtj4GH3Rw7haGUs6wXClRG7o9KIHa2jsv8bii7v3EOEHAMhzId/L
Js+RJ+DGiBXQo4NoWmYDwaXxB88vOkyDf9WqdyahdLlJ7Mjac9ruEHgFnbCzUyzHWpA7tU8Acjd2
6X5blnrY0AsoxSu+5zHHWAklm8vPIZw/zhI4KrTUDA07MiXQekhvZ2b3wnDkMyc/AtfWGXGhOUAg
pAOZzV7jLNE0dCmMMHnGLTaVIguyGYC/xjeXuT+2bMdJm/VI31NAwTYT/rM3rNxqDAjTH6Ewvnv9
8tIfIdfLdLM7IDSAfaDwHa0HS4jMsUhE2qQEkSodLzmucB+M9SA98JaOwlSIuRPZah4VH3PhqJaG
IY2Xy8mU+HxXV4/V8qEhqAJW+Kp/uP8tf3VKFTqEXGh3Y6eHkNs0v1+lEYoVcR6tMlaJ5xRS+Juh
mZpbMwZDzZiDu5AlrkT5pkQLoB8uktG6S6uR6dZjpVspuQHYrr411mvNtFEMXzqlRgagJMMLF9AO
XbrFrh6qqcJvmWANbmShPkT37FR5k4I7AWaKxI5Q41tlgYjCTe1jSd8NRfFM0zka1Sc25WdtMs3a
4d8EC1Rwkc/aMrNs2WsnrsOQIKQ7ZX5DnOaZJTH52yUiLYyJYuFLRMK86KEfBaTXgfUU1Pdogq0f
xKhsW0SuLzP+0QC74Xz3o/5HGoG+lO3HWtH+VVrt7j/MrxUa/LKKKPpDyN7CTWFAJSMV3CyJWg2r
pIMENGiAdP/8IgP0MsqOFl5OAkf7eWr2yE10n8Tcqytv80I8sMMuzXqoceCF4LDELtZV2Yopg8hT
gAFzi+KLIaAXmkTOSrWpUIgbLZ8GIfII5RZ8XWx6obhGx6PHDWKJHMQ0iCYz6YRgt1H02Z87ZUjU
9IuA0EMkDKhVzSn5EhGU9V4GtAZgnfAnwOvFXBNkzmT/slo5d+ZjKTp1fv3fUXdYoR4HuH9w2fj4
4mnQoKjBKqp5/Zzau9QHf0OTP0mq2sJHcwkYKACNVbmcdoXwqOJceqX/Mp7IQ3vyY5W+1z4hWXEg
AKngh7S+uzHe30eVAW3+e3wRmZM5So/03EcTKv56gXO9FY6OY82QtfUU6dDMgvVRRLrChxUrRZHq
6GwaB+cY3YJFpV4h9xaPPfcJSgDznjQfA817LHcSJCa41DvID1rFxcTdHIG1WrBvjtHzO7k7Fll3
gmuy4S+BGP36ebKdVqd8rofKxFJljSNfuvwnF0dSC9vMjdWJ8b/MSAyWQHNfO3uear/yd+cKvjzg
07lYxRcUvZwnnWsgKiB7LnnCZKp+EanIwu/qb+z8OTiTiNcVYgDLs3Rf4gsP8tzLULrMBhqsi9Gg
hOHpq1An1+IkrrDlq0mJIExqj3PciKQEYp6ZBbGp/B0vZtbRw7r+PbSUsfxGcWQmkC+LM6Soin7r
+0SkYygDwcN2Ty0u0p4cE3bP/5QZDw/GgPUBPflRi4F4r92lmkwwVBTYZnHLKBtk5k9Ka65Z92Xo
6W1/tq6SuYiaBG8+0BOBl8pyoJy588Iaockrj3CijniQ83lkSkTZb5LbcX+piMMnkNw37kW1M/KZ
uUmjUXVcJdMiFKtSVDwh2YWLyUiGY4FkoTmLhNWwkYaYWWu8RPUuUVfPOE8xHF+OlooDj7L6XIh8
E/k+FN9iPoo0rHPLlKbdczdRbvXrXUly0/sKBfwO4azNINjm+zMx2cS5pSRmf1F4O+oBX6Cf3FlG
s3f83Y3UTWcsJfHSJTkHuRwpBewOjXYwE50uXaIhDgr7X7VPx4ldTaRttyhYPcYEhV4P6I0BoRG5
ys6HDY1ttzCQFpdfZefZMtnNEFrG2VrhO7JUfJ0ZCr4b8pGQw5v+tEcvCsaC6b/AhPtTL9W6+vc+
QKxc7rTiNutAIyvb3TrWraUYPiv2TK1gwkoYyafLl8CVyIcCmOBDd5FGSfqbgWc5SnZ25ZVRM+od
BeuKoQdGcUi1wNOxGyI5gQpPWZNj7fMoQbtXZL51EidjxDEkbmTkPewC9REMrJVMqd2AwhFuWc63
oI3uFQBloH8FGsMHH7fyDX7ecm6n4OeZRhrkxsRRqC5wXxPoNaezGaaz7efdOJBVWeSjcqNN3KQp
yZh2q5YqBh1bO7qgpYpCRoA1FxoEps5EbNQsi5+AueWK0V1hKMFR80bYkiIihx47z3/21fQRDGJT
QDNwEe3Y8Nh3S2F3SZh9dxNeL9eISR9fjJsJcqeFxpbRuPX2RPPC8gnRt9moY0kkSgBZR5rUwSDX
1wCZkGC92vIuQnyBjCTNxY1dr5OfO7/lnhObX/x+hfBHxdlSZ2EVuD9TaXrMnU1a16Erpob31WQ+
h5q1MjB6mEn4zhgnp4jDXaKrhVINZOJh/EcT6OneiZgtKNg9Ow2+54EkPeTRPlWqY0DcikC2AMUO
xTyZRc4k6ymn67jQb3LrKiviqvCERA/Y4TPp6kNAKEW82sPxYZE7H9Dvfth7DtlNbHM2fYSK7g8J
Af1HQfWfQY46fMEe/Gb+ekezdydo2EGv8II+8+TFTEb/rCF1qFoD1fpitFWCwTOQUUDlrIUdkjEo
AUhkxmJKUR2eFpcdmcwF+GEqwq6REb2cx3ZsSyJjQs3pGlEmJHgPFV76mRx7nbIkUTjEa0IeA0v6
kzp+l1b/CsdehKO3q/Rzqv/+O7uSrnYMlh4/cP47OnIp0CxBlnAypfJq8s+La+ivZ1FV1DQouJol
A5BlA6+NzdANFzVZVC8r3PcRkBfrJZd9SEIkod2USj2XdV7TTc7d+3MeGYPBAxfO2j2Qneqo6lML
6uXsTwDHDHQmmCgXnbKV7xiGADBxU3EA0Eb0EGgVjHBfi74ITo61nczxuahwQZqypbNs8LL3Tqmo
nYycoUFIicyC5bgMChxXAfOhBMBregW57OrRfxTdBWm1zabMyxdHVYC9IYcZmfls8mdxvz4zVi29
9U7PfpaGfSvFK9/JMj3WQcr5isC7IX1dO7LZFrJtXv2RqEF+4PIgs0PF6u7cKWLf0356u2diha4Y
bBc5dTbodbzRaUhbyd0U1Tz/X0adDCMldxp3f+JfCdLYHZQ7lC8ZGB+w5TVPhT8rJ2leHvjE8Sv9
xvYJ0VT9JADYnfQOgqxsCuvfUKbE7ppxnmVPz0IdlC7+4b5uBUiFmyO0Qn4bplFgCZP24ue0aGYk
Wb2K+Rd6dcOocFa3RVcsApqKtP34bO48Zdm79t4A9X2itmzlgUe0AZjApH9SCPXOck+/bjdyP149
UCqjDGUefiaGjDv8U+o8y0LH0GtjhKcPtiP8WkIIPIr72Vsg/edQQE6rswS3wlaIeuOo4Nh1kL7i
U9uel2+ZtDuwr25pBXAen5SjUyJuwd7LOSgOZxzqzMeJI2lN9u45U0H2Z/6sSsfDHgJyCGw9CLRr
5J8VKFcnaXWnZ0PKPxf2SE0Z0Xd8qk6+ayzwieZcsXqgvFgp5Y2uhHbibEQATbwAJeFtApq9M2iK
XahPWk+WZVYu8J6pY0oj3/W272FzPx9AjU3LIEUW7eb7WcnwtFaLfiyBpg8xu+rv6zYqC79viMwZ
Nz8xsNcRZmfOWOEH39Z4DbPEClkxhMoAdyN16WvvCUTt73TiwMqddKsATcL0Frfc1jSSX54LDqd0
+fEZuvfVb4f9HZL3yHicKh6SHcwwK8oYcrbuooz0abGlMjHlMB65yGGkmnq8bszLXQMwH1dI0dry
ggMnSlBUWSNoCAinAHuer680SBrVs0cp4o85YXnzaWLSCYWwv0wtv1JKZ9CIs5esZn1WE4c1t0Ve
vs+c80M0tcLBLQL1N1x1R9d+Rm07SrFjq6JNWJ1F4vOOxpvMov0P6RyEKUDby7jDQZdVGRA8sUCO
KSBclNdESzdqxyJjjcSJEzVvRiv65jv6C+OMuNv+FisA4bO+mM1wHKcoZCklZiaqxL2dpsCl7Fa/
Wyz7rc9s04TElzhhPrCLwU1sNYEAj4ChZ9X3EfLeReQggL/VjkY6z0x9iZNG5inROr9VhXK0HHy7
+Fn4zHIPT1KnkRVB9BPhNwVE+0P6mI6bfTfIqEIdOUGUX2H2WTahBRVIl72qwNMaZBH/AgDCoA7U
o+3nICO96wXjQwU70imoijbiKcrA+Dzo3epwsm2qc7hAh0WVYMMKt+GidM27vd+1RTVjnoPOt18T
jx60FMNu7rT+Vdy5QFnHz3QwJBwXc8Jais8CTRCRd+XDYE5ZP7I6OO0BgmJoETdz8+Pi2YSsca+s
7uHhOQAAjGS3+IjYTKGG/+pVTzmvJLknJTNEVRxri1igb/TcbCj88fBBBbjVLA9Yn0M1lxlafMrQ
tk//r6rqmZTiQU0brafSbYMkqaOEZP5wc25C6fWbdLVyNlk4KOOpFtlLosT+1v6NJb9pBAykuVNP
AgVH7uqWHa/qX0o7tL91aludqZAilHBjB5VZ4xXAOF7lWnpVP7e8f3KexfxoP0gd356rVAYveIq7
Ge3gC+VmQPDv2XD7Mx4foF15bRujGN77PFR0icmzBr2vBJ/oGfsEVFgSK4qAzSZ9451+2qTr4nQu
zvPQfj5wdcrmlY4vWl10HLOIfWi+byqaaNXuyTXVD3PNYXb4aTe2DSlxVQqdcyWhUvr6xwgcFpQ+
rFCYe+DsPDC6iElrMbyB/t6ok0GZZ9VmJCgcAy2jv8W/VJ2dsk+L3rUnFnPvSsR9GkPY3n0KoEYV
XiAU7BCCAOifjDyj2u5p+MLvzxX830KWrBSHY9h9osWM16QSAz/2Lxrxs8hoG4OfLhuXn+maCdKP
uTZ/3sn723owOxbYIWKamdA4HnVGQlicgTFJ9XiNBxqKYHQT00jyfTUvrMN+7mt5XPFGkMTxPYcw
dqUVHh/STaHCWSoY/YT7Vnkv1Z1TQPsLCWzSKC0ntlqU57goNVjJ07RryllmKzxE9WynfRJJiz0z
A5AUy6/g1vfsvqiOXszSJQseQ77mCIltE1+mjBgCh2LEoa6gY7T7kNB6qAcZx0is0nEUhFEwkdz6
iYSc16KdH4JAdApq5W9v7b4R/ZnoBDB+okZp8fNNBa6k/rxoUB/8T8meN4YQ9Uu6mYx5mPlb8/WA
ymlI2+0cLVjqFGOE5OVhTszRQDGdJ3esCcfcQA3bMM8VHzGYhvvVIMQr6G2DQSi1+1wtNyXVo58s
9KhRqN0+MZWA7YzdjtP2mSGPDViD8JRRVmpdbZNUXOiQ/6+Xq/IiwHP1lZMFHji87sHK6IVqdvXX
MdRhWlPiyZXh6YQhBdTPwzF2mP7tX8l2U31duqzkFR+Zc/ZPtzLYo/0r0dNeQp1+HXvt7LoM+GCP
06hVXPcHoXs88LqT1F5HfSfDGVZ7NQru4uIZoOylTaPjTeTWCeIk5o22KNdF6txjIbe+J9A6kBa4
sBxVRHZh9nqOnQ96PwHLAJRfBWyDpcYyDr42PB9iSef+fb/Sz6NSUnrDi849AK+netgciIBpjW3T
iVyzvwRIeMdjLlpaesV6pCRHkN+wkFiup6cMtl4mWt00GSVnvtOygJrZesGvb09EcjXbNpvQGqPE
CBOmTJIhh0ptUZ444wi6b5UlD6HN/pmMs6mzZx1c7kPk2NT/ogFL1xQpPZu2IYF6842UemNHhpOy
Bwcl4gfAjOzyXjFy1Z4o0JVzEpY4OVNfhkNiFSbB6afkys7Rvs2lzrlcv4j4+nW0eHZS0msyfq8c
D1suHsbbMZPbfhnK0EV27ztJ8svxAeL9GotSrsJkSRG+bvXeV+rVqIdpoXBN1f0E0lAA3CwMnGh9
YC6QB5/3DjQknXEhuaBDuyipXUq71nIPZWMcWgzgWOeLfmlEOFA7x9JtuJPd105HKkDCj5sA2D3L
t/SrnYCAluF0MMdVPqtpoHrUM3ZA+BiJOENE9ZpEHKEtzdCu05TOAZyq7BG8ndvnPTTjDenhtNlT
hj4QavgNLDX+E+sKtaLrqv1ZRrqGE3WHMLArS6Dx49F+oh5Q3oUPRE6CcQQbAs/Beb4ctVq4YfAz
gnKG8YNJmD/45fXu/vbHRPpfbGDTmzcDb5AlIFdDmPVow1tjAzyTKvNUF4JI50+/6MPw919VX4kX
+dWTTzmpVW3aHDW+AweaZQuBCfmdu381+kMH8CGE9npmb8jr++e5ZPj5CBYc0SYl2XezV3vJx1Jz
0/PGnVZxOXbUIfBRKrvOiWVsT3pLYV13bISCBGJt2zWPMwi+gqQfmL6u8sSMFphrcHLosncxiIb4
iNCGfMrSaw+I2rLqtS5Y0EqTeNMjox4LPpvSPDT7LNN3MIfQZkOXdWH9uPSebgnfuih4P0qLQhWO
OdPqBPmmSX6Ie+HIkpclmb9K6hiphO23Pu713wfF163Uyy+8++KeV641Nx3UjJBjz8EcS1MUQdwd
/FHT5+oaBS0+1U1ozzHoxW59jwixU1v8L2z+/5uOisK6TbS47a9hcYVIuk03LuRB28VC0Y+atj4o
aEhteps0BJ4ycGZvdW/axUu0WEj34iQVaYVjw/fsghj9MNf0hRAxvBZBAf0XBkC1/klG4rMiAiaR
hlsWs6r9YOkT2UcksXkgew9+WkiXZAgPv7aayPNWqBDDGiGHwkaXg5koCYX8dRdM5+lhCH7XaBD6
q3GiNQXEUcsGiYzFjRj6bkuCHHggLl5nHVKYh/S7JdfakBfDaNXauiToigCB7LNw9OwDnaGLvSj1
zH1BDz7HSSqTkTV2B5SRITN5gBezGXIPsdc5w4I37oWIhgYs99ZLLNJFL34ZkZPoXgzrBGIBV9nz
rLa2Cwm+Ww4ZWUycP8KIOMiL+yWjVo0EX05bVbvltDkBcX9hfsBBnWyxBDj2DGYo+7D2A/I+J9rr
LkTaddVIGgASiLjJMm+db/tGm852LvP3bAdwa3sbWxnXGpF+Ck9yQb6UBeBzqHcJ2go5QBjpT+Jr
my+Auof67FcEZcCDzXZ7p5ZIUiNAKgvLrnx+z1abCWUtiMphY/+CUIw6h/Z7H/LxVfbP/4kWLXcO
3cfPCCEvRlHsEXoFQgfj9Jv3nVxbjes9vAPKM6IbdV+JH5fDaxIB4pdDYRwf2b3SiTb2xHEwKrza
4jiyuYKezEXd1iToKGzYqWYXSUQPm3rXtZlh9CRQmctXoljD0OGb6YVeJ5EphVCUpSvSyzlPy+Fu
c5ReaJAG7X/vR9slym+TmKCBuAdU0nyiw1hOq7BparWOHpuQrbftqjLNu5jdrkRY+SoW2Le+o6XM
EutFnXEoPuFkal7ObLrOapvgEjMyuWKwO0C3MEvq9xGT61+82paH0f1GZyO7Aq748htZuCmKA+LG
KcFTH9vip/HuYvfYgZZhk+gNxbmbfM5HtURHl6o2tNV9Etzh3X/J8ZxhlnfdjLwn2xWQFZ1SYY+J
MPsBlBpef0DEQ5VTllomyCyfANVHQIOiGdNB+hVBnKbn7cUrfwfBDWVlcQSN/YeOcNAIUAFepXVH
lf7MSJ1kWeytSOKJbzqDezAjAqq3xkM3e9aA5t8EkE0JHAr2D6ES5we0MBtCUSyfwDnVtcc1nLMM
1mQTr3PkUuThSu8b2R0WDgLtllIWHUUxMZW3pX8n1qRF+GnlLENEgrpbXcG/yoljncZHqcSZE/2N
InvtK7/BzgAsdHJ7ORA9tAN0CU9t7RbEnu8xgSfZiFwr518hlAw1SDixpf42FDGYsUIJjmmDoUsR
T5Wfri5gMlGpQtr05XeWEMo4Yr0rrYAwQAC/UTze9c8ib8SVSeEmFppjMNMUfvT5J/6bqpl7k6i/
aTpWTKfqULXX5US7BxYZpmA7+/tck7xEme6KrKsVdF5DqSnWgxNG8iZ4uBHI9kryyaVVqhTXot70
dm7a7vHnf7DiYU2gRjd4TZtnjAsGQXHccThAiIPWy1sPUgdRXMXV1HP3AfhVHaJP1/8UHTblMAfu
i/sJ7D0lvrbrUGrn4vUQcgYa3frTTWBCwAdhrpTjVoyJTf5XCQB+K+/NQikWIDUyQdSJGQ+X9+lG
pDHuE6oa2BXU+CDJ8qnkfU2gqpSvWzGeNeRSLk4S1v0arY7AAX3HUk8oQf1tWYguZX73i2vi74XK
20+lgPZPZAw47Mf/wgbfAzSWrZfX4Gj1BbXYnw9cX7QpuTfGOPC0BDvXqn93BNFuzJBjSAohQAQh
kOq4bn6xhnGIVPxyhjHaAjdLFssPSr56NXYv6G22Wkwoaa2XmuOxe6MNCRUq6S0Vf9BRYI8LBfsa
voIegI1IrFzmoAfY4nPPXlg8Bk0r+cpfo3leM5ytlO5HQj1H/sEl0FRdi3kPRzmgJlMQizs2RTBl
+nBUWhA0Q3OU/6dmTP0+oghXz23VxBJ4BNs/1reUOSPcG7kCoTOr5yZskajMBkXsygQgAumpOAaP
YYg4DBfEU6e7MuCbCKXStnPNVgj5LPFOF7QmgeNvNFqdkcWj2/SIisHbTrAVFNhCbgikwaxI3HPF
uaRlliG+Bxf3M5kpGp+C63OPCt2KkotMoICKhs/0LEH+DQw0saCYM4aj5Iex4MrKl+3d5ecvjOhS
OOMo1w5DqJQeLq4Fuec45Xmpq88vdnvaI+TPk7YKWCSamSqHlKbk6Ea9z70n5GQvx7V2FEySVUF5
GUM6cIC/34+WOjUJVusnW09DoUdL4u6kOJ5CNdeT8bTtIrg7ipz0wRz2Y2G484Q/T8ec4Qb9HhOc
mpOppp03S1avzwQm6ojqBc8umyk6AV1gb6SPj5cSBMifbdpXZmkz3IXhelWtvwzLkkj1ouNG63Ch
sKq5CRHCuix258bVu0TuhRiTnjHtQTXUJM7T6oRxDGr87pK2oz+RDa0KJtufHHKfSZgHiVnwG+fd
4yMX+NWJMNYFScd4JzfspwQVeDjcUD0keHGAMEEph8wBdKcpeaSCVAZwzsCJsZTL6h83TO+2fnrg
aa5cD6T/ZODtTz4c2/8rROByBwc5w+JMTNgRImI1M2JztFxAgIZU/mHngffQF6xfCPo8Ql+xULhZ
N2b5u8f94FpIlxdiocsnUzlT3zT6fmOIWmxzchAANqlfjoDHV4dKdu2iAcfIvXsASfTL5/1DslPV
BoyMFjKmmfy8FX81Xsp/RyRzqgJ0YOyc7pX5PgM5McxwTjhYmEs4H/ALLv/S7qIRd2Ss9YR0SPDp
IUY+h6qUEPBv4wFA64ySmZx0zjV1ZluxWDqQkeTTOkbYVkjOWl3w3JR9Sjmb4efFbNOzaaEdnekK
4+rpx4t5ctjtOCut23R1iDJGyvQMFkNv28ZcGXhgEPOlWl5GjAfRkNv10wjISaVJYJo1g7o0w70d
SB1rr+63sEVYFM60vBqzOeuNzz0zwfdTdRfdvs5eeamUFh3lJfLGxd9x3J2NLntFjYRIQditU4F3
b4i1eGks4DE1dTGQ0lhTLYcaMGR7Am0peKMgFrrDJ3bO9mqBxCgA8c5PBNvPHegyG+MghTCRBNZ+
z1Wo8o+uCFsxrPWwpj8f0/TG8xBLGz7tUN1mMkvpAqKbrWv1Ji/90NeslW3F6ZpvGsJ9ffcUld/w
yQnFkfEpURZoU7RjOr63qH3DTsPr1MjZ1JAXXXRve/oeMYOL95l+ACC2s8K4D1Mn9KJVui1fT8wq
GDhto14apOcCUb4NUug6D3sei6hiVnTfrVmqw/x4tESD+VVk4aMcyolLXa8PdHt6YIsg6/exG5V8
e4HCzFWjhdRe2r7MT7g3iPxRveyvzM+s3v6JGGX+0YGZVFSJyrJ9gE2Khi6ZzBdxiaEbgIAUl8SZ
6iS3ctJ6BoNeHHFTxblCNXPc0Rg+0HJuhxXAdwRpZoxPxjFJh8vZzff0lPiVmsmR6FecbeNq499Z
rkRwR3Q5UPMeRh8aF4zc9kRehs4uD4AP8kSgXd6Cem5WF4PH0OzQJ8/UWi4cE1yqzfMqwLYuBsyX
EY8ZHdxRkxjRHTmXn7CRqLVmN1VDyWx19SGLiZ/JMYKzI2bdSngVmg1/hEmcbaGVyzD0ILP8aWPU
WUaAq8T4cT4qmLFVLNzSYS0HI/SQR370MVkpzrhP8sPIczNU206IrCq5rM0afRp4nirNAj0tIKo+
aRlBj6LY9jv4Nj9rlwgs9kgyNWzLjXfBmZd0IyjPN3fIY10Y9FOQdXw/PgUBftzAz6CU9q5S7hOI
DqbHpgAvbYObxQPAJqTWswuTtNouJTppH5I3TFcN6W1NVHY38fuzHPOCgqnOe+Gl5AugmCu0C9PV
31CmC1xjS4iu6+weM1wkOIGx4K1wWs7v0GvNlsNeDs21Q9Wvg5LjODiD5GsIbCK3c5Ydj1E/v3EW
4O31kzfl+K5ie6jaoU8brrbA9pfYJoyzOjKrxxcDfaxJ6KeiDPVO94KyvBfVM6QH7JafAOVKVZTH
2ywbaFXjspkVebqOzgZz14D6gYBYHSwvFn4QhRf7qE97pxmaqH/ymFWQp/INWFX09jv0np9wejyA
tDkvCule2nngf+WFK6RcO9FOPIgWiFlbEp4aICYNMOIRpi/Niju65eVLyFpeqS3kDoC6zVjnGOy5
5y9daFQsqTDXuSS5Lf8q04ApMGix8BlqMWms7yNffHMjbroT0HgmQX33rocOjgDa8SR5lFKXUNKs
OdjrmejqZbtJN7zufTNX+1Y9mlyvjKoq3Se/h4aMqeI1N7MaRNmDOBlrFayYYzDqBVGgRWlZO38r
cpmNLErRtvnlZoZrNQFfJR2NIvk2vf1CEGgCylFXylDHUC4FwHaZPp0oN+lnAbsU8LQ/MDkMl54D
jxp/ZWdcfTve/1a0Hd20n3/ntpzrx9Mvkc0Ad8v+wfaytHFBWafMTtaBJcq1QKIQW36cnM2BJ9o6
NBQWyuheU9w28oe6ZUxpusgKS3K/8tvHpxsvtSeFGnRo0E54B0y3xn65eJucMarjv1JGpaUiZY5G
2gfauSi3bevbi4nFE5T/8xPHWLED+QYbpVcgueqVA0LBZrmXhp1mVyZ3gVnRF7OnkPNPM+D1HYGc
oQv50O4Qq8d4ZS46te07xTCrToWI/DFZ18uNZLjXLaOR58FjYy9cAirajNQQZ91/RDje47WjgT6v
enDAguHVdYWbQngrSadRQ1X/MAoh+s6FGu60OWOr5SbJxqOElEORQHHJUciDVwkIllmDlLPUvHmQ
XA2mKovCWacW++O8odGhswlJNJeBkZFqiAEEso+IkW3Gaad37dk68072zN8O04c8lP2DdrcOJwAJ
DFuQljSZphAjQms4AJNtJoII5pfC/Yd/NWvL+u0JRen3P4nLV/koA2wslf3jJxICRE/g117Hr3LP
ozyqWVQTQQ5hXYQ2VvTqlhvpY5hAoxkZrY2t/KT6s4OZlbYyQ1GdVyh3yjUWyxRVkmekDhXGYacd
YQLy9MSWO4QqkZRy9StZwdDmStH8wc2/ItA0Ox+4pgQe47seJJSYZ4SZH6E/dwA/t9oV5PbylRez
e5Uz7Jj+GYaxq8rzgv0TZTiqnpLBUq3dZ0txvy9c+RYXIEW9Sp3e8++mJQe89IDSv+a/YsWEw5Wy
K9X2Ay6JRh45mRCGckTHP4meUV/woS4XArNEbtkF8z6YqLO7sxuRvrAbiMIwfOn8/ytNSJJJkcAV
Hs3Rdx8Jejr4xYZS3wqREnDaeON5VOw3DWiPSoHtKGP9/AL0qHPHHK1741C5ZUW1DZWoASKlaiNF
TOumOYkE+guqbqTjcPldexi3CKZza0FIc+WWU2HsbB0nNCw1wMBAF0v9iKunUIfkrx3RfqQ+dgSt
a5pkYwM63n4WonNhv539SwD+klrmpObRRq5FZwZSxer0qBvGqhobPneMkHT9XD4MJ/XeSr6R7513
fNTsvgliHzM95dg4MLJnB9lnl4EF+YN19RQB3svXy3RH+UOAW5ba6o98yVPfqRyXWmClMuzK+A19
a6g/ecsH7x+M2ggEMN5cT2vtsFLRyxEAyR8OagYA6WwtQpv7CVUrkFytbHWH7Fd+cwCCevC2WqgZ
PcQVBYYXi0OaJh2pe0T8J/Oo1OAyvPwlTToSOVTDsgARVxASoSNODUBO42qRbeOU5zeJlTfjKMn8
7axW5u2Eg9r6NtgG372Pah3Hs9qMfbPeILCwWMZ49AD/fXbd3FQX6pHAYEfDHwYp9Z8V8ZZQ8jlf
Uy2bdWjCaeezQsEuFnCo0nJu37TaWs5iTZY8gQpHBx1DETzd4MxZEzE0jMdw3OQb+ml912DFwSDH
Nz8wNHyob4e3AfTyECfPLae+WhTMil2eotm+dY9z1qgBGGfhPX/1xOCeTe4z5kjj4mBzoCpijqhB
1gZexUBzdkyNWdhNCxy7SiOmLi5vOxNhO2DWNMhQrQxIpYYkXnlPgSWcbkMvh68aNg7CWWfFE/WJ
na4p3Nnynxg2xFBPdNK5tDWgAwDl6Rk3xrhGX0JBDdWnHSY76hPXjfAb+qVogXJDpemStI+/oBlp
FfZq6Dsqq5FmcBprHaijii7Hp6GPnSeT+LO3x8UNAjAc+k6qgEijRLBnzv7C+F/NZkurKrIiZI2W
lTs00oqeZmDleJ5YjzeQka7EkQciIYeAXIvq/Gyg16WLbDU0hjqDbHWHbbMM6ZrKD/S9+U34qx0/
T6JPfji0fOLwpSGqXi39L4Xtn0aMSRtAQ3EE8FtKAW0NhU3hSpg2nZhbSNU0J4WBpVzfO3Ed64XC
G9E29UriZTvqvO0ShThebMCSc+Bf6X7HJgp/S4NW6VU4K5EwwplwVXOKmbGn2XM6zj+4/frPNWI/
65nVzMOq81WQxrj10F6HcW0UGO9dKLnhNC28wC2MwEXLPP5xo8N+rn2F9UJg2n5xTJrnUZBPNid5
Xgrv4vXXvAjvhoEl7Ggh23y6O2eJl7XVaf3awMIkCHwQJIW1j56IDSJ4R7x0O+7NXJMNSPos5yFH
96xqNHTETKWH2JzwVgWsbvKNiTFd0r6Gf+J061nWSkYVLdO1s5PDfMKnzuvtpkElzDYFfmUHds6K
PxzETT1JbxEpY1k8htfOSB/ZPZAs7ZChEwB2C99cLTp/ZFpmevCUKNd1tP0++9U2GQUR3SWAq51J
9yUJt7IpH+/ONhxTh/vIZMmgDTKt2HFsNwqEO1BMW1cjC+6NYGZ/76Eo89N8/Zve8/uZSlqsRDUB
fXrOOU7nPk17uk7nfPN7jNzv060QMIxRayg2TT9EgY99YJf7tCEAbJIrqoMkUcXzuT2aZaiCJc2r
RFFRXSBN2Kg5a98aZmW6TH/Kq5U3ZFKntGxfwvWdzMayqTiSGIxksvAkNAd5RzPOVhjWD7e5LG9G
SihpbGn12H7HMsGxbl/eMZMRI8gUi0r26EvjCYFuXt9XY0jG+xh7p4neVaBFFpdt21/3IITdx1ha
xBv9TX6u8Lvh1q6VvCyPS3Z3BBYK+l6aITmnUzElr6X7eAegcEGbN0H4hDT6ak9m7cXFn7q6d+Ja
JmGVrT49rqi/xmdgrob+kiyAxDus3bcOf2mkCzw6K37Ie+/sx8FW6L/DCohc/MkQadlXztxqUVWs
kuwJWdrtu+FV3hqIHrVDNT4flVrbXW0uJPK0RfGZHlyzR/M/6595inTDeYiGcEF8ytkmHeRgXvQW
yBfRcEsQ9MGLV/l4nusbTwc15oPzjy57gvmojy56eUHZzXwKpR4Mw1wfU8z578Sa9Ms3stxYD4mt
X15gB6U3ybeWB9VGrbJLfZohfGxbS8xf93x6n9SwSqZ90U8zI1eFo9t5QBjDNTftTHmQJAQLDEF9
CdxL+LcD+9Q+vORE/Fbs3g75Y08aQALcZvM38M+t4/oiTDaAOaFYqkoH2h5QDvSLY8Yj9m1cuzUk
NKsQFO/BvFKPSunPpjbKCyQcqkfJq7yQbIu7O41zxoWa2R4mlfyKoB5cReLQCvMSMuKs+m0wZd0G
SHD9GUwUZRaJiAiVLmoD9giP5Ijf92x6+gji3JHcsIj5Q6kuTqDv/8sA+izEj9dFdzgEIAn6f2Y5
LRd3zXTWOjFJNtgqF5jyhF+gnYfAlfIcFlK9Q5aYaY7AlRnEb4hkpTP1JZyy4+vASMxVSufPnSlF
ejGQHkgqHMA6ABn+yC6+/apAHf2HHj+4kZAhcySMSnQ5MVUSo34gh9vBUF2nxB9P7ni6YE2mEVk5
SMHpfFQfXM4PgK1YvUMYhKGjGq/5Dx2UB3s1CDQocYt+KrzY3CX1TdQTTQSKMg7GabD9Po//hZDa
yxzUfeI3mXnE+atQ2Bp6dWdeJtGO6J5sc0FCHl/FAx/kzFyZIvKqRrIBbuwmbyLc5T9qwhafu4Lc
MpI8sFvRTAc1c+KKJ6tHvzmEWjb8kLWlSOK1J4eRaRG/ivLQ8kHF/EPnk3jivX8kuinl2gRnLUZ9
QZXxRr+CXUSoDS99wgFNDbrqe4WkE1fOIZGOsorz2HUKUm6wqYcUcl86z0Q3uu/EzGV3DpvtdY60
WsSZy5nT8kjzuVGdMWSom2IlUOB/N9PHKy+++Zqw6jp4OnXKKctDOE9uBGgn5laDaK9/wonoHPoJ
yl//fGqoArKyltuGw0l85U5zN2iO6RMOF7tp1T8Apt/J3KWxV/1bVRJkDcgCVKRJFiAJkcSsM4kD
tyIzDPBH20AGE/EHqKyayxsxk642cZQvv4c4Aq6Uey8Gs58KmGh57KwPrTEuISOnMp6TtzeuPOds
Q7q1xSBuZ3JAPjehXoZxk78w4jBLy1Bw8SvlTUVi8JNBuCPlyLAu4cnpM7yB6K9+l5zVuyLoDJHG
w7iqaneqhbWwdxJHdpgits2MYZcHywd+goCkI0xJvaMXCIln3BTx6YfYABo+5BNPvhvpxQ0eMD7d
Fj5ebjwPauuMFuNKWpg34y65UoQQkYdo55fYCuTPicphICS+9MTRhNLWDvIxLcst+yR7Z0JntJQY
Tf12/fNk014FwFKaJujfIFCeVTNuo16CSE4oFZzHZQMfR1Jcwg7lzH5PRdWS1BFdC3IIiZ4C8/88
hEPYf37oNF6HvwU6btZUpB49W/jsvKWayxxfx02oVQWOAieM+fU9/8gAXm02TMPBh5vvFgJeVc3u
8txK3CCgvu8V7uw65M8xT1Cm0habOKXRo8wehpf7pbiHEXqEbPT5IXRDRCEWGiLVboiuDCy6GJ+B
pl8PSxEdDyue0oRk3OMBtb9rVAyxKy6dV4JGdPLOgvrZzLy5d4Uzp9+hfRINYl0QiPbX500pfdsU
wJBJmxceY9sp4kbTmgvi/wRKx6h8tR6ZuKxLIIZUZjdGj3hVzlTk+d1PaFr+yO5kVh0mRHEMYfkE
QxDhnw42CcE2eKiI7sp5XvIXzF2mbELFP2+IzGrYS3e97v9a018jR9qgE3zpRZDu9Bo4PBEjp896
5GTsbNni2oP+dORpgJcV3JCoMRKrNu8QXPmuAF6rh9AKXI9fF7JdH/ZF+kT/Rl/MXBNpfg3t84U9
7ior93DIhinLIGLHstdtSGiwOgVZnYsJAvzanfSVLMBcj+oqLaZzMWC0w/r6myGmDKqZhqDaGS8g
yj9uznxuepPcelSR8X53xKXVYNB2RwMAoY3wH3/btVL3O4ldG6k5I1PiHCkI9xYoW6b1Z1vN9nzB
D+s9GDzcfpWdcOwIlp0kcRYtLxhPcYZw/MX0hXZa91p/Jjq3FriQMkycV6AI7WZWCiAM8kVWBCD0
faZXrAkURo2a7pUv7vt58aXpqu1o7BboAK2oWi7k9QR/Ia0k1GK4Vg45RIFDflesYFXEhMVxCW+p
UGve99DeubUHiAE/ud2LWM2rr4XJfjHnSGBwKM5tmjo57KeWP80LXE2BlbJ/+QZrANilbJbd/1AO
GjXP4Fc8CL6vpGOxD3jPVVY4TADGVAvx0g8pXBTRNfllTpH2c+9ZLhHkLya3Q8zA4uMZ2XhGIcuc
myXgnzNvIf6OH2GCpIIteJnRupIgtY+hciRAbnK+Mnk5ckrSHJGisB2fhyxXGY8dX9GVqhn7S0dA
rYfAuVo2tNrTmtE2A0n3OHnxgD6buQ1yqIXv9PvosqNhS3sghAwgYQo3Ed9oWy+HNTWAWTrjYxTL
vX4rDKJ4b3p+QIFhs/SC4qpK0+Oj21AN/SASx4oZZNkNiFUsu7OKsa81+FTvJ4t1e8MKtb2frz4C
wm27hUGPZOl/GZeep+CuJwXMyY/G5lHLmujqNO1DneMVSwhO+HKeNHaFA0qh4/Gj71ZWPDO9WRMm
EI9zxPF7H/zlASQiIgKEFvG20GigWKJ98qFhDRUliwX+XRGYdySJVkX8VpYui9Zdk4pLW7TUs4g7
Vf+U/WbsffoC32HSrWq8u3JjD8Tc4zH/eJnrVddBgELJdxl6f//Vb8VimzrZwFmDd8ORUMIhyEYr
ao629xIPydKc97zMpH95/T5SGEwEkh/+60bNr1fWWZeXqmBOsBCsILHcZsfDLayRRcdX4Oe+6YuP
3TkWgvo/6wZMO2FWVfXPsX69FlThYsqsVYmKJUD/4/xdNZTGYDtzux5BZPLHv/r6HhYD8slxgAai
Q7zBMrWCPrfoctHjTxT1lJqdW+dyCG7I/+PY7lZD+M25LBOS6Yk/KfQED61S1twgXAqwgrBRMAkV
DlLPr86ykjZoW0t4FshFPFMSmQ9l6WVFsHnmmJe0oCFKuYDZ/oqItUol8rW0YDaF4TWQQuEGLZwB
yxGvyRR48JhGUBCa7kUKd3IofqqJ5dwfq65Ih/zpxmkWlbQqc6regOkgk99mrM6sKNukLhI9fsz/
WOn1VcYWUgbXwuNFbfyRZJtRUx8fQPOHVDO4V4h/ySD2CtH4CY7nbmfptqQmUts+PgoByvtHFCbX
dDIaQ1OjPrX/FPM7VMmvYCpDK0or4aDpVnBD50oTu2TrhwisgfzSAZ+KdhkboP9SwduvlIaP5dIp
tly7jnrni8dLB1JywepdkliT7nCO1fnQOiweYqyNoL5Nqd7aQuG9kFQG42QBZOdtGu40zPYM2nvL
9bvF1wN/T15XR12J+FuJqthLU0J0jegMxEMAjnvmjWMPtjt0+NnZ4ZGVXppzV4fhIpLJ8gStPKud
MM+f6RZHxQ0BfjnajAc6HI8+7NWR5Fq26ACVWtPACugF8WZ8u8qo0tXwqAuEWzxrWMbXK35e7yDf
NWDLgrCEkQKvNFGaV64LUdzkxYMTthmKZ3VAyfWceJ036bNJXvOKnkqG6rb9/coUprTN2u6Go9aX
ch5xpmEcMzwxxYxhLqeRyHBJzgHsMCzpbfNr/rKkw/PmdYs/EKVzGow2f4qioeenewEpWFj9uyfx
O80wNEydXOUL881zDOYFa8wpKD5cguCuw//W3QOGxfWHN4SblpoJbh5uRpCSBNn8tNL2lrNQNu8k
Q/EyKnLH+8HJbZDtZN+szyBhIRrKk/QKNHmz0jHuwLULNsC8nexiYZZO+CaAzRbmGXnbhbDPeXHa
nmzRw9KOBcaIs50o/xPDuq3tg7ZWEyovZQIwxYMotkSnwSDQyMIIlhOjP/GI7eu1wZfpW9VdKBN0
yOZ4A0iMHnf5o9NW2k5utisAL8x16ZFSvH2SFDUCebfXC3B2Gku3T2a8LyGXM7o4dxrmbmFHUhrU
cMskW60WBnooVWd7/fdDSeREGdyksM5afzSfotP6GeHbYBL76Ehky7frVETO06WEFgJU+zpJ1qxO
FA6MTvCB65ZFok3fnHIfybkIRL2F4rcvT8YDUWPOdMkqecXATJqQoMW9v4IXmrdMC3doEun7zS5y
H2rsKk8OloF2odV4Ht6/GSXOncBA1xTFfENIzplHgCcPeeHKy5sbnOG3/4diYDKrNKy6iTgfG3Lk
QKHo67EFdU9+2L9aFaHlnC+GhMolBujeJGh6WDB+kpBiKkh8wyy8wNCK/hVrBB0y5UBxhXCIRMkV
axT1PrAXduYbnucY4Os/hOgZ/tVWGJFONh3ed1S/TTjYLGXwDVHtIuu/W4hRj12ylN3G0renhWIr
2rGWDCS2NFsl7opiNp2xAe+KCTpYZGibd9Eczw5RDKIqhsGCnhfUQjlaEMLXRYOjBZyoQ+wQa1y3
fdh3S/xiu78lnNgGhIUdYG63RLdPIsV1gNlimFy8h09eZfW1lQbB4/FjEPQepsvJVeL6njqImTd6
6UZbwrNvu2fr+7pNNQXeyOcVVaZpGqMEYd9YKKVCBGRkhVrp0VPV2kVoWY2K8cnHbVix11Fp6Uju
oTA71MHQZVeTy++eY5PW2+9Q+E1gwU+cT4DSobK+H6wSXc5xMRRpceeaY9JfsG08PosmLmUqVen8
jxJ5MiqyieMVcwr+1AZVx9mJ74ZAprDEXwSWa6LGU56CqjtrUIBWVI8db0RQ9QyecOi/VzfvEsiy
HHvUounzElGxFkTu3KvHX65IcRiEYm1CHI+TyMNeDXUcoA7MkdyoAPKJRt7Oj/qZfYq6ZQTVV6MT
w0x9DPEuSSPfjPuhh4rKY6cbSgsWGKYMI1O3PBXw0VefS4CmpjML0KhAvkbO015UxRCRo+UKBuAa
NyHztt7EklAETIrBKiyMoI1gqsQgo2u2gFy6FtVNi3INuaWoMGSBDQGsiVu+UnC8msfIQMJRVCc8
bU6lMzF3x8F80QT1oxqtbSd4/zmgaGCL4NptwzvlxBCNuv6bnDd9nfRtYOTMb5Q64S2EQe9PPUPF
ht0A8dr0hC4iZfOVvQZGTXtVeMUU4FR0THzNOvsZZ3XiwHM59rxsdNw13Qy44kpOUVI5oMa7vJW/
7hrffP2QnPE2FfotfLe8bpPrDaMDMAlqIO3+DXs1MCJCAGang7HeHXG/bDdJY+ilb9tWRo6wSQVF
RiYJU+/UkP2cYYXDfNLE8n/Mu+DanMNOwYiHYsOiRC2zoKKSrYznboC8K/ZoHpJzq8R5gCs5IRgB
R85GxcJbhsAEd8MoAGHw0jmeGEmyG5PEvLA/pBfeSdVLnrnYQnzbyKm2k7rjHAelJjIIf0JPG1hL
i/zREv1vyUleBqZjwmCYrRWr33N3OQ0ufGxkXBCplsLPJTy5YNoxq9eKEXk9UOifCiN9yEKq7wXN
a45CrqUzzICqkj/tGXBLPvw6VlNqlB0tpHpRHJEBM8rf6L0MDzj3BxEI2ck3nA3Hq1HK1ecRloz9
plH8kl6NMwwUQYu80e55VJPjuMvb55uct+CJs6+qpXq3dgG4/rxaOKFHISJW6MKt4VivoLCSfsn3
NXiTOfkvLgJCUNQiV9CMuUBmKTba/2xctELNoqtTMjSUA6H3OsprZn0kl04UTUIUFBQuZVlv6jNB
uQfTcGwjc537FsTacSjZiuxvBVVnz+3OAzxAgfbsoMQK9g396ChZD/S+NA7WuBKCs0vTYk/+XPiz
LhdE9/AQKpoQ/k1Uk+f2yKixWCZsZyAQolTDjHXgTmDgUXEZZz/mYTGfwQ0iI5N6WUnYnIDJEm7M
wqGNQJoHkf8wofGsNXDCo9P2JhKqvT+l7XED8sPs8BHugJvmTA/GEr1Nkfb61v0NdJ3pBEfFR5km
S2UrJTEq1ja1Fb4GrlNbSO8j7G207Yn/FT4S9Pz8Jn+ln6O2B/f9YryqUsO6w4sV+oeiPSxwIFgJ
/HNJdn+hS1yznSSnasAwuNfDqzy/uCaCRP3ZOCRjFudJkSHexma0NaT4sJcaSp4EZbUw3yevr78D
ZOa4g4SOcIb74zypdKL9FhOwH2er9vAAMw2EKBCy33BUEa2IoYDLZhvpLbFtb6+d7YefyJsEW7W+
xKlPgGboVyDK+Ahkh6aq/pFOiGJBdDNOM74+C+FvLZL8zYHbnbkgThp4lIxBaW1W4uuLj+KqODAK
WPweUz5FMBuszlw65wwBIf7JFOLsQj1K9w9N6NLCf7/GxKIUFoeWkjySoakufoAtqES65jJX+X5p
rsQLoiB4uRrU5V2qImjT9Wxy0jHbjiphAuzwbXHUoJrzupt/9gb8UIUVEbh8rkIhLGDEoWEwGUfU
/ByskuW0DfG/HaZCbdrBRGglukU2pq8aCP8kD5pVt/IUAQ+Es6VCgIgNPj3LfiC66bfaeqSm24So
RqQbUdhxNWlfxrbSUo+vCSgP0npyb7ShDQUfq5rm9AWKEiAEhsz/oluDn8hqrMhpM79MI6K3A7dp
/wvaA8sR+Jxo+0yq0dLjhFucLi5FsQAlzPEqJizhdsSkFXGr/+o7Z/qhAkJySUWtn+tvlPAkJj/3
ztD1g3REGj7GNkO7vouETposk0Gez7Ke59/vi+fnk0ieIqjuPcU1S1UoaUuZGjrFGttNFp3kjzqr
CHGZeRzPdWLg0+gieM4HkB+HUHlgF8tFd3WtQmM1l6mClWeHycGQDuvEU8CPgRvGL8Pp8l052QHN
i2H/ZPIYqe1sDyJWgpMc87q+hA5OVOYEvZgZadVmrRaMrPpajMBhpSj8k0gglyqw9BqVMlHwUTh9
5xBWcarWcIUGA0ObeUBNFf4r4bHdinsG2iNWYwf3WTvUTF61hg0CMcZkPqNqZ5OJLWquphOqSjVp
1Kso/UmD3WfB+kyqCLpyiPmQ0EZIBv1NO8RSjZrL4/381/xBI8KlD7CRmHuuNsJUroarBEGfb9M4
GcwPX2gfjxGN357Cl/6Jr2a3kP7rZ7jb/gMaMBm+g58tDrpRquHpdLczR/2hcx48ZRU3Zs5PzU4e
32SnektBcvfi3Bg3/YF/aFuK232mkOWZsqRM9Hmg261/Qo2YIscWKqxFhU6+h3B6q/K9DXYCRKNS
EWv+FMWcMh1bdrtTC9kVXABOWTO3uhJBJubNSwIZyRiH48kyHUoqQFU/+QIVq37QyVA7ilyrtW2M
t4bgOapy4u4iOEmvvEXTdXgZ7xdZC71F81ob9hIquIg4QdT02RBAd4Pn9BQ1JuhSkCbu84CFsM9O
tDystQm5czqssuaK+fr5pXgL0tmJ0vNHsBFnM2uQgOLM5acK+vnmDTC+mLH+iY3/DEp05AGBlOHp
MPUC+1vRZiEY4nAZUqQjKrTGwOK8e4K9WT/CThHhCS/EDQ+dJPEDIHLc0D1L9kuDJGGqIquaLer1
5n1eskwjBXurbor32553+xJPSanr/4ETQ0KGKEvJ2K968QLuFxd5P+WUeQqTBuhIVW8Bc9rnVfme
ku1yjD7HrJznkwrogPtj5jqBNuggZvca9e6tNzjL63mQgaapRWZ5z+hLeIsKNl+LAhTYWh7B09Sc
wUCuRZpWKIdte91441Vd3ZNQ65sReoQXjI75daL7SBTeDcdH2pTqSUaWZpHP5n0wEdoO1P+yc11i
vEIS8wzVO7FL/WDOk1xkGADTVqXc/Nl6Q/Iaq9NfNgWou6ayOzLOn0clMFinl4P5gMwxwrfKIOB1
ZxdvrA4a1v0doBpAa22jVY80SR8WLX/gN3PePIW5HQV5IrK39DzLWn1S7mppK0Kw+FV4TbpGWje3
PRANT3w/hG80CEi4Z9YdDWVfdfcYlA19eDk4gxJefYclNEz5in9mfiJWuZ//DVPvubCFCZG2B6p8
zTtzsU1JzgPFmUXzULb7cXFmmS3ysPzN6NtGCbVpAD9o5Gu8JqcLNs1GVRiv7kfjLUwKwq24cicy
v5UT1rYk/Ql7jezzH8qgOBOwi1hcRpON5sVsXX4uVACDxtw1pd6uo7zD/xG9Jr0LyqRq166OWinX
XLTotWQ2i1ez4y1159VIQXHTyi9NOWyVM/Ty9GTKnf254wUvFGs8UnOgR5OdMKypqF+rmkD3M7dO
4D86AvaBEETev3ftVpXeczB3MEPNjuMmY+Z5ZSgA+zd8tNyzsbdBIBpSzO6uIUbFbIg9rl3FBpjZ
hMdsCXElz+A8mkKttHChRcrLJeGtp2ao3VCn78loycwqORnr1s7Th9+2bcNXHy4QG+tJgzHz9Gbd
ggPdgQxLaf8BQ14jFq6eoXvsR/dVIs9RsNJICk01rc6L47rWBFqvQ/Tq8AGoz74++aGZVBN7r08l
eyYPLOmQ58+0QSlTjeQO7zV3C9+HYzdZRGnOaOs//X9cUEDy24+T8MKrJyG23WC5VZrz/rAMx0DX
QiOirxz0W/8sgLJvqODiWUbmlrQIknW/iZ2wNivsYKEb5QGmKZajBWCGp4G4CcVgkFdeF8VMPX3V
1e65Ct03VOvoUyVlsPsEgfizIyAQFZaNUd/PLOa0sb927CAXn9XvuKnkgwABw9mmHjHUsf0hT8w7
y4zQWk0dV8GGjfBEJpDHsoXC9ZNBbh+bVuOT8cH1tBjsiHC7sxzp/VCYEjCi0W7EpZPpE2OrYKaY
A7toe1y48lzlv0VRTEX4jKRgIJdOvqJccH1GT1fQq5z/DWBWU9j5L7m3oEkWbayBs3apezMvftn1
9jRL8niYYRKTBEeNo0XRNNYkU21BcoT20paaHgkKBmB95A80gjGQwwxMLCajZQFo4d6D6V601fAm
I3COVpD6GvnJx/v5pL9MIO0gtkBdCfdS4tvsJN3gkPB71RVqLhee0qEVMDPX7gHAMogn1zGg5HMf
CBE9vjkGuWhgwrEtOknsf80qmRENdBasrkJpvkMexSRLKIDIymVALLeUTJ9wCia3hCjeCPpEI1wR
mFxbopSWGBuCiJjDwe7ysNbwGRznz/QgDCldqqQDeWViWOFTPGmE03hdOidCmLeuX6HOWP04ar09
YQ6xruA4NvhWTBZtmT3FZK1hupOEBn83FPPdNHmxnpZD4l5EYXfoEFwvMlrQxtqO2k9H6pEfLitu
OsJ+O+UIvYByKrEjBVO4N5kQ3TsOcTEIoezgXwrGHHGJ9G2eW9ZFHOfj1MGZSoO3EfdbjURLg+HL
4xF7rEFOHS2S8S8WE7hnwIhyQcsiUx5Wp6WmYP9t7GsITqQzG7lx08WYNfg/sbf0tGqNT7ysKBsP
l1ilrrWz8GrzeeJb8V2R9YRUMomUn6U6W1SIMXJbT0zE4yoYhjRThYIzaiNMIp6jqDiRrYgYTBH6
TDY9kE2sszjYLQWt0kDsCw6WQw9JrA8h21cZ41vdaBXzCqFgQ0upjTnjf/amrw+odULGWtFrkLJV
fFro15p1C0AAXv31MbzECVpWehIuGf2hVQEqEuLLG62oxPtnVv1z0cna4hoP8lLPq98jLIbGk+Bs
hp86VRvNR9UYvptsKtDLA0gNlunJxoTdOCOD83bb/cvZal7UfpXqHKouf0/1FIIHxbbWglzDWfG/
+8p9IWR8lzvUdntT5JGQy+TAkNPYster153rdsl+QfyPY65bG3qoy7GhzfysbnJM0BUzbMUY5Xh0
TFX8//a9EhixPy5pQwyQgaxoDq1N389Nna/Kb6CjdmzqYyS6ID3yYn75/md32iwpgKkXOpj4A+mn
lUK9exrlXmqMGZrgYDnhbnabNsfRPWRNP8Y9qs/LDrdxU63J1Q2HgH5NYexroEteFI+SIat9OBaE
hHKvdPR61ENZqkZ94TLJRKT8vJI6jq2IUXsS2vlP5ah26dBJ6EJ94O3oB++UifM6iCt3gDhczCH4
IWHD6Z4nr653VTpjjxrWGa0VtWqzMZTTgZL/XWzqYSMDnFHy+CRkLoC2ROXMhXjR6z5mGSw4M/Hz
wbvbEAjsoIrLLW56MNv8NzTrnYO27ldCgHp9BB+HEX5S0Kbf7ZRv207Gi0679Not9edqh1xeCy+a
PkYDau0LPYutB9hjF12Ew9OqFNKDlUVswb/FI8Pk3ugc749wP94BBWWjERTzJwdlC5wFXHnaOo/W
JY4sAvy5V+6+YcaWG8Bc29ggKMar7yu0+YMaDUZTiwjj+dV7j6xdnsapcFeHJwGghMAIK2l63+um
GAvZ/3eI2tIOHq33bcHox2LFTeDtvotZWvr0GTPJFx/xxTLOTonZfWdkLFc616Dv8o6Yt1Xuue7D
M1IfxNSkgsO5JP0d5qO6rX0LwWCptXIUcrs3ZxxOOXr5hvP+D0aNYYqucV6osx/pNSen6fYMcSyI
dXAtV0gx7fdz1SiUdByTmt+PjDsAoxeS+aVba8dmzZ8N9yzL8tpLm3gJVG2UelxFtZAlE05exFOV
3rEm8z0sF9ahX7+bxclm0Z/m2u8BshyrE7b5djmIk9fKVhQgS9cbBUaJFzSyyz76td8611cMwKvd
3wc4uUBJDNhc0Vrq6qtRGsen3GgTuQ89mh8UDlfDA0SxqOgZwtdLz3nrwfNDinKEF77z0Q5t2vFm
Q+ZhAnKAv+HTP5S4ZJfeIeVSsoFUeZtqMm2Tm+Gvg7kWtNG5GXL5zcEoUXz3qR2oBned4hcfJrgm
3l4wTUZgr1o9X+H0o6n0vJRFwX1jxg7h9J6MUZuZ5z+JGgY3Zk/7WMmg1psPUnS3ERGjCvi34G+b
xAmDXaFSz/KIttLlfdJBOvylAUYNvIKSxFnOTnWKsXa37FQn3L1aV3OxkQEabnx/F/r1sSUk7tbM
z7e+38rqcAeVX9YIGQuM9wyylVXRKyw8nvrYzvYFY+uqNYsjrjp2OOOPFvJHqyBsRC924GtFnq4j
cDSjIFfQplIEzDdhgLX2zXnh05+6kdbhJhGnfYAQ59dwVuL4vdSqLeuOhgUkRKuSkJ+kIJHgSHOJ
MBJNu2g7edxZpMRGhLA5h1U4ueUrgH/8swqRAmUGbvaXko+zwEtfFGk6uVtgGuRdU2WAJm4K5GlY
zq1Jv4XRfEqHni3gdQSVXOpkj1QW1x7IdHGxFV+pk7OCLpkrThtnviy0Lp1agb9YVH0GaOIXTdsS
lCCm7PlvPO8PMzgkI8OFxHlhL10Ba6CLQUAWFokMqsiv0eZL3t0xZpdBQkgvMvL8MRHXY4zXcNW4
RhSkyS3Vy1AB6bd9roxBdOnau/kCbdh0wwfo2LAo+H8LyQuOOJaOBzSKyl2IRAlAfS5J3V4Enfif
sKeSbbvrJDBiCp8r3P7yReWV+2t4zY61EysY1MYOF4dZs8DVZ2fxhjil6onQ43Z50hUHqtGZPd7g
8SdsFqD4h36PWj1uMZ5E+QYYKJ3RfZqsW/a3OsHhppumTQL+oKfkcpPjv7NqJA2zjY0xEVVexX98
fQyybzlvl3LxlDo+k08mU0RM5TsK/FDZR1zcxknvqgiv9wVkg6+cEkpydh/8KgqJQRRnu0hhd+/z
OTJvy6B01vtdOVqge4+BWnTkHLCHzc25ya6oG86N64R3XkzeZVvl+tihzjkVcG0/HHbfktx7o6oc
rgKc+uc9XsgcG4wTpqb/u1jQ1MwYEXDhDtURI5O0PzcQYWxTVd5Ir0wEquFh+ZW3OnT4Rp0/ZEt7
cGlX5G9whMTlrPSSfWommdr0PWBNRlX6ODI7y4B1Ze9Erv6MTM6R2iD46FtCIBkXpnJDc5PH/khp
q2e37R05AeIz+ad23dtoF7maze0i3V36/Ni7X5BW5WfJRopg5mxdkjc1/Dw3D2oqa6CS4VYTJjd+
OcDyHaXkRSG3LzINulVGmXalLXCKsqFPHMuigJEDnrlIt8sZ1TVWpQcxB7Wfba615lLZfT6ok03u
z94quU6LeSpv4GepLYFI8iENLMLyzX/zcCoWb90K4V1y0Rss8ehWBIlDV+gClxHJ2jdHa0RD3Cxe
kDCy9wKB/F1Uo4AB1+zP7uoRs+AFT90oNPYgnBllx7CYu2qkMTmQhEsupnqAxxwKc3Z0WgN5Sf3N
YSUWh8aJSCF4S6C2X3Oqp3QZjAWg5ackqJMSVaq+1g8mP8W8y8uWNYHlm6vYflRL7FlutTreBqHK
aAoxmKJ3p1UFMQS88cBp20H/ZTIvm2st6UgM15cO+JonzKpXzqDXxBL2WvH1wnMgNZe7DoFUsKfb
Xbvehxvjj4E8bGRX7FfFZ/JBWNEOiJeQVfMzrr8ZDPRvZ7OxoarCVS4DCIZEJNXEow0eBJdWmPZM
1P7JBLlrTj7dJi6HY0tQQfWbUXwOsXdueMFrYZxHGsIO81YF1klqmgUpKaSaq8uR6QBnAMMr3Ymz
OAJP4TqWkUYTGX1XQURXLBdHTGQL6HH1m8L4dqii9Z5R83lVFiL2QGSysjb5nU5DYRUQUwNZFkqY
wh0UKMmhYWQxxomZFLchbsgQypcMNAmMKz7S3w2xr2XVgq6coG9Nqhe+0WuE8LfJPIA3cykBhwl7
9A7TnHPG95gf/jJp9TobICoKgwP+alSr97pHdhIel9sJaE3v7krH2Z3CVKZZrdnqNVSl315WL/va
kE1FjJZMcai2oA5Xl76AzvNhTAMfrH+SB/u5dcjUXWm6gIx2QXtTxC9xxX++OvvcqY0gzn6OYn9k
xQDiBJlQEGZAQyaw7zheUjkXs2zZcNDWAPZ9InQ8aaZgfeT0DcBGwWrfYoR3vL951+6NiNZE4mxx
cNy9P40wJYWz7zkldjS5oCHmir+o6o4hywskqkeC0QTlw5hrlOfwrX0Ph0v33tgsxfPLrt+euDq9
l9v8wRNXqLqHTsckqSgol8PNsHNJprQm25FquSBHmST8ASqRug4Zr+S9wXxO9dLk73v7ZndYPM+H
4q2w6ib5F3vKSZ+uM2zhWvZ3941LFNDYQejguWLDILtrwCexL7sG7YOcxZfVM/t0ImvV6WkVqYfB
rxzNHWdhSrAk8f9XAwFBKt+9VqLb7CAPJWEwCLXm4J47d39pFc6ECXLNn8aHv8AIc38HzEBnaq1w
TJnSCMV8deD1w2Jl6/YoVNKNssvTa3mwFEVOEKdGhu0JzQn2+t3ewLSwhDaW9RRApUUPvs8lNloB
finBUIW9OfnjyXi3blQ0rX5fYrsws66bq/0fzzQfaUOAqkibuaraRYpGGM/0d1WdFletswyOM/y0
CfuMjy15Bwo1o01z9n+UwRTrUdIGymsxAsIwtNGkyA6LYgAoQvsoMeEBO+xKs9LF0EKXiWZl/9cj
/1mYgr3ETgUL8nUMVxyY1b0JS05jU5gZeRVe2ks+T8IezAfOJqaleuXZoCV1yAH2ycEUAHUrVqzC
SMdub1DzeP6551QuIf5wANA+Evt3/oPbOGnLxI5eXvWBJLk1gT3ABMiEoKIGQlRSW6Yc1RtVUdTS
zcZHuO2pUGICqMWP2Bqu9gW3o4ff0eCYFguXkF4dgsCBzqNzgXL3z0y8DzDDw4LoGJzfNrSMEQ7b
1syi5pLLGHGOUuhmA0KbQAJXSzM6/2pZVpDeYq0qCpm/pr1RzdSbE43kE1e2oly+EzK3o76+v/Y0
EsTbHiSgsRmMUAp6gbzQmxJ+laMHX9c6UGpbkkvObm5Mq1yargSnAUs/8mRda7/4zt5JLiFcDKU2
hyC8tsOlG2MZcsae6nMNotMEIHODT9zSRUDIcJUIqI5FdKNiHfFbs8FB0fLy5RNRoqx59nhuHl9b
6Yo8NoI11sO2AyZdNG1FimxnOzLAvvpGBXqAp2BXP3s1FykaoDARV50329MqWOenwfPd6LG2TigS
B0st2j2UZd12uV8DyXw6YB4d6faQM0HSxyyOTb4aBKByq8HS/5Q/uj5uI1ED3WUxG2XZLHEnRjHG
ElJEJS6sI1YnWWAD9gLza+UbHxNwrqHX3G7oVbYhM6F2Az2zEJ27zT4j6TNYtTV918ZDZY3dex1I
CnfRiauQ0llz+0pQdZeiZu1vPYrdOVmQc0U6n8P0bAi+Q4T1fs6WqMNMixk1/51XeRA3TzByiAhU
OZMk6WNKBbtNlTvVLBNC8NJ0uHVyUPs5RM7/9KNd+OsJiq/g3mz7xyrw0yqvDpOT3BgiSTrx3b8s
LiRzzyrjGj6Y9H3vm/80ToWk8AJp9G3Ca5DeQD6zJfGk8dZRkW5WzIumf5BpnmtJG2arTXaZgCtE
wBIHE2DufG+oaApDcSbcrUn6dGW9twNU1nUnKuV5TcLtA83BgnnIWneZ+y2Zgf8hwc0JpY4kXg0y
FVeTkyD5q1RTmTFJQtFQZNbpfJshmTDd3Svu0aCztKyT+e07K0BcQnihvuUuFKEmCkySnqQ5bzVK
fnfy0TYk+QPUNKeRxp4w99F6T1swE6hURyXfgf+KDcPe/1H9fHWKtZWkAS4skTPu4JDOd+tRL8Wx
JXvTe9+JmO86mBl3Z4zAFmrHB8sDN732NkLfesWvT7Tv1Bd+bd/cGl/MPfbGK3LP9tb9Z7ts/jxa
4XJHsnA2TNSe7RwK+jGtvCXbv9hTSU7iV8bLWRpO0zLyl6PXZ2pDiNF1klJqL+ooJZjJ+Pv6tbJz
6zWqWH0rtiC30QUBsc4XgzMUzGrL9XvbK3hyPEQPhWDBphKiQmoGrlXTph8bBZxx2tkJpeCMk672
4s+l807CN19VJtPKsg6uAHYwZY6USrydYYzvHzGmXxzL4RNwefMZ0CTVMllxPt+N8ZY600Nk3qGo
VT/hM7jBPvIeHd7OxBLG0ZwlSXqxSQaO2aF5dwZSDhV9yQLArsUkxUzVZ+YMvC/hEfvaQJkcGDQM
swtxIy5fiuoK8ligv2etaqI69udGpGPb3whETmTRfqRapyluQ11qDy2hpaC1kKUdx0Y7fvTFUhk0
p9bJJdy087/bjTAjGMs7cHnKIcLDyF3QXKftEY0ySL4vIRsXXeiZ/tqjESC9nB9ZWiypa7h6Jmjo
KRD2Zm0wWdypMpqCwHcdsJeoR+zZMHZGPuigcVy4tZRzTRDG1xr+DKRAyGG5j6kp20Q5lAPB35Xr
Q62HxuquI8kYVe+wWbNqD0SYTkCEx9srzR0PiztBl1XMNIV4GC2dmgUjuinwUW0KWMPO40XFRn/9
rfwsNkaJwkPuG8BkH8sHYX7YX3Se5GAN2m2+CqQKXuqT3v+b2w+w4YmFsJ0wBGQVZUkG3JhiKbCL
9JKpKGcfP/V3d5Zjv+TGdHMXpugdcFL2mUQT7GQ9jF2TLrEY1EUcff+iAFzqk3zeTQCYRqnTYGy6
glMS4mqM47Mve8p4aCA3okqVTN/fl2j54+0/9se8VLPRHSq8XGWpN08I85UZhMaD7ery8+eiL88z
wNlcf73uUPOToDQO9tNHT6udkzPBye58gi8NsXlPpLujVLqU9zh/25/hujFKL0drMKrzfEM8VjK7
HdhG+LamPvqJB7JEYfn9+RgQGX2j97Dm/fzkGJPtuTVVYfBArCpu6j0sZ0QIM4jpGcwaytTxLElT
v7eBkIyaA/PfFyGySspNv/7hgswjhZi2WFdSgxzy4GZb0hAL434O39Y2wcz2hqsocbr/yXxukfNT
NKleUDMXSD7m1PJJfrueeys9bX4gtaxlVJQ56QXNnEjxwIUJwyoyNBTkehu04L44PAXmkF32X6BH
DrNfxwLBytXrwFFqlUdt8HEA/KFBifvL6rNNOLZjcJIIT+SMsbToTLt81MTjjCUXZTonUb0ney4J
uZ6Ww2/XF9Lmh4IZfL9xbqpv601k2pBag5LQD6jdwiArf65Qu9XJ5Wv8xjtG0l+YALJOGYdYoUXy
pvx1acPR/EvmzwPKkPt1sgezyeWDsSHI5RzNVXkpvqmF7ObiSv61Yxti9NhsDWuuSkER8B99bSiG
GEFdUiKu2UHFyudW5OgDtrKicxrBVE0D+LoCA/c57fe09NcZL5ECqDFOEEUaDJQ+oUtE/UUEpfhb
3MSnK5Kr4Xare3C3+8ApgkX5/Wk6x2OmA1Vs7ij0I3y/WEp9BHvm/EfuBj0e79Scj70jZsTOGMwZ
Q472lXKy1iAP87RBD8xjJzVAZmDLQyATKTDrbbsBqINBBUeJN+i7cqf6twSRBxqxpBqAcV/3xW8R
ff7MR/MbmMEz8Np1AzZ9eNWgOMsI9Htp0PqMvXpZvQJZZvWqIWcnnspgd2Bn06mWw5i8iR+K11lA
L5WraxoBOLUPMQnvr55tMmKgX9V6NSGkLmsAt74irpiCXiQ9LSfCUgneDwodPKrZRtoJHegYNwUQ
dlKoObKoUf+yUrWxCrtk7xpfp7OStqYKMgN18z1hEJ6T1zPMsYG7uwNEVeyhEeXuznZ5DRcn1X/U
qi7nGWVi7ypY1yLMwSeJ0tTXWN7GaD8ERxX+SXx8LMDjwcASl48uP1hbMp4U22DfxY5YI9mcYqX2
plrrhiGoXbniPiTrv9lyyHswmW9iMMbtl/g25vwdh4JtDfmNWcM6Wod1gTJOELZCNA+Atiw4N0gF
Nv40IPJggA1ek5wxQDMJot2TwSm05xoIBjnlaACcpwO6hemRKCVDH6yGs0RKyXQZs0Bbcw1tcfak
Tr0caz6kuvgQBdQXbPWO/miHRcmdO38LMYMG9lRchkeC/zcgBPUIGvoJI275xZRzfvdGa1BwswZE
tV9jZBP9lbe2QEbjQryZGFuYzW632Ky67/XRKhY28CldGGfFPlkgMtdYNSBSH+KRCYLTV/GPhem5
40Epj56tQRt1//c/y2tQpjBKZuECmRZZKaREzgW1cCvGxUwlTjpLM8o9WTBQEPFQHDDP8wY23Tou
tKnXooQY5NhWOh9oVrIRiCJM1MA++z7ulbXRv9Pnfx9N8JjUDhcIY8yjbW9BhQlS6C4SFYMefCTF
IhAglADXVHFXPuIxtUPOskJ+yCb30wBu82vJrbchk8IyshZap3fs6oVdrLVJ1OqxmE1kayukF4Tb
VSQSPR/jpFCVlA84OKF7qbvX68EZJf1IQE4nClH90SnINmrRUIqsIOchhIH0u+G6AnjqZ7uYEnEi
rj4r+3DnXK1dstmo0nWYM3iFBnVSmZNJQ6U0bPH7MsWhtUNpgsk9PeXm4jI+1ePO3HtC2nZ1X+0x
h8LLIKXFhiAcq8AanWs0Y+tzB9x+cnZuie3A+0SPccbVrsROunnYT3HgKbm4SD6qqxagDsOPa8RK
Z0PPqBCqL4IMuvuj79HpUCyaWawghPvrZgiRW4Kr9ZuZz+XieX9tTBsnzNdqDdVjP7J9nYmx980Y
up2EGy+viEqEdVwL4DEPRYFKNfBy0PdQVxU8UIeQ/LGtXWdp3w/WLnqvSGtFMLBtfgaBW2cupEpn
EgMNE6+ieNEh6rxsPYLPB4MLCA+WPXFKA6GzFRQOL0GrH7UR08ctLjraCrEaMeQxTY9xs3+KHOAt
UiqpWFokCRxwP5h8FJW0zPaD+1Hodq3nDCS/4GW/9c5dm+bqgFrqNcTPDDerED0LzygZJl/V+2EY
/YJBSjMrECqePuOPi8mEINCSclJ+MnrRjecj/vOcz6WM3af7bKEqX+IgcNwe6kCs0k3CFltA7/7+
G8u343i3HNuZDHoZpNgc2osXlnSXaqf5xq2iab9Uonh+BW4e9++SB5B/XyT4dcK9+BuoJAzp3uXp
eZMSS+DPHovKYz6HHGspd12dsxvhpQP4h5hNK33C5ioWshjbGr3ecfDfYJtYxOhohZA4Ilw4aHPi
PVi3a9EpRE9dExkhvBXqmFTfUt6CPxraSENuoXBaabe1IYgdLgVQnE2a5xoGO0k+wozO6nPBl0Pt
mjQU4qUglqWGvLHkEI7k+7LTG2umVZQJfnrzwNGtnO+AB/qdj2PtL9Th0PkHJyKW8B8PcPihfDeL
bIe0gmUhScDFBN3XcSvIhuJWDP7Kej3RjSkD2kXBej4Qh7L4VgBKe3s/TEEi1gpCxNPsEDyJMCzO
J/H6JF6zEgNRVzv4IXn8gZYwDf9Fwy86ON4wXX/yXDmRxMxYf/LDDu82FdjdJb25ZMEuYqFEE0j6
bGeVSCyTgm8+x9aBjJ2yA3ex1WBd8024ZJph5e7B+QCNuuD1aYXeAosfGj6SkexsfH1L5n9Twkoc
djxema5TFA3O/ZOB/J8R1pWL+c0LVggp2xS7nyi2gGOV+6+zWJWl1SaVv0AOlDGALdmTcMu2WWRD
ynyHCKSeeLu4tqKC736EqCZ+QloFTE7wY0CqgVf7OAplKGKJx4FEXiIXNXVM03hNEuuXf+aJYbp2
HrRNuRiZCqAdsOlHjB4Z4kg8U0pjt2wn5oUohRkTXyxuZFPnfS1Ysxi3G2dy0WlHz73NWZZtOdTj
zYzeDC8Vitrs/sR2/+uXVR3J/Plssi7yOF6iSn8EoaHUhc6qAmHhBcMya+TztIwhqhhG3Suabe3n
u6quq8MS3zkV7E1vlEP8PZgeEkTVeeH1pgMWVdV35eK+idQqSrIFLV3TCC+D1+DKdjhwwZ2Fq9VJ
cPYj2o0bm3TkqrcE51aczvDQr6d2soviuVUYyHX00EZzfD/lKqKVuviSJSjPjCvgvXj3sTt1Isyh
GBEnI0vnW29z3ILI3+e0gcSbRAZjnh71bsJX/PFleXGpbLxnBHzQhOjto5J8pcHS/oXM2+k42eZU
BJStUrcFKBv8OM5A4JX3aEl6sYMjZGpZ2ppqffNPKPt9lmdqVimDv+rG/Rz5EdzBInRwD8THPzQF
jpQld1qCDM7NIYfaevdTWv9cXSmjJ4i7XhY+P6wbfhuLKgc54t84UTCAOxTbmndGqudAhOJWkExn
1GUccQhecS1BMbO7C239dC2o9cU5cqHvjVOijOxeepYTQ6P675XBxardSETYnbktmuMuDNFExAhF
+HGSTq6HY9krBFiFO23KmkVp/SmOe260CZhfRxSWKbwoag+HiPOsdbjD7dCUVnYf/m9DPI3SdI4N
LrQ6+jXz/kOw0lrLxrU8O9beaVXB1iz+R9VNzR61E5xF26G7DAi3epwFHYHjquUlfrtxqx6R6QsB
DZ9n5Lbx5kMeJypWMSIUn5Eh7rEg5JSWq52efIT6syJHwX9MnHPdKaCibV2E+aEWQuD4Q1A2HIZa
VlnzrnWHtIk/Wx51ODTkVIbh6JtaO3/zZtdBK5zhT9OXfCq5/0r3yMkt9wjsNoSQQXij11w+vJX/
6aI9PLUPZcUOEBUxvVmt8CaRWConEDO64MCnxFVjB4Xqb2YDHBJwvz6pyONO0g6t16OTMhmd4ncC
RHxP5pcd081RBQ0SMVUDfXhzBi7zoYvv+bKaqgtf/lF1vpwbatTrSqB6s0A/aqwogHO4DnfeltU0
gYdMaJZs/s+BwB6jQA2sbaP1nX1VEyHe49OZh3MsaEGv/iN1y6tfjA3yDIciQQSuYB8vqEUWXngO
hlrVsshF+rrP4EdRgVc8MyBRZ1Y8CFi6OdVAkYbJy/VcECbZ4DeflqcHqHKAr7tcjDc5pMzVlGbn
+A/amTTlX96Qcx9Rmlyiv3zCkz8fVQ4nEp0RH+gRqtBR4LWYiLwhDEgTHXpHTeGONr3iJZ4eK0nP
phZ3S2OZrjdwcE/RVVQTGDKyM4qgwsLiyya50HtyNBDhDCqElD03v80NRew8o3fFnc5NLyuZ5Any
ZnEwp/hyuCEHkYQ+RBqZmPHK64jIDga/FJU21hKPE0l7kpC2HzncUEIW5YegLVFSS26CJX2K5iCF
432Bzr+j9xcs0IKCiXHjFMoi4xYEFrWntFYzX97l0rajA7f3g39QE0UP2q3SVnO9UxeXFp0GGdXF
yShjXp4evJb9wlFpwg72I36SwWZcyeBWPW0G+jpk5uaNstmT9QwkZcH+sTgaQIwCWuh4DIO677Mm
zkkWvuyh+Bwu6diSkySRYld8janp3Gnneld4Z+1mL4YRC0+XK+v0MP/yYz5V9Pka9xwzvWNnM4jU
cUpRuC4mFOdczQBphQJPDy5mmQgkebc6LTBuFKW21Y7xQ3D8M2HIdVcH5od1nV+8LZ8jCWCM/4yq
DwHKNW1ydPulVkJLxPSSpkAf69gHiuFpNQS15LGoywfzvAQiESyWmHNbfqjSs6CVPmRT3wKvIudU
SlEVzVMor8qgTKO5uhi6SW61LOReh6z0hZPq+RmKbVpgNLwQKI2U9d6NADfBrPnUtY+RzCNq+gZs
kFv7tbiEbOZtI6pFYi/QL4liZp/V17cTXjN3JP9mJDQpSyz5B0IzeZo622EZdRJIkgqK6SW2oCeN
9Wwu33PUJwDiuwOJdmAdButJm3yuxlS7hfOHjCEhzwfKbiApGjoa70BnVxQL81w813kjh0aBjI1Y
LBtDM6lghHzYjl7AdpEkSaMNKbWzAXKlIQ8C7LxIK2ot/4iPnIKPr8kvrn4l24yl3THtosvs/kAZ
e3nNnetFPRE0akju4i78lF46F7UmMplRF9NoXCPejWy4bByc7qy2zXsZk5DOj9wNfOmBai0iyRT8
URo8xJajHDkwsm6FTVVOZ25mK7FnDkcDKwUi3/JS6ixxcGjYLCxyqjgkWRU8zvfNA4NzBTH3d0aK
w/dLOXioKgNoFpYZtG2THTYg/bJZ0T4f7EgiIQKHVmIud/u/EfsMfUV7DgD8EXaAHYpdRvJ8iPgy
ipLBaIK+I76G0kg+6mSLLfSR7hsBj3EhuMLAggzVT0Q6TThei90+BK8FVO1uQP7h/8GdxW9D+H4w
jXxKZsGC4j35nwb1cYZz84iN7EE4BbgT9UVCDXGCDHLtyMMeEvwDVG3ioAMtJOLROdM2hJZTTlKb
nPrSdLZKh0coIrPVrkirqiRYNkHNJwRQOw+fCLFMlTNE3TBGW5VOFYuX8w2XoPE2I+h6RrxLHu1T
R4Fxsoy5hvS5UED6rMU/aFsU1zn2RMTPGAENIuXLKYgWHvz/ItHbu1G99kyt5slhwePaUWwr93Ji
futoUmy6uT2R9g1ls0K7sTRCFAU8A5s/KE0ysReFCnL1VBOaomL4TVgwtpM0Qu0PewnQl1TSJimy
HmhcPpLHC0bEpBP5p59ec9XfAbBMqcwBhhBUofx/Pe49nFJw+CpJ6yBINhuO+kg0x1Ec9omVPVNg
QQrbN2EdQGdTnPzt/mxzgKZtyfOA+wCVPvJTYq8XAG1SagsFDmMNeWwDD+Ibi8sL9DsS0iIejJnw
gAsZ5KIFBTBGxmXYtN4zRCdvlJH+OJRLqMiDhjKfzp5jiHU6iDqm1zldjNl9tBdoKEb0csHnlSEs
xBZg2tPUqRbtwls0s/3Prj2rskCpV82Sw76//iVQPeLYbSfyPkYL2WLhi6Ii7+FKTik57n9JEoJF
Mp5utz8GgTgn/oGwKN/vJC7fo6r5F0UiMewi/+lO7fxa7Ws2sOT04D8HXsJw0w62hp/wfUHRmHbf
PxFbJPgHJYh04l/qNFu6v7ZaURnFsOnM6+UaD1Eqe8X+poiuVqq8MpWFJr+t1QfxCboPG5FEFa3+
/zGtqKyZjVp3Cmy23xB1mjX1jVdLZiGPM6WyBcNu9sTGt86WG78gKuOMEL/FouY/n+JOUJVfQUo0
j/uZNUDk9chw1sdFiOOxBs6ht5nDzEYvkIOzbbtRxbYzJeDdLq1JqRXgfdoi5akm6VjXu/BZYRvc
9YDp74vWz1qxpOd+MAaLogQgOMy4ICovko5uhSDfqtC5jdi11eMvTIZvH6nLN0jhg17Bi7S5FkK8
F9yapIuSrPoq75bIHZ3vcClFFE7zKEOxUA8e65tmRxeZJs4hhYrgfBt3A3LStiera3nUZHk0jlx2
JboDjCg1uxS3NRSlhdsmujeob9Eqp9mse06nmMyJ9hXHzAjmNTfzyXc3mdfB8YPb4yrxoDOJtvf7
T4tnYemLY531qSX/R7iqn4Qdt3mFlhmk9qhu2oKVNmdO/yQbiXF2/RuiImQLuhCk/EcC6d56DZ+1
VT+cHOVRgdWXA6IzT/2zVFw4Izbxg74gOpH3DhAP/9FfDiAYakipcx4519J3utQeBfVruRNu18uf
S2+YeFPV6bRo1eVw4DawLkUROonVsTkaZFGJtFyEzDpN8rteLTd1Gjo7oM0I8nH8LZROHR+I2K2o
4EKdbaGHLo6ctGTsxlumFhhqh91Mn5TdV2F7NJHg6siFABQR2YIIrDZKQ9yJjii0X5hylYoitVgm
caXYzhoQ0XDSF1KKO88OKDt6dUmuOT4EM3O+TY6uB6np30JuIGSIP8210NnTSA3PFmY875JtafYC
JvFp6YZpwK8D32p+XjXbUh0pVU0/Yjktvg0E/D7pu1DHOkRn1FiZ45ZnMheNnZQQb4gPXiV7eQH0
XYHaQeBwjMF2gv3tqL/zckYgjwqsAz6JCXmtdrmRFtkK4qM3btRtp3uuGuMt9aVJmNyAGDy5SL0h
4kuRSOtcjCAcNiqMTLYB6SuHJu44kPMu8XdH5OG0Z1gICagrXZzlrhOx8ljsJKh74aZvTM46+wnV
a3gMemKt27zugCdN04FmKCCy6Dc0xUZW3D2VzpBQNvl+IEOajqAk/6MVsS7Ogy8WlowyYqUFqBRR
Xv6sgprIFDArCQFWcw5Cf6YXcwSgKQ4+2e+uZ6Nq/76DxcqDIgvga6bP/61LHdCCub0eLRlLx1Dr
UU/bnIeUtM0QWFTsjkkg84QLHYOx4OrMnVC+vvWB7/CBl1O3aFwtT28uG1GK748u6ou6hwzG4r7+
Zr6DXUtyJYeW5CU0UVRS2hNWAiydQmU5K79GJLUNKFwgabDF5fY/WWjR/ngahAMnVm67olXyBwfU
KsTl/mwYssZmIFTMpaYap5hsqFYnCl84NCg9WOP0B8NhLEHTLME+LNSt8MYGjK3rWbff3Frr2CqM
RZzJHkHAFUf6gh8rYUEt3cEGODT9pYLm12WNDpn4hBLs9rHDBvR4XSz5BhBGSwvpO2upK1d/k+X0
UvvuSTmAJbhnmHwKB3IWQGnazwpj6bo7G19tVNJPKprgw6L2lm8nr8qZXLefHgrb1kQYJVOikbB+
VYTUtgiRfxVqYzaAHMvwgoRRESxXtb4ecC1IrRoKaeL5dUPnbGYUmJuPIvfC1nXcB9M+lHlwTQW1
e+yPzfiMBAgvKzGALqmOmFTmO3iNtSyhziX7akQAc0J4dU2WcZqw8ZppaXtOWz8UfOI4kCAP9UC+
iVBFyEzCainvI1sH8oCWisj2lbGVj5A6aNdfAUCXL4uF8K8m14akbfveEHvhjAgF65SJ29tWM/Jc
FEL9npIqLqOWqaLgrH3ONyAknIiZcbyoa9hnkO/fvGJB3PAfGB2O9q9lca4aOZJS+Kx3H6e/4vBi
p57PQyrEI2ry68mrwvmHV77V4AvzwNUXUDHeRrBA7s5QhejCf0KdzWRuK/YvJ3fIbb35ph3u/WLh
2mappELpTpDBJ0bkYd2TezA2DgqHs09/qJQ8BUGk/QWVaJT6oXAgr+ZxlZWDFNs/1fI1rRHkV+Dr
JwllG61AwzzUJFcWtnKCP7nCb2L659YdJaPv4AQmGKCXrxTTZ113QpdElGJVQZ7CJnEQv6iJIaVj
jY+0y75udXSH8S+k5Mn10dFRAu4s2Wk9wUCZYDB1QpCcKKXuypjbpIuvf/2z0s/6Q2YY3CQ+mjeG
+1PMEnxOCCBkjmKapUKaNcdHT7RGu5XapO5qdcB8zC4wDMQhUQA/0DiB8YrgRc/OxXVN3BsIFEOh
u0YJc3mJJ3MICQvsTnl7N+DW5OSbRARswmKgdR4wL3wV8+7Mh4mzZ3JXS3e7WRO9gvgevchac4ct
fmfSar7jhchMORStDG87uScvqUN/xDSPMqBsBr8l/wqL1wNrvBKq/TgSJmlqrrdmpHjJkC8qRGhy
n018IDSAyx1m8/sPNiiFaqGQHm643D0k0mBI0X6UdOXiN8Tt3pXZKlaaTpu4bVarv7V/F9g/6fjF
d7zB2EymBPwA9lMU2i1Ld2iP9qJpS2Q9S5nSDOE9lGbPKV7GlUG+4luQ0wRjWCSGLWP0GpVDlFNa
VEH58WPg4C6YuKRWPCj0hKQe1f3UqqLIiEZCoH+vlKwtEPCW/wwMRAUg3dRIE7VCEdnx1hxh+SbE
kWKMPDrUd7ZNd5ZjUSB0bI8/FJi1G1lbVAmg0g+HhSG5KK6nd5bmeoN9lx+osW8WVB7WrmfQYwXC
EMq+g5MGtnaI1g8BS/Qg9Z+gr/kw0hsncURA8V+tLxNEaquAoN7gMggH0TyFKiQmVNLwVpvkXYxq
FlnNISOdhwpQJIn2TynAfw93JMtq8eocS66bl+Bkj7Ch8niQiqcSEqIP5XigHAX4U0soveZrpMDj
SJj60+xeMbmgwuQyimdY1BXJ2GH0ESKMjsu4wpHHRAXoUol/ow3OH72eKGj/WjEoLT7VuNSvZv2V
q+Dsvsxz741XHzZy6+T5HePcP8lAuqquFBAVzB9YjNv6nQCoAp2rDDXKM5Eh/CKwL6EsUJ1xfg5c
PVGy8dKavFxJo2FnlicRcF1bOkXA3tstG5QYQ3ncpY3ATRpyBi5GOsf3ELfOvc94pcCA/fA4fzW/
HY8RzGlMV0Wit8aAC+Mt4LfeARcSezvTuSGxfBtn2TON1jxYS9GZJXY9ottY1bxbw/0n0zfTERk6
K7RJipqmf7rMWFbrEpwsSMrqkpFwme4drLmojhZrlv9u6Gg810XNTmSlQOfNlJPbPM5Pu0CejJfY
DoeajcHF/GEY5AAKbXPo+ggtDhdMuAuAS4ez1N58roRZHdpFQlKwESznB5tN2fwpfTni+K7R8xcG
KnnR+k40DAjAkxhhUfTEOC/VIyTg04hSMgjqbo8mmbJALLYW4gc/EK91FOOHkAVMTkn0bWL5jaYO
NTvXM/Du3iNLW9nmAjlcSLJqkZQOEI80q5+OsEAjE67f83drBhfV+c57jV1q5m834mZiBLS3x8Gf
CenFWzBVcaDwVTYk3wLE6A7LOJ51mMB/p8w32KyQReekCZwQSaFOflTXGdRJU73kmTto4rQh2K4N
+Hz0HhVTRv8qMtOhAh9PhRQjAgmz98W7ukyzxBYtjmuzUjuQ472N75fNvrWNkCU3l/ZFoYv2P5za
XRUGaT/QF+w4aaxv2FOWuVVJCUHxBWXyiaGLzrjPLibUxmF8LyQUsAD9StaDQTWWmQu5GRk4P/p5
La8ZF7xeye/H0cbo1hd5LN65KJY7GtuMPzbjBxJyKZd2TYcqzDYnpEpJ2pbx9s5/fqCnqe7aHb0M
gA6CACYNt/J8nUZ0ss5eIMkVUEsUayBbym2a1tLUM8XpqNn0+Kops/40KzUrKVXYo76MeBtSq24q
En2FFX8ysFM6EM+7egysQMg7qhbOEcxAkRDp3NZg4hm/A7XbTqmJ0e8h0jiy9wi+Hbd/jNSeQRxM
ld2RGNf6lqsjbKSX0RewJgCe+kLJ5YcwurfcgrUA+x5B6aGilFaDVspnhrcRtrDRAYkcpAExVc46
PAnk4uLugWT7jrTfuOBCXfx7dVdwqkZJVuxDw9I65zCyVh7IfSsprk6imffrNk/xzuTsPwHwUKNd
s1BEUFz8scmIoKbi/uUlSt5QpZefCm2t5hErcD3ys9jXZV7jPP+lDat4j5Ut2jlhKkJGFvtgWfA5
Fi00jdWV8gc5ad8TZYYgv+jo8gg45/2kYCoC5C2dyQyxLwaxbXP1/KAem+DMk09MZckSGEA5Hc+3
fwDPNd+M4nR185SlSOF6/HnEp4EAsaxmJvYlAGHl4EuDm/Z5UD7mO0fPEdR7cOY1O/KQbpHcnlg/
Y+5RD/uCvo7pdU3ElwRsvNGGGLI/qE0OEM1FQ8vVXtr5TvPW/em/SfJ0G3lNewxHK2woT8ijbYtA
W8euSbTfEbxOst+VOv2H+l91dj38vw+5Fxui3MOK8l7QZyyR6SZ5NI/EsJ+Nd6GD2cw+eU8/IKfE
PGHKF3K9bPYCXTiv9z/3Io7aZzQ26/TGCO69KL5DvDIr4idHvcZEC8+/hT4SfuwgE0C7yT6JvcFk
YDjAKEkMT+zNvtjN829sQpvLRG5G6ReXEId0gAV/9HvRAc3Qc2KZGcZHuZ2NnnIaPVG+k0QzV83T
OarQQD81xTF3SIVnJE6Sz3ovQAZBmTIIbSoyFCRoG7aN3UJsfyY0cxY6lwv4nlVl6nDTDpnlQMFa
dgyAXdH7vEd82QMIrILjOLSuL3PH2YcaalFOTqH3pRmkgpWXammckAYkusK1nNVETUecoVlSew30
rU2WkQNGFVKTn4K4MT46dGYNLEs+Wtu1llT0GA/xg7/Ol4UyjB6I06duTgMq56iGTzIBEOmUhjWX
EqGjJ4iThwAO9FOV7qSVZW4VDv1WGMcFE21LL7gq1AZRgoLBwj6soPJV/Aq9K3JuZ9+VTZjfj6QC
WxO7Ep2hL90pUdx8sGQXL+aSZwWovTwLxgZBpl568I8z7mvAD458fILq1RxjKL2KdJ8d3tO/N1rt
PlPzwoPczAtfriYSGy0jtnIziiH2DnlmxkDBrdYA1Sc2y+zu5LTzgvlMmgZcTNmReWXKvXERpL2Z
VxlT0pShiCaDblesqLynpXuxoxOWVQrWoTgTNm5RHVAEG6aKKbAh/07L7wXiL9NnWOeXGCiJ+I+4
0Yt4BmdzN0BzvDdGt49C/gKIEyqImygYOXmwfdeUvgmsiXu9ePpwPF0m45EFTSKUQi+jaF9R1rWK
td8sKPzh8OFWeT2xd5TXsu0ue3bgWO9pwE8zOOuWDfq7sYKQn3yI15dZOV+yBqqNmds93YdftVXx
Qn/vUwpPt3RNvkXF1utxRSQR5abNAFZfng9t7RLPeb6vLBtFcePzLYN0lwdZQX6siWKCtI8Sv3TJ
8O1yS7vqlz/8RPo3vHWYdSOyv9e18hU/WAZOyZgiPB7eiwMbY2nGCC4uxAPSWQwv0+pQ0Gve+jrV
5BwUWuIIjcYvrGnJ1arrxYYCk+cor6rt/PTX970peNL7UlwE8O3kfqmi6hcx76rzl9ttNGakaLsb
CvJTh7fK3XlgrZDvGflB0udhiFs4KyCQUdqrvL4au7SCaUp6uMV/I+9YsBvCziB231dHWFSWbEW+
pHk15sL79CMFWtqKPVOmaPEr5eKxwBiM6k6l80uLKleFN39cQfUOB84Vi+bo7SGXurs1t/6fogD/
1Bz+BBl7bfm63vCabn9lbciJeyQhA1lm2aYdrcipRtXFaDuOl1yuX7yV3ZWk1uez3ocebPnNYyZt
7uoKtcrjedYpgokXtJjzzh9hj922LeD4sv6UGy3d6mVErbJCesDDAJemtGVqZKG5iOpbXfMQLiiL
CDpi/Se2rekq3wUMc9ujrTicUVcHVsVfZjEdgFBuOTrt1gs3auGanL0TeKv6n8EkWOxtyGtJzSbE
9sFRij/7J33/5+cSzCFt9gyYo/ZK6+SfG9KsEU0V48OZ6T5uQo4xzLygM66q4w6dUBaQvchyCCif
FS5rRAUK/PXyus0i4TZGBOda7FoMeUY8SGuUDOiU2KVM/Kb+Ed4xitLDe5yUKlAxwycvDGBl0sHK
7ZMQ9go6BI9bOdSvCqOrozyjP1Ycj5qOVStRD34cY+XpJgtitiypTST9WkDNT+AGo3PROi7wEL6T
Boc/S7jgRUR3e8cShMCDtypqK8bMb61NESNp6E0EfmPqExrCbwtOcvXP7WzY+AXk+UwQ4TAJFcwk
S9Ud/hE5gj9Rw+7JjQSCpoceIc2CluPBxSsgTHYh8qAF2BCEvfVnQqbQgy1MMTNY7NvcgU+YKAU/
e51/FCwvmPxjGVm6TLXIMPUBXiNroJNwe70DOCVtf5Rb3rrcQN2+OadJemzcgUyOjQzHNkogXln2
p30GgEHRu8jI6ESvm40+iwnrePnFSiSkdqbDima10rb6E2kiBn9CnGjXmyWh8VAV7rg15VKvJ+Vb
XhpqnIBBzQa1QasA2F44zV9LRbm4i+aOoA/Or2g56P8LVctqTRLktKAZifplya9EBJ/hQsSd+bo5
zseZ4wgfP00UX9iE2/5s2GylzJqWTVmo1MMjeay/AqCepttOIoXLoNCWI7oXY+pgpkDcaxhA6owc
+mG2chAlPlHsV1dOBjgkzuw4ujLlfkx2NInd5UDnhV+qehylPy1a0Djz03AmZVHHQNL97XIUXak2
qtnDgBTFJMG0PT92oDX6a6Vksm+HT2pnQeWDsZIr/wSg4Wihg90fPLrfTdsvPLT4yTuBUa4wz4v4
PV3/G2z6U1mPVRiK5G+S+gtySSHwLf8QXDmiSfZcBjTIfntNdbsdXwwFPOZ/knHT4P17qwR0VeYe
WhEHltNLlKdTaaAbv8QcRbmoezBUEC0K8glhWC6FkwH7YcbcVpBnBh1BxDKUwTc6DWxOdiiUIBW/
yJX1FW7OrxfcC3gsovRV8PDbqquDo7PSq+QNK+/ljY3W11uznRbNvBrXYt5wS/ZMeDfvG2qeXUT0
08SpkialbAOJGw0N6ZONC5XpFHjN8bA0WoXF1NG1nkOD8SEn3hjv7dWDn9P1WKsJd8rwGOeIuv9H
+qNDh+4Q61KU9qlodzEobteIF7TEsjTn+rkTyzi+0iB3LFEZ9mycleCVTc3JroxSLfaJuLFsqlQZ
8SeeELQqeirleun3Qm0VlwRnjC6nzIFZEzGdUWFY3s2wpzMOMvQNp9qVbMqMArDkePdsmhEFg1cG
xd+UoL3D0c0+9YzZSTIE5yZhmQpFztZwYIk51dAW3unRi6cabcAeNO4VvvaQLEmhIT2JracoCOB6
OdHC6t1hLSyJJ1D9PJ2TZsAw3o+neeGPZ19CcBI/lyuNYsPqm/bxnKiYva4Czh+MfKW7PsjLvr13
6xBLHbLneINhjwxE0Yjo+Cqt1Opy/534UOmy5xQtgVx9tHtXNOdw7bPaplOYurHKPFrZHDBKBLyH
mjm34a/8MhPaVOnNd3kSHX/XpSLlXj4bi2xJLlq7HcuS+QGsIO1V6iYMEedGrjEHKa1HvTNNKkoY
xXwiJiTmp/rmRh/h2el4ngqm+nZdH8hKFaP3AzUkP0Ek9fFNO8a5rEhzKZr0el6hgydZgpqEdtVb
vZDj82yOWTOuKbyadJOG5EEf04/Ffp6MdZq3XK0u6i5iIg05L48mwoYOoDKu6usOSWuK7X9j61uf
m/BHS7Cjz0FV/mtZSUoxnP6xPCxVFnS1t64tlog0EOE1GE6Rm0zcY5KbhjDex6CAPv8LzB156XbL
MEn90mh/zrTgrestkA+6vAbDP/0GQmXMrdknOvQ/D5HE10YAvxNx20FWLT1v/6Qmw4m3z7+2L1na
K6pzsJQimVK6xo1nlIhzCrxBnecZev2IDaDQmNIMC1EHqoWwzrHF9tOrpHpgMLCNZKpT/3tD/XuC
YxUDTbE3r14ySvK87PUqGg5sk61SVMMQfnvMyhS5FoIRztNgU4jfC13vyaJnLn3G2HVx5RD36u7/
PqBb6VoaPmtuqlk9a8UJ02rKRtXrqf74AJzQAGDRZEwJQHdCq0Iz8IfCdeff/Qyj/rDvX+h8ovGH
DwIi0qL6ZdfUc4hDuloUk9Z7B5Yuk6k6AhmTwoUc4ggLlefzi7jG1nJU6DdKLJIXT1MmNiFqXTsb
XQXn+JUuuLDOBQnQLNEgb/ALdVbmWnHmqI3XqIws4r2ZUgf6GjgERPj0jXwfKpJ68X5fM87Dfcab
zDaArfkr2J0fHRwKUnkWHIj6P4XXdaasl3dATYWCcPL9fFNEZt8+CefTnNSwMnpTUqA2Vf6lLIb2
WLTS0qZqqV7P7sHjaf/R8Ly5cSDarY+2yCMlXfz4da7/Cc5+KYLwjyQoA605qCiqw1mGYaMxHwVF
z1AMFCuGAua16KvFAojUhro6wwFdQOOfjp67V2TETT/PUMdjomeHzsxK/nKe9ox9Wtl+uU71uESo
FsvH90b3LZvLjyHkNsZ5zKk59bU3q6Fjp8BmmrYV0iNpEYAX4LftwGsdXPXg8e6r75LyKOcwD+J6
guWMASTAfYx6rpGic1QwXMuemOXKl2jacJlTlghLpZ9seKJCls0O2V36/bMjpffToVSSwUexhInl
tQp7bRIj68JxSdcLpoNlbvOPZHDJVGQ4/evT0AcsTbiT9PFx9dJ7sS8ApFBNosjkxpki279eCmOc
geh3yj/txFHC2ZKMRSEabrUj9RvkcDlzbZ3mKIYNIAEjO2AkVy+NPcJRhqfq8EgyooSn/JO+54gL
2RU6Lz0ow/h9am8R609xOv6waTd0sST37rQQqmAx72U+FsrS4bF+G9GL40TGDKfSmemijeZsP8f5
TE59WcudmZsMknzf9JX/f9rZ7KiouhYkBHy5T+Lx9EBMfa1T9n+2Pun3/2sI+CiCuTL215+0y3fZ
884UsM1rnfRQgpkk3/ITJzr9MaRvBk3gevhUWr1K9YMnRhx/gukWCoGsL3JCTFtDsH2Oq1JMZIqQ
1WFYPB646UJsddCz6RAcZAVA62V9ll6Qa8cXey8Cm+E/elFgpysuckg4Ar/0JcPVC8Co7DM9ooZi
xNDb0vhdI8DtdFLXFsvYoMWhsHPFM1CxIKvIRkGSq2otLmLAVm6oiEG0QlJpHTc6SyV3Xa2fezvW
VXdZvWtiywR0g5BUthehE30NDop/0DVIHYFGRrlR/dis3OwCa6yfMSppGliuBPMkbMKjfPv8yL1M
hCaN9Tfewi2il+EzF3OTlYe7ef93f9e+zUHQIspirdrTLCZsl0qJb7ofH5kRTne0fUEzdDg8v9lq
bH2VJh2f5aRhCdI+HAB6LyR+PKVmT7pbWI7TI+6a6eOWnYIQbhPsIYdeTnIUVGfGFz7kpeo2D0MA
WsguCrZyjNtpwnuV6F9FTk23gTIifl0o4NT+vaDiHDQBpldJ0vDFLrks20wJQeORuuaGSpobzOFP
N8sedoCkgbugmGmJ8LuNZaNh59H5buQl2VQF1t54yKCB7/2pjJThyVxeenGgu2HBUSzoYrnP2WXV
o0EUI/olHX9Pcd9jxOblgsVwiCt0coD9UyvrTBTmjup7rzYVjY0EwZPtLqWVfUtI4uUgeEIMZLXl
gXH8QpUejmvOHQMimSIfzDaWtk2Z8GNS31/7nwBqZQxahxx9A54NFtkkZvwR0bzBpPJjosG4hQQu
eueNLyJ27oW8r+lvq9MaHGtBF4/ZgbjpZgsuf4rpQrSZedehatOn3mkGaIPrEjgXXxljngSYXWyL
05P+/mD55MaH55HfYab+lcqkY+bKUS3F/JuPQMYSWEtTJgJlMT1HJfnO/aAEvBKeuLtH/fJ1vz9T
on0dOrjXd1zVJdB6aDilu9pTvq41uDSJkd4UeBV65DrP305tNlZ7PSYyofLqH+3STiSrkrqS68Bk
S561/O1qrXkm/ZRP5ts1gYrRAb7/qHyCLPXNxkQWaFpOpXF/oEemOWTGlvNLmyfzvjRCTFg7lCbU
QqDFQnqbYaRw0oQ0mszAw/UuWtdgd1Cy3WoxCF3RevqFnUkVDZQKSm0en86qbxFMHUEso1xl/Za1
r8XAdiqEoZt7Gf3c0eRhOPcrJAatA9HSFTvvjuZuPJWhMY3vhBY4HcR/18nRZJxPeud/KUCAwrfw
Ou2Zyo0DMckrQCamhPcx9xJnFXXl0pg4w+bHEHANlH74o+s8d01YTrRKrpR2ae1Ze3iVrS8CSheM
XNliun26kWlq4g8m6Xmx6kOq4LUcmdzV3mDJmHa0hXMxTuVsPc+3143MRUUkRfyZY11H+66T2Ihh
gLkAy7DGcug+6h37V82Y8r//DxBDEfpg4+QkZuDcOulaZ1/VvlrMCUX29PI0Gh3y9PJPTyWxFput
oMeVMDkwnR3DxYOgKtg6JMTajQowLeTB7ElQfBggpZBI01TbgxPFFbmWrRM+HMdU0TNzw/0kk32+
jtyeA1QiAJ4XLtYwohuM3bkLAki/EWUQoA6eHFjee5YHfNBVhJEpCYOfxJawSpZgXPWhr2+1dBP7
VYOeIiDkJrQlO3G7K4rJn/qYWwT6zemHu4YJmsfwe4ywQ6h/1KWBrJcAZG81W2tDvPMYteDsf+B+
rtF81lotsvkNhqFiRuu2FSc+Jq6LXBWicw3qmNYCePWKMviCuHaIJ/wQwBoWGOHIP5fc+WoQGoDn
x1IQ6EXfA6F0AkyFTNxTaHE98nv7QtGbRd1M2+p/YuDrR0QnrGxuaUA3ChQKPD5s9ltO+FlckaQX
PBToiP05wu2wC6fnpd+vlF10SM2GHw946B0LGxG8xQZQg4gB56IQLsnmKexKwtOfHHef1xoTJyVV
0Fp5QsXAFW5iWnSg8PDh3KhrD2dWXp40YfiK+q3WzdZlABieArd1FWkI65+G9mrX25gj52UtauBa
yDCy32wbBSoPDl+pbH5oH7c5dEDrULbkSx+8yFt19EbNMbp+Mml2M9Y9TzKbfo+wkkFYj5SV/kW4
nKqEFAyKO3zisdwlYZ2I59016ar7VxIVtRoaiR4Nd2o+APD05Mr2gJNf4VMk8xmBkU2IP3gX70GU
hVwq2mfzqAh/8dPuq+xRmqx5LQMiP0/CYjvRdiK8WYxwq35U1oJF8QM6R9DO9HOUACIw/3AUVLEL
uG7Zd6ovY2+lEhWKAh33HKER4eft9+oJQ40PuR7xOXN3hxpLkBksNLeQsqU/jOOBowlbBgaeqMZk
rXn8xLrlaYKppkcA73+Q2zlHedhbliRm6IlAaOrLS1FCswabqTunRZGTWhT24yJkMMJc+P+v8O29
RVrVon5E+QsS0qFj4vO3cNY52fa9HfYf6bAxpan3G17QZt2Rqn01VhyCxCb6Uar1uvlVgwjSjJm6
/VFbr9VJk9IqZWsfmNqjOwXQ3y8Y784AyCr+eIS9G9DLRpzusYTEDPhNBEEv3ZfsjHgw28oBJATm
Y/ErIX3zi3xCnCdcjpa5fr1pzL7o/99nbDfld8vmVXArP3L//Dd6Cw7cWghJEgHSjEKb12OuoTd3
cU10q75Q/JuRtbq2SGkxja9NXlppYcAkaB02YR2DS7RuDEcVpHi88vDuiz9keTH4NCm8aULDposF
941H9TazZb30LCYa+IDh0NYkcmO2pLPKGDH7RwvosGw5nOIpH8c+MdtGgqaE1jrLIIrmmdbYv8k9
J6xwYt8Fs47cB+hyEmFPt8qnbPHEhOEo+sy4qwj5zLogikNIAwGznOrqPrdFhk7AEF+k0bDQRGkC
d1WLpKXHs7HgU1SSYoKeu05/X+PvtjMsR6qphkorTLqm424iB4M2B/xEqCmq6rMoD1NshdZ/ZihG
u4sIzt0x5vTtqQGsxDUWm8k8h7xF3q9jWSk5MH051Ikf3qms8QGEDn6+exoMlHFS8nFpweWjjwhR
+lxuwN12opjlI/FYPwAODlUpOLVUTn8bc2iGihOVSHyz+bmiUcx9kU+YZcrHcbn5YK//bsuB1IOS
mnS92rfvg+1VzDS3amctcqyXAlozthMjBnYT9I8NW6f23s8zjVmjOuK4nydEhtv1Sa8wGNzxPYrW
QqFR9ztk3O/MQdqsTrE+T0h8bU4RCfxN0VbRpY0eCLsn2nLwinwxdyI2/JKto5zYgQebzjvOc+Uo
7EJNInw0nKK+P8yWM+5pkoJtKwJpBFK6x9HpPtl9bHIGhnatLNojlXgDJBlaOO3A+n0s0Hujoc2q
2eSqWsYzFKYfbulYuxCp9tHh4qoubMlJYBM21fY77dVvXYGig++lVCP3UK0xt9SAOLF1w5iYrG0V
nRYX9r9yC9cqTkR5+PlE2OD9k6iQ0eouJRKBFohD+X0wl36gU65h5yXy8qH3avAITNlZUd8skyhF
i8PY2Jq2RzsU9S6tXTxuzVe02Zv3cSu543PDc2uhKfoFyFxIKU2S6AgQkCIQr03qPJ1KGfV+c2gu
eVuWXJJ+Xn/UXuFDMIasuQ7LZcdWpOzJHXcisJezZ8E9RZ7LycowEiZhmxJb0YWcn5IgL4GWI5q1
9ujhERNPdeYtiRgbrZD+Z4jjLMPlagTlkWcVAKmS6/SBRIFnhrZJMOZM5kobhMS8KZpPqBJZNmhA
uquA+vXhchh7kxJkKsRLzHQQe+SZYXGbCyboi8OCskF7p/+j5RGWgRfXTb8NS4zXFnVmvt2t+K1v
W/Y3LaBFyh1aBb+3QFDXjEPKD/GWzylxfHFbo6AajF8sVzU4vTgxe4vjukFj43jBovOpypdNMqWS
ZsQr3hsn3/ktGJD8tZ528Zn2aBqOWP9Khsw+S/Qw/lPx34sZUw5fpbnn1vurTj3V6fGXTXsAWhEA
2WogCreDJvq4dCyeWO+SUqAA9UCgwcbpFRqOozjP73RXM/dTbSmFYM9v3NMgw/aJMVnF6eUOrwVj
nGIp03jJSJfQl6Y2x9JBgYaWoHzKhjOi4dpPRA6nYL2oN6LwdWzHaQcWDH1nZW6Fl4pBT0kt037s
M+Xea06MER3jOB7ghh2s63MrW0Yr3p8Y5nG+tv9Fs2b/INRAGuW6HTmRutSNj05Pt6YUFTbr8Vnj
1yvTntZyv2e1SKVFn05gqyeOzx/8J6tMgt+345rn1kICm1lzzSTU4Y+2WyNMzR+Q1xrp2DNJyZVW
nqK/tvqHENzQTblc5x4hgP68rnOkqB5W83KeCSi1mf4sJb0l1cwnqT/+7EheI1i1LgI0WTbMnop8
1bhfzL5a6iacQGWUgHoBWHXHzKVVz+u/XPYoz+PAdD4u76E6J17I43dUEQ7g3+nLbEHGzR8amKAR
lfrPBtaIrfm2BPe9aIYJqZvxu/e42WVJkV2BP8jCLCB0wTzFe46g0JXChYUstg2g5kc+7AvUisbi
aTECzgLVJY4BjCSZDAG+oTfK4dXAbvwjOusKu9xfdPqSI+gPrJJYb44V83aWX4e8dDoODPtSC2RI
nbAnokV+yKHKx5qvdxlwRBXdHZbePnADUayscFUm/nP6tBFbMa4Eux+97MB7Pk+wSPjhi6ADT/yA
krs7pMOc1nN0c8eWtcLadzxQEuJO8U73AVXSSeOMu3s9TgHPW7mupFZdQTaE/6j8+T4316FAcrM0
G+pMKONjCIUBheLKlatKQsOlBdAsjnf7JtRaXom0uyKW1hRPOd5V9zawWDnm6FiK9a6KUfXnnhqt
KKIktHwOwhjWuqr9EA0ttKP/E2wKXlofv9uy2Up3fbzowOpc6gkBYGfbbBq4rcTViOXT7+FoXGIE
ncBljEvzlXwXhUT6WGgmahEtxoSM7K/IV5fREjeNb0/4CvhyTjpfAulodSJp79Bxymuc3MUfAn6Y
mPyOdR85BQFjelTzIwx8oQWW5Fk54qD8ggDvvZiR4Qcbl63b/zUNM60bUyIq5kvj2lfjSTyObcWu
dGRve3fy7EAnDCMPu5ljdnV0t7ax3fRaZtZgB14VrbobdPXd1qFmmrxt0rlSPdW041RhUrIKy6ZZ
VrJKQSvkDPmkUsC7+lcdtrTBV5mfnzuI91/5zOlyUuSeFxbUtbkQbboXKW0ssA3BlhJce+7RtJbp
hL0Yk7tbKUOlZb39h8EQyxl1F6+ms3qrBQkdsgQuEZpbeRFvr6PUqOBzBTv2FTBj83LYKDC6m9F+
gZ+LFHwJZITH/aW350251bJ64KkkWLiT6BIUkvJWSaG4g+dg5IChKR9SzcoVAfzwuDM7X74qIjNi
iFNK9gUDyrI1pA8UTYZIKjtye4uwwkPfJV8MkpwtoY0RX5zi5H7qXjezc//n1/MHfBxkb3hPsoXM
4XOszWmmOr0HqRtirPZO/Pq0k78TY9soN7GW23Gu8KMvMLm3tlehaX2REZzV6DfALNtBh/p3aE8B
11fd+qWn8G93g3Eiuq7wHdznc+sdl6wfU36OXPKgH8BnrAXRZvkYxCHzkmStc/++ThBA5WEqqule
vMrzDCsBls8JYI6kzjGfZb2R0fJlbug3UJ/Kyc5wraMaVzRaK37256Yyqodgv5tH3+sjS3rBahxP
6PQuIOX5wd4dtRL3y5SLRGqZezJ30kZdLtTRE2Tqv4S4XBeaNHerpjk/7Sl5r0Ldw1GA4+pGd3rF
4ifE2ye2BPaem5fUJc3cODr5YoFQ/i52md2UqmqnvxJtU6mfdaJRsc1X0U1dgT5zakzlN1v+tHqG
46Mof3Z+5yARj+lN071zwyzXr0RR+yIF49snnaz9xP/BKXSVRrQ4wD64gtjej8QQi/NMNSvaUGQE
ElxI0+VfDtKtE9jwN0DuZE3YVFyfv8at540JbzY9AWt/9c+PVM14KHBqxjpQblO/DycOx18acUOg
TgYlyksTqYDFzzZKuX7AkUczP28vPaKT8bA0qvOjCFKXus53pFTc1pDowOYeZQB3zBWNwgRfQi9F
uX5X2vdbhTquCt0HJlwQnWZDhonWKHYWQ3NqWWIZQDnbv74Gvg9lJtSaMPaEdt9ursH7Xm9fEMzP
52aVCNZ+tnf5T6wHd6UsgumFZPcrwkRwX7s/YYE+jsM776G37N/Oi5ShETOVT7GCxjlCuDOedZ+E
i3U60S9HKBURPYP1/r5i1AI0ry6pb9syxppm/VCulU5YtgXZIgWBqbIQqXwc9Cf3dAkN3nU9HVX6
d76BXHi/6+OsRuZWSMFlUVNySV/qAiWZVpF210wNjur8vVEMesiKK7r4BTOC3gbDnEXqcwP3zZm6
wafeUr8imA1MqASwWjXjAdTFWL1wqKMrhjFBax+oz0C6eCa3RW5hiLa0IFZKxHvCLKWR/1MD9ifN
wSxMbtc/f0/TiQj9FYHiKOQtEUlFh3wkfOtLhzCUjHGgdl8YohJt+pi9s4xDDt5BhHKO7FqDSmGA
UyhfeoOY+gK1EFp8YDwM/DDin9SyqW+k4sshGv/t7CTi6M/bHSS7JRQTKel5X0SaJpZeEJE4o2Nb
sFxhGgirHmprYsFVAYv3K0C8fjDbN4ULcS6aLAbD25HNc5uyBTM7lPS7p6pshI8AWNaM7v9cY42W
bI9qB5hCRhfhi6Y/Hp05ieZfETh4zkmSLM23dq3B5y5COv8msd+AJ75SFhACipHtMk5O2VtDH2E8
cc6VDUx6nnc8IHexIwSvXqQ8BXuyZ+LZWIJWKU4MRp8+OKd+9uzL9Z47xTJBSQe6wiOGwLb0Hfr/
Xgs8no/r7rKciIGBkfB1dZ3Zo/yr8GB0PCbfAHAfnsSOvMlVHBu0XZ2MjJymNRcXX8LBb0pxm1Zf
TJ1EVwGeYSKXXtBFB1i/vSP+HYW8TKIw4a1J3KpwpVLalVKe9/Y6OxNHLUKZyx0BrPBB5z3+PrXp
g34nq40ywExRCECJTbrRrOHiJfyhw7h02Wi8IViJli3OTXEFSiFMZIQFtUjxaih91/RlRYnNA9+s
Pxt97lITuZYewTjMWv/3itaZukx7iK285JLdDHyPq0Mcf8WlPKTu6wrkBTOiXjRlwKqpc7IVey7S
wpPEiQ3iNBJ+u8ExQF7X+X7YAySmc3roYM3pGqSk1JncO1royKyRQyG0q1REuukRvoCp8LJ1fEAT
V9XG87jUXDIPpB2tixdb89lZsZfIJAMiln/zW0bzhraK4AP7dDE+p1F/IEDs2bZGIqCO20jt8GBs
fK6wkvAWHVKl09TlQdOMAN53yX2Wo7BRgWdWrDs2Bk88SnCFS0jGErP3zVZk2eD81v1kXOaVg+in
ca29nT3fam59IIjj+9T5foCJI7M7RfbxBy54kPD+YBbP0NI59zLzT2pIgwlOMltsxdKkI/otkGDX
6TQZtSJldytwD2BDXt4xwwO+aKKVnIWNWxXZCjwKTZ1cXCeDGAP2OgjPheHQ5GiwyMTr2zNHUeQj
cMUTmYn+ptEvjTdvZTC6gcsljV0GLwgtZbXeIKQTe+21m2xxSB8WhBWlAQFHDSPZ+9xz/1z+EO1H
8mbBIhmp5yC7MkmpwKf3j2cZBd/rSuNoYKo5cB4EcxEqwoqhCSSkTwT6bJ/Q1xe8aezOPIAIiB95
BpJpf8gA+awzbnE24NK/6W7+4fXR4wyKlVuFtFM/7IkC44S+DVAhTWGxASuwsK2QpDdAljEr3cg8
Of7ZTQVu0WGEGmgsCaXZmuY1/gpVfHmupDkku4twm1qVK7WWmfD4UMo22tb+eR0KhWyErdlb3BD1
wYjdyFLqnP1qwKQ6Ys0BwEEWDXFfE+rK5kxGcT4b2D8Pu+NVD8+X03IP4CtmimXy0Pd3s6OQNfXo
C31vRWpDtey+ymRumDYhKn7csPQXJWY5Osyg9SMn/+7Ai2qks6UvDPVtgeMa2YV/bCsjzTwsWXTG
xcGQAYJjNRZGruf59nnnmfPPz6K2+D2CyGUu3C739USfLuTpMXYV+jN/7fC8ZfvQp6g6tS/O75Ip
jOcuEAy78czCusJSM/phjGAQF9cX+IypvyZ+Wut1Amjg4D8jbk7ioE8BUQXBHxn8VK9GQlqpZMJ8
vqP4O0DDYv16fjJfYU6NtXxyPTNaZtlHngH6GZ/M0zndlDkNygyPo5jACzJmREWhozI4OiroGlLf
u9+lSjQf6KTJ9G55nicn/CMaWliUckN7UUDBPIdTI8UW8uHHg5qKuq68Ampwcdsv/N8SG4qrvSS0
dgRAmwRVrPPpF4NauHp4OYcyvyGph2ioXtiVO6S1elOX3sErLJvZfGmXcdPQJw1/gHjoEwuQngXw
MFcCNozLY6Y3T13OUioyM4hp4af4Eyb95TASg5+LkdvRL7JoZWA5INBLynz8rYPtppYva+qGzXfe
6+/tpqLR6JmWAEIvZQgMYnKCFaqRYVZ6sfbRSibblCAeft3L1E/7wgRJNJoxwvY3ZLol2JoCp9nJ
qnchq7/QNg/pVt7zOQzPD0QVCnZFiln4+Oe+yHa86ObBo6Mh+3sjbS/L7VkqCoT4RI8YcMt1/eLs
hc6DCcdfIIh8a+tk9FBRD+Y8M12aOJOf1pGIhy9Jpnk+jwquisHRKXxO2o75g+H/4OTA+DmsyrGS
Toc684udiWQzDtX2T7HIXdXepmuvQZKr50jLZqF/YN2xPvgCwdRXLw46cpfjzGEZAG+/ZTNTQgIj
4l0N0wIPZGCYp8yLILz4Thrk8hNDEr2ofJBK07fdrpF7UTYdlqMewN/lNO7VtSACUVEUPuUOtO1p
yBX8Z9FyTYEWQx5PCNMf1Y618FiWHc0XLJa+U4n0o32I6oGItGAzWT4mM++/3MBhG5z9aL2AiVWR
ENHSKHYzmgUNj98jGHXzQSrbwlc3rNZU9W0WoPv6fwc9BA0wvOIxez+mGz1SOC2p+wcFROXdy1J9
Z/SqypYPndmIuUVG+xb9qpoMhUQWkVCcio+g5rCp+nmEIgj2ukfM+8HJOUAQ2WKahXfebLb1B48L
gpD0tomn+L1RIM4U3SbFNhMwb2OW40ap0lDU1wWQNRHvJiPOpKkkMZWCcZOUKJye7vCVIYMDatnt
CvSdbTxFJ0K7Iqifq18TH06w2zdJ0AFGCmO6Xw09H9o2fIQlNWuoZtgMkOEkVT9mSParq6LNHJ/u
M+NYOkkUTtyt5KiuzJ1TBF9Y6sldb7+JmqDMkckGMbP6ofsLqmb6k1tPg3wrgg89r1/Dh5XA/Riu
mpQGYzCp1GV6aLCiIVMVDv7G13DSXGhk4hOi3IB75DlpU9basp0v1ITK/pzCqPa3ZLXiBG36+D8e
w6qU93rFaMyFfd6rx+yZYNSNah8cu2D2HFwKpjENmuCnhruKiusaM0s/zrx7AAD/X1elN1aaJ67w
Zsgdp7iYMlBWBYOyEm75NuuQtKfkDbHxnS5DDdWuPZ1CvQcSbAZdCeGQYF3A/Oo2kKCG+f+YlOsx
mV7T+co7CcZWUsUen0ZSicww0YM+Y3gMimcYhzy5C0kuR9kew/hSnMAilejvc95DxjtRBrA9oV6F
OGVGqEWsrcC000NCn8r5rfjEkuekpKL4uulfBA5lvDZSC3R7mp7xNz/ntWnyjX2NhXp+fhf1SmUa
6tMIjxr/KW4z5GJhS2iCoFtbb+waKg4IirNSSCUz74VASE6/SnZc0WKasBXI8TvAtmOA2CMA/Iw3
Ixg+PZgxelKDdHP59EMDGNLe2Qb1ZhxSfPr9mSIW28x2mq4hoGkXyWuyd9HqXvkqqc6qjdm7BpsL
iuDmtRJWALtDx3LYEuTX2WQsfb6G2qGCcyxTEIJAv+o//26ELnphtAqF65afizYgpIe5Z/uX+ih9
64PtZ++0UClJ2HDm1k4TJY0eZ7CMn/RI2Ob58CfCBhPfzNoQSrDnYPmZktNzO6CikXWKgJZYvB89
NuNLMGBn4I26RaBQwR5ZIB1PSNUoyJKykQoQA5RDVO36oPndveS5C7Mk8gL4qzqb2sguv7ZDLiyw
ywLDdICbtWH8jsdI9yPTg1Yz3SWj/Z8wpwgyJ0O1xlQwtcsMt2JTi6hUShGGUExLIERGhaXS0emW
ZRtmfoaFkRu1A8LOHopuG/G+sEoXp7k2mD2bujismFrou+LW0BM/ScEPrQXvluPsWegXAcdtJgIR
VrYlutDF02bO/g8VznPOLBhttP6OXc93Prcn1NQk6+sHfmdUmcQml8jfpTjpSA8Xg2VRN5UB4dJc
sIHrOdYManCDsKTMl8GsLAZ++VSqZRM5z7ZljF2mn4QA5WBFF/H2zgVdbOpiA1kAFjasAg3oJNi7
czEdlAxbgBosrf9qXfCSlEEzPOIsN3fr7ijRZgI88Mjj9xoabQT+VnJW/jHz+olTiQNkkGTXgOa0
luCV2MeWXuxoSenroowAZJ2mXSqKyLrXBJRoCXZ+VK2zKWJ45Zq/JepOPx9vZ9CxoCT24O3lAHBh
AketnxyMV4E/OKTqlVcbFS4/r015yCQw+dbu253dXc833GI9fkyI92h6PqZbRea28rhWgS3Tifuy
6tySrf+jm8sMj/oI/mosI/2vzPY9VUFoUbRTBDUSF27Go4cohu5ZAgUVcix1/uLAUYOiNOAOkWNR
0LzaaUXQWGKRxnF25fNzC6jnGbpqRpwbyN51/zc++4DbD1+fJ0WwoPlrtQyiLBRNEPsCC38umZo3
Hh2YZG77G5RM//GClpwsTQT+gTkLp6LYkauZz2LxzLrt+7cxAhzOY2DTRuYZF4FaqJ+niI/e3R4P
ktnpnaAve+RpGuRJbEXZrATvZf321R04AjEoSq9XHCeC1txGxpFCNuLK4Y0w1APq4WAVmSBl8rAq
tBKu+nwLXcNOXfuskSSBk8/Jofzn9RdbVsg0Fb/1BdkKL4OMEfuZq239P3ctmaRpmXq7BWmFQPZH
IWtXo2E+E16dl9WcYoWD/CruZUf0cL5nvvBDXOdPn6dKVybr7WSEdi2FvK8zQh2nGv8pTQtA4Sqg
xmKZg/t19wWePOxZEZcAfo696euTbKryoSUsl9/IgXq9j6voO8upbCTwJXYD2nMVuGj5AB/D5yNY
UNOhDfTduajYmPFyrGaDLMSXAKxOYMoKOyQR3MRC0z203d+8+MEl/h0ALPbPmjK9lQKMMfzaUnQR
LaSO2Fvd4QlMmrE+feuriAsT08TJ9l6eLJSwLjXaytOYUdjBf8qeAUjHy6xqr9wn6udffAwbKSFf
i7qrK2PpoAYwTsz8TeHsgE5nl3ZuozpQPpWLIE7F83VIqDhx80lfRdUqhAJwgbQIVLKqUsVqC60p
4SzUFRMgsQRxfmG2MCHaq8QzFpSLu/8NLen8qiVDUsgfegmQUTkSW4n/wcmfNpy8WIej61qKGize
XTC58Itzu3S1ZXNNddpfT2smLps76DM/LMKUJLBmFAfHXuaXtkQWlEQ9zKjYsuEU4Is5I5QndzVj
NtGPCFwq3zInvV1J1Ij9QCDdYLDeLuCcG1VRsraf5yKjen6ECdzEMv5LJj05QZivfHjClcdqnknW
Fj+huTTzR14YVj49RVrs65lGb+6J3IduA7NeJrIVjacv9a8lLQgPqJfu5gKMMQPPk2fAiYGcYLpF
RewjvmuYGlpL5do+mOIbF4Jr2HGVgJD/UBxrkgiRqwZenuZsyeDGAjQCMwPjxAe3diYl3hUjwS4J
2VnSUhakdalHkRBgtAB8KGztjgK5CCfDleEvBGw1yic9L/o84+qakBLaEQ0CetQhFrZR74Xfe4GJ
9j3Nd1P8CQcw4stoflOUeCUhMHhY+kFlS72YZn6tevY554SFPZKrmP3zPcIf63Il3Nl9Uyajr92E
1ljjhy/RmdkdWFX9JYkpvanD3fgHxJvuNDym53mc4bRli8I4D6JPuJ9NP4QuRdg/2uWbhuTvMVJo
DSGuWw0AJtV7rX5tVXUJeFoTck85VH6njRexHVcmZ15c9On9if0qgcFo89Ms/QSNYoe+Ly62ov3t
CHiae3W6Fi5U9uzYhlHN2w0+SUYpc8Mmq9k7qgWgVPIjLAPBhpw2z0BF/8I8oUR0Yg1B0pkET1FK
VjyJ7O95jUokKAQZ4IUuP+poD2iZkugj2SyRoAF/L/7kWE64cr3VwE8S0fGgIpnv+QtitugF6RPJ
UvB9k23WXFhKJTKHQ1avJZztmtY478KBKWQw3Zf88Q7o1ETU/K0XJWU+GXrtMqgmnXGtwXHxMaM3
ji2v2jrP3+xH/1M+DesILCgXbnvsDzNdqKXLmqi5t/An1eTRzH7q8fIxp6zGvvGxEJ21NR0iOHDj
duglevqGQLUU8fHcLjRrGFVTzd6PZF3KfczU0B/KsJHYvSO0GBezKzNjg9CZzHJM93PxpVQ1tIH3
p19+umVMIwX4+fUtf1HE5SqBEwDBSYOR8pr+Mp66tm3UYmykUjUZ40na86hlxKcD8EwNVPcaUdCu
o5PftXh262bLxXoAopepo9wRjtSAsVGi7nelklnov1v+o7nSqRbYdgh1y9wkqiOy1QN8tgMxBAkj
7bHF/MgFK40KCwxKafQvLBmuVkeh9/pbHYgfCEwcqZILOguNCUfSRCD19/5CkSgUhDzTn5mp5ZwU
kIahcGrrGYb+Co0HdeUJCjHAUpMMGPHArVYRPYBPoOuQfKiO8iYLOPATzAM0Iaau2EmRAHGXh8KI
7nTfAe7AXnZKTWPZ7wVpc+joa2QlidoairNFhhB+D9o/Frn0nH+GrJhDES8FQtBNIvTpnTsjY2Lj
CBFHzPmrAcEVkdX4P0qKws1r0vmYbGaz/Mi1peML9dycQGdTYvZALQATUU7REehYiabE2AMGXVFp
HDlQ0KV42abPcJjaUWQnZ+D4U4uIaPHLmeJJlDKS/VgNymb7v8IRDmHE/8fGJUsYWRtNrokGc4q0
M40tduvSKnXfOcj2ZvDhZ2341MAuGTDh9m0FpWO2wkkkrw57cufitBvZXU8JaRuc1HhOWCNbDJNx
ItTwmlGVx4Buft24f4Yc6Kh3f2xG6q8VapUhvFkFZFYbWNf+5B/R6n3iKZ+U146FljZKP56dHuZv
1oZoFwa/nUnL5lOZ9zu7Khyi2fwE+OSu+W1mT8VGFDRftE8vJcLtI8sXtcJeZS3SeZxMG4By0D2H
Hddtkdn/ePmZ3b4x78gOyFdtgIwmH20ggaDBAGs72jddQfSPwyIwbwqcDJ6aqY4PYv1PgCo3cipM
TdGHs9mMIaL7FCkH4MlV5jJu2FYnhn+gyTxrNkuyzWzfw4VRwVeKvwA75O3oZ/sa6r9YHb1+sYZU
HN+bxybk6G/fLrhVn1wijJlZILwzGJtF2A/77ZEUXgmSwQ/PZ8CmW2C/fpWIjxBfUdQF65a2zcXz
gai+sd2W7qkdUzR+teHxa8weUyPbYSYizrWbYis3uBcNGjI9/FN+KokL+Vndjkwx7C8NR/WL9BV8
WOtpjvukhh8BEQTggo+N4qy0I/nC66gOMM7BzyiRGE/J6HaBKRovE48D96pHqVV2MI+xQViWuC8q
uZRveRepMTOMCEoJ+QyAlqjpM1/Y5ZNOfuvCfZMgiYGDwPZ+T0bKNn2dJvxH/ipDRgdqW9sbwf5Y
Kt5PZ6B+CNTg6IYzl8FzaK+PTA8svsZ/cmb2dIiR5In02aABRenLU+cJn8sP1MfiUwIVdtP5R+jm
Z/tB5786EjyTS9m+G//knMMLyjUkm6VN214DooEYt7ju2le3aHjlF49UgyhVvcPPhWTlFKc+me5e
9gjpX+eGd4d8Yys4EtFQo8Dk/EHeq2KgoCkgNP3CEt1dRBD8JA/T1cfkRTMsXJ8N+oKWmh+IJPl+
mt/K3VHThN5zXsMpT3ZYwfqui4K2FQUII9CAzr6AGwkWE6cy+hIjBebHf4BCMognxeLaA1OwJMAG
+atvWheFKYWsMphoH3rq+sOQqd2nOQXpEB6KfCM1cXlLMhJR8Hl70YBT9CFhQitU+MTWEclHHhNM
vdlo02LUOHcywLGBLkNvxhrEwdedhSffleqjL2hzMhgThPFf8LL0W9rCVJf1trjb8Rb02GQkZq9F
WShyrXvbehnyntvA4pR1XrE7O/pBCKCUe2IXXX8v3DbVFFVo96sLu40V+xexOxwh5oNboaAL+Ma4
/+Ex5TZku9aOW+ncSj3lQTcWHCwud5ex8TdzJHvFY/k7wS0fBohlkdJ1M4L/RFHz37pqANyG0V2L
mPSckMx3cFSa3HT4RS4Xo+p3aWlBeZJMoCIs2YcIKd/XjHgKQQ5wW8uqSg01dYMaCn/x6dhGrOfh
l2m+RiyMgrDFwC+k6kdjXCa/8PqeL657TMgDlTm9FOv1KkhByTvWi5bUnAr/l8K1P+CGvKV2z6vA
QkYlpgChyhs3+uk64RqjV2AYakalyO3u22IUJWhJ6tE3jXJK4FHGl6qFRaIm6jeUC7wMNlFmPXeT
PMIH2naW+huEOYPvbvzc7fqls3cpnS0yPcYwDwBdhv/Dv2pNejpzCoWCBtEA1+20ZSiQmcDFyi8C
zuvSt6S+CPhNTY5s0llqmKu3TyWjlD6VQVIzlG/mP1qSSaOPoBod1NHL6WQAg6jtTU4d9BzA2H37
+H1hy4sIt6OW821aaLlrZ01SuASiIKAm9zXYp4I0mnERDOqCB6r47fnmwma3VfYm/8vKadZoas0Z
I3Q5FkH9oYqXJIobZJvMSV8czfQAtBxDxypHmscmGEYusY5lcl5WPgLJ21Uuz+ubVn1YUVVXA/61
vMsosX3b/EZr27dzOtPRArGn6f2+jMOixbPYlTqlWK7X9jGoicLx1Ckq+miGYnX8OE9iX45lc0HZ
R1anUG5/RFsoghzPIvQxLfyHZ7kiN/UA9eQYWiima8EmRaT5/W7155dBERnIY6bl6TiziHdZdc6K
/GpTBFH4WBwlcV3duO9kwh6JiKec3bUALiDFObzk6OQ+qQEvlp7Ybc1cc8/NuH8lcCgvwbNzAIOR
35srNvpz+/+X23q29dny8rKYGOGIsnPppj9nTjEZDCgxDfq+3uQWx1mnIZyD1kZ9mG2HIC6i6v5/
6DT82KjhgjqBEm+C8RQnUf0WuIc/kgyWmJW2HmCnNAY+PZ+UiXhSb1lt7d1MYMh57BvWs/4z5Moj
M0gLXiBDYOJ1MGHzG72NEJ7toxnmCaOSOQFVftStqbS8gdTf3/Zw/r73RWQ5TMZt6/YL6rNe5Mmi
loRP/7sVzI8w2GJ3fFZyH8Tdbgcw2K4o3Nb7NQeDfx9Gmxb0FcFcb+qmZUk7OT38zoQafl8zsr0D
URtFNkftq8OYa4bUYRQg10czi9KpjP2yF6jOzBvlnFQNfrKMDkk+iGLbuNWJWatDkHtcNKxxjXPC
MUt9Ql+GiqYwr309IMIdvSbccV/fWhEOaXad0EBuXo1eJPbyWgxhL2JUD45HVbAvPjJuQJSEb+7C
93Ef4IX68mv/jduTxv2v+3bJKKApwMcajXRclCpg1odjqMSYySGSYPF7z+ActgufEXoJKpeoPcI3
OHEemMi/HjyyCPCF8dS7aCAU0z8sVM9vKMUqVQNmsW1KvSe6XHXC+SuFvHkqjrbA5Rhw6cq5qlig
mOlq8vGNcmoXXTOPUqyYDzKcWsBr6vTkI4OdPtwS6GZeNEGUp/XXu4N1GjhurRSqsbNwus/GsUXh
iFn1i+ta8XJCBoiEvXbMBAg7LO54Ss1ZJEbAYXzT9OL9hYa4mycMDrFRsvbAcEkljpzYfvQsST0b
fcCrP8ZzfeVojd4bQqokIPvvldP2zz60xnlG9dhIn9ip78mbMBgSz4gPGrqN4F08DEl7VCLrj3rM
Xf/LlB0TMHEQwp5iIyu362oYdVHFwBr2dNWEk7P5js0TNEorMXoPNBSYTG3j5Lz3z2V8ns7stZpG
tBVeeW+idYHhaSC/ztpL2eIfn8JahUpyMTAkuD69Lyzq9+zZJ9EWyUEdsoiBY6KHvtvjVNhQnFdv
UaPQziN7r4uwVc6mTv7gGi/xA6qSkofE3MV139gbW5qBVvRzudfF/C4mkrE9wwz9yAYXBZdqOHmS
A3EI9QOZTzp5XF2idV2lZeZfZ8RCMBzOoRoFGLWIJ0I5N4s9F4DJpLzzlGjblYRGNKsgpORi0Jo/
0+ijB0CHeKJdFSKhZSd5+rmcO6kol9ZW0lsBZMiJ+R5DirPpc2x1xjSDcM3pGNtdqwjtBizg/j1Q
fvrLew0a8Pm3w59XJ898Vb1zSlfkohP3oBNZcPyB+8l/BGmCdz0YaNOM1x//YQWff/wB4ziB0ZdM
i8FnNJ1nE4JaclwH5qdrPJOn4fi8aNv38dT9QkAwkmIjrV8z0mwf1NrGDTZ0vQ5KBpSK6p03Esus
CH0ErS+rhBaWrC6VJG+6gyRJBt6/MezP32W0LSXxGStMtZO9ENuq0mkaMcJiiR20QjFN7215MAo2
+iO7WI1M+FrPmPk9sljtfAkUSkKuofiXD+Ot31Mk+U5erd4KHnqsysh5BMPIOxapckS/J7x5o+ZB
Jnawl8turIpzFiZO8pCZdn3pdA77AzSAbCm8HTa7+/tZ3creWAsszt4pAl6aoZlES0vGaYRVPvxO
tWCwjfdTRBgm0ItR2/qrGj44a650e7ycasajIiQIR/62lWgu+VDvfPIcRwgnwMD7Rk724NYJyWmk
Segckb/4PgzSNQU49gDSKiAeWCy82bT1U1HKv7T2FtwAG/zxaZhsixwYJpgTFXxdvUJNdRlQzYin
8OAl1Up+FGWDO6kVGkFAG5R+Uee3f2Zu7Q1alh2QS70OXs59eWBwlNPIG06Nv5iKHq21db60JCdd
s9BddCHXHqVorPT03v0KIdaELu524OCfjb1BvriN915lBYpx/pgHcrW6pjY5sPFHnp+C30qu+eWu
9gZ3KsSqwjKUT+Tf9r1jKWIjNLnIivuFayyKKbOmHKTExE7h6fO4ZzEE/CrFEapCI7HeDZAvHrv/
hmBR70Kuh7neUjJRLjQeuMXAOzwMmN/vih+rAl1zaZalLQPHIeKQChrEmx59UZ8jDGMc5M4MzYiH
LVam8KXaJ01kjZ4RL7tqmdLcqzvNoE9zJS4JLATm/kpapNwjWGc+d+2OFq0Kzijpxi+5RYwmv00o
r4TToq5RH2bcGwKIZZA1UJFK4PFlgXm7Hzdu1r6Gw9DrXxngXId3yVyLGW1JqhN6gTxKqNjbQyIN
yzEZguUBC9VOzl+kLTPXGdNRpryWGql1ELRItIpqMyekMrOvSTK+rKT6HrF6zvR42kBLC7g2A2nY
4QWWmPgJArise5Fwvy6mmgFt2puVla8aclqRuEPATTjQfhRJYkVqsJfOoaMqn3kR3+GnfULhZ01U
lxNGbK4N7/4Utf6zJE336/Sat0RpJ6RBdrIQa/gyS3wOHElviTbuYeqaZ8prfuVS3pg7e3O5x8fn
ToBeT1pRabpuRmzGyGH9VJ2y5XWGGfqt5m75tui5IC3czyNeZNB6Rh8K8EXn1bw8+7gxpmUBgdc3
RkC9JA4ezAmBsuNqrdMcd77DtD//hXDD0Vwojw+eq5IxcBD9USJ8GiXfMENzrp1Q03bZfWg7b6TU
yC8WsEpJjeMA7S+Ymy5vDXNJKCERUISwypdDqimXO7xwPclTFYeniCC4Br7vCdzoqVWDv34XSFoq
HniLXxqWCC+3pUZfLqKo45EnntoiwI3ABrdPTclK8xsDWZP0YUUB5bXaeURyXHVz85ZKoDq8YmcY
US89GYT/ST9Smu3q7qdiiKj9KNQN2U2XwUsBEqfZz+I7BwnWNwy7bp6AY4uggTuut3VzbKP+Hu34
+a8mmg9IHzh0y0+A0E86DYKTsnmYNikPI6TspwVcMm0kg8LkhrDrZn9BybbEu1L41ZJ+hDg/4rQK
02dZ72UqT0Bnvl5kPCqLVMQAVqA7NpRB7kATq4pP0FcwpCAlTVlc249To5AvulK0HmJdO6ZAPHVR
ULfO357Da45hX2YvZDTl4BjqPDnjsmiilL12AuwWHyt6d+O3NACofOPayKXgar/jOJAMzA/UhMnE
tKNomqCbx2k/mOUG0mpNwekt9YG+iPmd1FbmqFh4J6FUQ2wwgxJrY5OdHb0ZPcdftqsc1/M/kik2
7E2t3TCrvKwj4oG/H+OKYFTmSVf/6dmqgcGcoi6vZ+QWFk7+HywY+SK/z68EUgproUVK4vl6nf9A
R3u0XyIDe3PgKDmJuhc7lBJ5l3z3tNE3m5mC1B0kbR+usYQGny62amiWJ1d0v/0s5CBBTxYRh12l
qaJFI6hgOEEOKnKlIhmg96hpl3Pt4Nh+5aQ/Rc4pmMWLVBzQhU+ugDL3ovKLrZe+DXYDbqhmFW8F
5J/I+V1QU0ULJw0MNMHK1a8VKDaauu9aSutJyCqf6Z/X0agjvNtiem8JPgZccpNXSg8QChEfVwlH
9789QX5NAHByNLx53TXpRQoDNF1YUrRHjX/KbfEoQ13RVmKa4Zz29Mhpf33HHHlYT15QTTz8TAZT
cJTIuPfloq2uEMk0ouyd+L+pMAZVvLMZGMM42gM7/qG/FrPjcROidQ+rMTfSkyNBTGNnIBZac38F
v9FLzDDJglCx/zXATpYOEqPngPPjdoCsx/1YFYe2nALHbMC+MEoqSonWSuZ+uo2PZCVb0x/qBu+Z
lTbQoEn6wZAzFf9Iuxze23qYjwAtDN0h6NmkxY8sorXlYlBJoQ6IY69Y5rSpRKsvNFIi3WYZwEFE
OGH0OPxU66Dwoq/DwDAkG4MXafqUOhcsQwxAj+ka4d78Ixe1Pw1KnyNm5lnoPFj2wawN+upEZoP5
ijMGpRlGRTtH38h0gxUdsBaQOSK270hclM6fwnP0EwkUZTmxewKNehcb+qTJTgC8XqrT3HfWkRMj
w6Qlhwk/tigGcQ0MKNjQu7BTiiRRfz2ZK8MbFTg6/v4eVg0ysaslIbdKS2lAmE0+UAs/sCpRwptj
DQATHV2rpYGZJ78mX7Uy+0MURU3kBML/qO3NTSJLlEPBcfPAX6FPCtcWhbEZwnOZlJDLZFH+97cE
BUl3/kxdvq+80V7EaEPQVXUJv2Ci4Qbs+DzogPRnL5qDaanhqsgdzyApEoZE2EFKMzwJNxA6p38v
f5BTpTQmDOWvFPfetp23z9Ya7lb4GSsv9238LlpvaXVHK+o//umSkjfrqEDkoCAom9XjcanH8DdE
RM7kuC7IUtiVPiNjOA9AApnzs3fRa3bWmlXmIIvX0ALvi7HRYdghlst6NCMJtm7HwVN5Lqs9mBsp
u43xhsH0vUfYJlulLv0y0FReix2CW+OiZUG56yk/kBkiSvJEE8ljSbsErSeGsYgxf9j4yY41I4mC
fCI5/cEd8dOvVjqfgnZRNo3zcxML0kMRrI9HVO3UiX1oj4zjuMWLaqQjXfsTQkGyoP4ERnxyq9OZ
zeC9ecAaZRmi/4ffjyBf7/Q0M6XlGN/eBbl5RbvpxiVLBxrhsehkvwRq8phAQbeBbjJBCNbfaPIG
X5f5tORkNk78Y+tBXJdTaZvPxPzGSiXCJ6GxXTUCROM26T4/pFCzdz9nQjB0Xl0DW5nrVDwo8FXe
G8lgX/GRnxvsS/aVpqegIVLFteZliRwpMuBLYgnpuVekAw0NiKyPmgfv0ZZpyuMZWp0CY2TQTysI
4Izwwm5Z+YGLECF3/trcrsEMVoz0LhAP3secW0K5GLTaPb8Att4fgMET6jqJ9y15GFFbdT9wVjAc
n2vm5cgwaNDUWNzCOEZMMGr4vT2a9jy6OoTqbhlWYgNSG0biFjvk/62HAbeEMBH4RUGi9AAshqR+
CPb1fgoODdasDnPJi/lDA78PrerwUsAcLQ2gKoAEWZjkvz1qprccaJUg7bsbPrz6eCspxDPKF7DE
mxWC1SqGC4Vxerb8pTaXm7qK8aetpZDNKZMIgyXu2dfLiQBCEGzXQMdR+6/xjEuApCVJ0dUzOQw1
yNfWuHzpd4nmEAcMN8em9n0Dv3lNoJo7aiUbMgF/dkVEufui6m7vYtJpXcd/IOTC9IoAS0GfDZwc
YMXPYIOstjd3D8fibcJEx0owl3fIOjeJ6OWJJdvOTFjhnVCAR9AcjQapbu9uJTJacQxvj7xcKAM4
jaFCjlMZ6MlkDY0yMjeFTBA76yEFUITNyD9ofUNmx50eJqUJSyBHhGC8MhlV2CfMprJcCHGi81oZ
gbdEHJSMQ3tkJ5F6n87ueetGqSmxF4DrIF10vKiAxYsEaZ3GVOcFLpP07nWgQDPoTqTsL+gHABQN
22/kTOrCoJ4qdJ3bnB3Ht2lvAAzt8+Jl4KICcBnq2EvmR1F+I72atRZSdbh1GoC7QFuH/U1gaJrU
SF/La7014PmsLPw/q1c0Co4/FeEt7KXlYshUC2u97VjSzpNwtCL5ifvTGnR+zPBrSAtExGEm9I3H
dy4HcSzdRLnDbSbw6BM2GXQSJJiMbcg7t8/fFjFO1tr3oJcWdd3xNE9m3I0X3FT3vCEPSVePCoHs
5teXg1GmuuXAgyGDcPjNQjP/TZ4yCKdDW2IZgGX837J+YsoNx1YOv5ky08dc9Y0R5m960QBPgdNs
ouuU2iaqlgC0SF5kkIXAmGMs5mJajQt5CuQ3wEfT8WmjZ4iW7yiOWxMaO69RKcuK9tArIHMJB6Ug
GHq0blXS7ClzYL7O+9bwxF0gQWhjYDm2PLR3cy/jFO9wEESd2ZVbPGSAhq77CCuKYFOG0gd6fSLh
8JUB7+VGO/2TiMjOXZwcp+Y8WpE3NkzI0wD/MNS+RFvZvA7BsjvJkNoQu5K/2dP1qHgQXxblihiq
hHicMJ/VK1bTTtoTRVPaO7LU8o7eM0s2UEcG1wMasueV4enZ+915OdSDB2zorttibTz0UemR0x0s
5dqUuOmQ2RAAnifJ4ZSUfcfO5w4EazYXhgb0X/Pvsy+jwj47QUiIgLEX9i/u56GX1Z2s3ndMndNy
gzLg+Vr7eRI8CI2lJACo429OeAHMk4Qw7hznE7yFn4hUqo4l3VatGfYDosZAZm/IAzQNxICKcqxn
v8kPRq0ZMr3WVzJuHZWbs4bhItFdDvoGmVwArhQPv1VpmZ5YXLnP/Lbx1iwrKX4SytBb4VsVkrd4
skuptA3FcbGBaqAxdj8PqBIoEwzbR5xhbeU67dPkEmvY6zx2b11q4+6vZG/KQkUT3kKxCWfscfU5
4bcksXCJuCdwskVRHGuA+MNlRpAq6L7P6Uhe4cdAczifyiWRrxw35jcx4WhTDK/LjQGGFTn5w1Kq
lym3OyCPubbX9juN2MfWIG0WwFqODAYSsaLPRYHTKdCsvTZfYugnF4sXGJz4SuB+NnR+YKgBBVMW
PUY0R95nIJ3hdUmat7bkCukT943MPuemfxwFoqungz4uiq5OuSYwpsmo5BPXu7cJFAWePaavWWLO
EUeDYJKHUmWT7JQ1cuOp6PTIs4RkDV7kXTxUnSlraCDH/YByonsA9jNEcI7MG769DBtIQO8bNPNh
mExXO2ILbfzZNNGYecjt/GlMyRWCHYa/1S0ySqPH/8/4nlEhOVeMD3b9ttk6rJ2G2iB9KRC+bHYF
5dsbGTT6mW90eKpn2NdxY42iCvWnypO5gzxaVx0z8SK482I15u3dt8AWiKDB+KOLqMQ2i4zH7pL2
y1hrrC9qWaQYRx6AQaQrDMRGMyFX0paAmQHyz051jTtZuSA2OAsHDovXeW6pBdsw6PLzNCGn6Zm3
FpCa5InYRgtXKLSJe4OtlRq9h9neNeVEKPD9gHGPuTT/Wf11JqWMbdySxaYCi5S5a7XW0od84fMP
plVGDRBqM2wATl4pCD+6XCOeQYq7WjGN7N7AfNauxpD96NppKjTHSmSce9MsSehYUzar/JjHoNiU
Mzi5aOvBdS+tu/f4lJFYSEzwEk+RbWFcFYWmX5QXeNDjLm+j8bjqI+eq92hDnq0tYgnq5sdAB0CJ
6Zy6Drn3TivR5sBrQF2nEJzvxHmKo7kkQOrVqFe0ABA0DeqZTmaMl6/A+31ZKCTnt8r+S/EQ0H+Z
CJAiPzBqkU1JLuz0u2jLI2T0TSvgEn2wi/AB8ZDQjV3QJg03sect6HYsIORVDvP2d04V+RZWY3gJ
ub2GLH2Ko2z1jBXJeDyQUzkaInQnDivBR2j7KvHAgZfipXRoNq4Oqlc+cgPn8Sx8PQc1jdgulkvd
2S9EoggJIH3hFN1XRdDrBdcC8A+G0I0edlu4qFNwBHQjtGANhqZ7GFSEtJC2HneR9mROLfSLdqtS
7pBjvISIa5rmxjLZNAGgEqMyu2OweQkjkCSLMXJe9scuYr16VuXOj6idP2C7GYbdpQCdYdLBy4gI
DljYfzLGRsl+rs2P7xM4jB8+O7Vx6Z+NYKWFYDt1W1CIdRN9QYd4cMeHxZQquZx1hZz+asG/xosB
q6AqwqHbvOo4KuI7H5yhkiKtk2GnE4XMUw0ShqSzAgIdXE3FVo55swbGqa4weF7RNORNPX3Nt7EJ
3AlPnwx/us+fvfTSmxeqcVw+KdXWuDgPWWJLZbcZvBNnLfe5koEnJ3s10Y41PdGVqzEIWLfSiVen
ay7ZkApBxG+VYQ37WBVQIzTst+wR4G3lbNRcxc3ptfZY8PUmiIv69ddO0qQDYASeNutqLXpGStX6
ISzf5ZWm35M+HoQfv5vHSjY8Xb6FYAcXwyqYGbFDSzNjwpJX+6jP+OIj5J1kOmdWkDTwCPqK4W4/
LOw8mxmIs7YZGLt1Vqt8RH57wY71z2bX4djh80/pA+sUzCYGjTP21bQe9Vl4zQdeZP3jqjltCvfb
cLDTwTh+i5+slpkcb8XoYeXnyHNs42ziDIAhCryU0H3Ep7GCZGCZ1ZSmlvbt6CcNyCGn8dJ10ukx
zA6tOFIbaELcMzTeFWh1SupRSkDdUShgvai7X2HnWf9YtUv0chkbk21Z65BH2Fr599VA3D4nlnYH
czQyWl8iOIYnLGXW96/unp2Gyh33fsLjCi7a6E+Wspf5TdC4FIOMMXSTBR2yoyBXHE7bMIsYIArg
L1Wv1zPd7R2BZ7+JqKxjk+2hVC4lMdYK4FmrZGjyxeGyukjPC2iz3cOVoY4GmKrtiN8KKiuUOSdG
qjpZG9+5mMm6BSuIS2r2gmJhzhvcnds7Rf8UlfaN3OYwrAjR3YkyO9HwNGIaroqxJJb1D4cFgpDL
RSGwpsptgnlYLoKteEzjowvXV7o2GAmbjeNjeGcuzaUmH52v/vLY7D4sbtbW/JLt1cNRyFo7OL7G
MwKb1L1F0e0quEmYK6bQLUn7Au4JNIIVREXnbixa/5IzhDairBq6956QTryH1HBK4fMO3A/tgSet
zFbIokfgGWY2a4qVYf2qsOVxiv02OkGrWurLKCB33FQMnfzqYjo9M+GfmfpdTkovAJDfuVUj2Rli
uEl0DxL3TPtHtXq6PldePFIp/qSq9ttKHimy7WFjhU5ecTmbFDcE0smkWuC79qv7HvIA68athTEF
BdSAg0DOUjNWZqdZmClP5U9ltMiZCHMzfCAweINcl15au9N9ap3/WK9vixj80x5SJH8m1TtPO2CW
NSn6HTf1I71TMCd4vAqCz+vQp8bufEXYgbpQaHKgHB3wTbx/4BkE4fdNGaKV5ij+mO/iHN3pNk8p
MuIkLGc1Qhaql1AF1V/7MA4SxNbinpfXabul6Vc8UbiAZllnP74gR/xXXYkIYVrMlkBQXfCJGeit
ngKr93TJ23aybGdIx399aBVtvKFaWMp4Qhsk1KRaP1HMnzt1umtlmue4YULTXA9hoRTD8FEusQTZ
CJIPDw3OupDYybd2k5MqqkuY6OiwJ+CDXSwfuT5V9zexPqKXn4NuQldZMFJ6PLNXEwr10LYfbdg4
EjM/0IngQ7rLrrgRmAC12bSo3c0ZTAoyjXTo5KRmzrFAibjO/V7Qd22g12Dx1eWVZ4yM4hu8syYH
mV/j1Y1UN+TQPz4e3TPw8RnIzcBw3mgdyS2tSzQwQCA8OiyZOEko/yOtrt+IXjT3wVMbGQeLCBU6
7v6MIo0LIEG5ChdXx4K9TGZQN7TWzQZF3VB7xVda6NZAkl1GuWmhwmmdic1xx9nEGbDEgIF8KZjI
/Hpt+dPcIFaOFnI1Sp5zW74V8nus/X4p5vqV12eAah3iEiAQL+4YOURo9qyo1z7XVk4LIvQDD6Hk
4fcnchw7g70sTKAEk9ihxu/C+KGzJCxGEN2AtDZNe6I3Jc2NyqXIMDQPIfiFghU8XCJQjF5JgsYP
0gqot8k/GhCOIyiEsd75fScrBT5eg/+c0N7LdjPl1HDEfrLWT8l0i7olptCUwkRKOoBO72PY+0h1
nou7hIupWyaHkxlRrgI3iGsGMSKEe5joG/vQemradvocv7HQF6hYbF0RPzsB8ddMN2ra1adtvM8W
IoLU67jAXp7Ey+JHd/WRM8ox+UcLaVSk3W6jGPl+crI+vPIPL/t/uxKvgiCDgZ2J0VdOTyNDKuOr
zh7MSb/8D2KCoSWGUYcklBOUBOpeJCg+isXuipRUQ5tacbs796dK24MNebENEIrtKSioHS7Q4t6b
MD7U2SRjsE9twLF3+v6eFSYsUk03luHus5NLr3yjbUwH2IPsC6c0mqBL6AM4a76nlnAUaF7BQhzL
Z1U7B40aONfeHnoRk63/roj4DRhECUxYA3e9LxM0I2jHq5gfGr1VPLxDrxJpjoKfppS0Fi879g2b
tnCmFEBSupS3+ub4fxC2Ua7/rdxKbmcfd45AkH6+cCbkMmSlxEW0uQKgzm2T+otlyVF1WGqHBvd/
WUjjonScMuMkM7gRXwIDdc7CopXyaj3aFRsLS+98KOg5ANhhUEPDQVJT3lJ9L7Gq+Xhskpiz7+a2
PRwtvUGyZvvzJSiDXqbfIMVIaua6sVp0qZjPMfdsQgNIlRiS17tRBVlaFNjTC9RVnp1uHPN889SP
ybqazOU1EV2dN7afh22/xCeMizCEucMTwtm4oeXmBEjmW3E+NaO/7Xpd9fIhHLO/QZRGnwmis7DH
SedxvKEHhHzWiUhzsEgBr6iTL4nviMMYyyEZJsh8v6P/UV69UqvWtZNMK9sNJfcpCkJoYhstF067
7rUkEZ+QlfrmD1xqJmHI8+sFfO7TLhR259XoGdgeLKyoAsI/0xvkRz2e7eE6QlxmOW8IbUoZkwy3
fbPIPeyDqoDAc3QOyYPeaRim6xalPoL+t249JsnWCL38X4pvaKRB/dwZxFfAtjXCncdItIb1quYT
QUc6V2UJ283Xs6Q9B3jFcXKczt6zrqEgZRv5yg3s2wKW6k8n+ec+Tkd6VvZE1310PMoSeq2SXwSY
o7AeAjU01lgtJqcJF4YTcZB22buTTm92yDXZiHin1d+XTITMOhCy6QUMU2xueIIWUEyUEQVVCNDq
MCafo/Zzt1iRwc0Pw/y20Nwms2b1+4bHFwZu7JZ33yXBYchXk5z57GIDiNA/m66NSkcW3bYQpVWj
LP4OVFdthtg9T5rmcV58svjmvZWHkZhXMEt4R7E8lrfQyznEpHLb0chsimc2CQYYIoIZZrDTEZ06
7a2GDeWU298fj5bXolyI3BBQqjqX0CGKIqUC+X8LouiHdAVoZ/ttnHLolcp2LQccL4y+HuQNt1SD
QHJumlqgAoyOtH+/t5mqyImUITa/xW5O+QMO8D9G/+ZnQvEXxIWG/hc7Jyyjb7f5ksbCoR8MkJAk
vNR410B9nsLJIK5gYeP3JnUyyCtlDTazu4ym9kIXCNYq1BSg3A0xowydaj2EkcUZp+O2sPSmuRJ3
6HlN35v6a2CyyQFrkcFqcT3FUTI4TABvripb4Genq32W9xXQa1lg0A8J/2WgQH+YfkXKJsHLQUTg
UzgTRy/Tx/WaA9J/OQNvU1uUP5A6n3fru/NA20fbXP9OZ1SajntKhMakGNdIb1xk4OwmCj2VPcUQ
ixU0kVuF8i+zstnHyKTLgbmIlLb9uoe/bKXrYapOf+MkIqfdqNTY+1SDlcUMFHBeg5YLKy5xv6ot
mYLZN3IdQTc/Srqt+CzgZ8/EPrvGmbgAaIXnwduPG3dQFf8jMdWN3P+M1UgvKciWvwg2x5bQ4gIG
0gPMwU7aIc5X5/VY78ft+8ml0HbbAwRvNpNVgsf0Q/rVhC0y4Oh7ydkL5RgV7L7z+Fl/Wtk+fWpb
PHIHt7ANicTrwzyyaoowzXBZfsDSiWwxYToiXmZvGRiMquF6g7QQUdF/sOoy5dk88wUEQtL703/W
baXczqxNK1RkzCQUCeTi9vL1LnlTkU2FL1Cz64gEBg+p+0+Cq/MD8/f1aCCj5R+uVw/xLyxDir7R
lUvGFRCe+mJQlRvA1pJg4T+9Uhf1IpRP/13YjB7leuETsQzuHTf0Jz4/8bpFgtriN6OgMUGczP0s
VbixN4rKqqbaiTCNR2ki46Kj1cWxycxKzBZZHx5Miky1ae4d2tiGXGpWBrzjSkoM+m4f8u3w0qhQ
ZwcQP/nmGGUgHtuQXYklqzfk/dXVrw5W3wDsrT5Q0eMS4Y6XvlkaFuT18cJb9ctQRpnz2zqtB9gJ
ynx4MM9uCNZtSxfC67Nydnz8ha4/Ee0080VloezEgaxZMwzfXSQlyUrO9RQVcb7ljHNJ/tooQiO/
4cNzwAs3yHw53gOzwb3EgEHZyA25Z1RYh4ssg9FCIVbswejujO/QGiAEqEki7pCTtGlH8FWAagR8
IS39ncb7gyXg7jImK26sJ/mf7uryBui3XyQZ7a/wIEVrxsc01IbMer/0bDL7Mi9prhWTmIbhCkmB
lWAZhtMWQBNlFjS9lfYgykeCc5VwZP5sOtJA+lSBwvLtIpkVY83NDGHojJ3MRWRypJhn2SMcEd1N
q7UoZsOYxnVxxGOnM3eNpycesqFe2hyRZaUVMcZRG43DgDQ+0c8reKpyQNmdQYN280D2u9VvuxjV
qlRhTGEs2zU9i6FODxYB0rx62ODYaiC448lgfk9d0S+2T8IrxViXwGVOgk3i4hBRWdpdB5Wdb19y
Tt1/x85mrrVXleUyTr6L+J7kz3H5rDzPNRvun3GMnxT0s1cyQXX17YAqe/OWnZIk9GVAWveeNbcQ
rsFbtWxJAfNU043dFPPK2aMlU/YpJ/l+OC42d0WXf1Rr5MyxvOsMlIz9LkJy80K4Ep9n//pqvx/h
AyfFvQEmIrq3zr8LrqDtZ04UE0ZKyuELC88yy5wh3u5eFlPApSB1pQYj+Bs6rRetRyxJqUyFJmxU
FWdwr2vspQjiREVfgiwp6d/dFMJyB7IQcIjHMpjY31j4fCSHlplbw9Z/GmQ46jIE5aY3eCvAcFKK
MuZh7ayOhZutXmeZy/a7OUGSJi3ohxUR/Ienhhv9MB7fWSnoGTe6o8mZ2ZTL/g9nqfiCYxvaEwsn
58RQBIj0sVfebz5M4V8HQEjEnZ802wZ/ZcVGMMcvlJN3IWDg8tur+rYPwUFBU/idEdx0/fm2kW0e
TV2/XA1UrNQFQofhl0Y1FlFVoqJgqLGZ/2J/vjcWxKezGeV4vvmtyGH6x6NrQy/kniQyUL2gIv49
jzSOd94vzDAEjUmKBANWAuLAHI1V90U2+KpkFHEpbtdf2uRWIo0ofaHf+shiQfGb24b8NxmX8wMk
RFw8jEngxoiZ9YvdCx0no8KGB0uOrpOf7roTNEyt74ZZ89lF9/0AEWFLCus+KfLeC+noa2b9di9C
FAfm46TXRUuxFyqvMFVFIkyzt1GHb88Lx5pgv9ybH44Zh9QRRURhnoZcS0T9dT/jyC3bKKHsYqPK
ir10TladPkXMvkS370mIn+UuHl4zz4ZUbgmldXiZWUYRTPotrxy5c08RgydJIN82T41yiVwkSFyf
zdVs8WKxT3Xl6IQ2TXr8A8qavK2kvNFuqtAl9z6MIRU0F2O1yd1czF1CDLZUby2m4/igZ6EOCnhe
pgT4uU4wiFNFay4UvrRa7wwOh/HmA2W/6KOj59qJLayZNw2zTwaJIYrW2aZHj+RYMU5817JiyUvl
fevLJB1xf/lXmnHf7QQitZQePY3P6KDdG+qP6Utt9580rQpCOf4ADRkJQdgRe+GS9uyGg0hALeL8
wjIyHBlWstaTDlZJtxMXzDKwEQDA6/IEQh/+AcTiVGHSqTqYmA22+isy1El4JtzcdAfTMeQZXhXe
aZ8bU9ibsmsyCCKz1Jossv368gIKh9xWk+Dwng0SNFI1JLHOVNjf4SKm5aamcoge+gg2RYMLPbO/
hDmBs0LvRrgrC5sRyWgw7nopn20yNUUE7VNLTELUMzoCJQ3SDtUKuDR+Bdl7FxgNUK7eO/SKB4UM
LAkPbzzxwPsja+CguWZ3oBqjRgV6egZp0SrWIfBP/xYcL44SsiSUvCQcHoVe1YExi7X3LcaGWD0R
CvTD/8zxLLcsOOgPM5WYOKYjKbP56OIcM8fD+Jafw+G9FXSZa/px9j2YV9yH0fPEtE5hzmS+kVgE
KHq8dMI/CCyX5Vrz3LATJq9dnRqUK4arZYxSPmVFXMSPOmj4YNmgEykpcXJ79qYFOySo+f7HaiiE
MIOZPIaC9RNX+E8X1xZTDB+YGvoSuHYa1xD1lKq9h0hdeha9z1/a//d9XpLZcQHxQrLXw9B6O4Vu
Pe/MAZbIj/RdohcxKZbsprEHeeGx09scT6bA0wEdKBz0x2UyJMPkaL/uU0zDSykIr0UGyC93qQub
wXD2L14togVDWmKUEs74Cv2iQ1JZBxLcqGxq/LiiuRoXfRuWUrasUg5ghNzB+BNAeTCatSYHkgvf
m3xJ3RzQwFBydBTrExfeas41L5pmXGP7mvSH/QFi/3chAroytwiI5NOlN+I00SUVM0gWlrGUfG7J
WQmTb+GLawHgsiETfLpB5w0/YfxptJN5kBq+qwf77nALMCJrfeh5qzoDzAx/MxFaH0EE/vjiXzI2
q25sHbpa6Ey25syx+dHbywG+bN/pu7zltCvCRHXo8/k49/1NCm37shwE8ZSav0YxU3F6tJSApm/S
bGCKCc5Y3qZzPcEenT+GQF/JNLr5LoqjHGqawsarrq0Zv6Oo90MUv5EnjXk+6/+tFgR4FEermHJQ
RlAL9pPVEhd/opHb20g67GEEW9M5mmJ7kB+PDrcx8py9HyvGkmDxXuEHUX1ejvHf4wK1ZzA+FAUv
wjeC5TijReN4qpmX2KHeeMwZAKh6hI/eb8WWNm5dlNdKKfBOIrxiRmNKJ71fkD7VQW1HoBKisS4a
4aTj89qrze2V9rJlXUjaLkqVtwx9fdeLlEBHVhXWVY5g7/mC1T46sG5SDh+EJHdLv5j+6znzK097
h1H9CGp8vNeAthO25UCJwxTbqZ0kr9iKlW6k7eTceC/vigForSSXtzTEjHXOemq4cTKNW2biDBTR
shr0RvrW2YArNFAp3IlBP0unCMw5lIqJxeZJ7GMheu7yZ4HU0a/26+ePOmG7W5PosIHLdbyBJ2Op
CxxPMZqeYNqOKkJSnpHg+iomcGSBK3b5xV3WiWzGRTvVfwmkVlF9DuujhzqRuCQpMH4CrBTgEAWv
4HwrBLw/PN6WIhuhYhLNNsNjX5bFPfrRuQOuz1qJ0fcTB7dugafpdGFyy211DKUcltF1+Sz9YWFQ
ideBk1LSdI7g19z1HFWS3o+mojBReNBr2RCZmcbk6cGvfHozJJyaS2ZHvCepl1LSucTWZt+WHEAX
vmAxGHrXU3Z2xRaCPdpXZpRqGgQVw4oDiGPNlYEB59zgqA1eVGKmagkvilgbo2fiOk6hybCrKbXs
RjsAtdwGPV7+cVvJTLU/tQzRdBClsJXhZPE+CvnDiSS0RFLgZMH8TrBAg5kcunWYLvJTufspF+Gm
/51VnD/t/JkRo/3pnGMZ2rRt1PWpq+uWYHoUbNRZyAQ8ICnYcJMKsLW6Y4tJGrKz59hFo6f52vdj
xVSrgoVR2w+nnvQAsPNECIyH/DYeHrVpeoEppz71LJ+SxRTdvRO8zp3maiwdneQRaYuXoGlrJHJI
IPVA8FuWkSmZCugVLWO7s6lahd57qUf1wpHSoY8JphAUv5gLr0+Z8uLA9RHoWa82ThdHI/rqxvcc
eYhp1tGjFVjSab2DaxvlKjgej0JW3UcRwCMQF8c1ynw4trSBBgSwFEM2w3R/m0ID9dDoZCM12EEY
ZilhsY7RmGOYmW0CYaF8VSJtswDcVNFsfGgtRsczLvjLZoyYCZPs+7q5oSm4c+W3+xVpinRHbnCz
V+qEpRejFM6qrBGykwEfKWE5lIfMrgJeTasAqvqG9GRnKc6SVKgyTrYngeh8I/aOR+xG61gv9AIB
OSUvmiu2oPB5wpohCaPC+LEeiuP9LSyK6mlV2L/II++WpgtwKjc3CmydKAK9HjUo1IgVzYGSYrOu
qPStt9F53a2JxopYvgi56LeH0iSeCf18uAsmQimIMM4AfLP7zoMwtJcuNLqnEOth8R63lBRhqOY3
9LuWo8oh4K2XYSjrNzY2/TTJt+pLdMWV5Y9uaSvpY9C0omjxssYwAhk9mC7BjSPgHY1A3zqlWnEQ
qvXC5NbuBQ9+yHErDYjevgTBtFOyTGzajuvOCUK0BT4Y9dHf4g1tWHo/VATj6liXdD0CjJ3daPDV
SiCu1AvwJR4iHA6OA831NkmTYiHrk9RVg2Xjt6rpF2Y9Lbwd/Dnes9Tskd0uiMugD0XvUxhwT2Wn
5SNjzrZeb6ZcMm/s6UNgxIBfBBwR8TrYwBmSeGE5pIdvM4zjzTw1KiQP+8H3uL8+ow1XgK2IL46H
amxH+2uFTyxZvj56oo7cNuJkwPQbU2CiDuwyNyDqbI9fOD7abgQabiV5f3VVntmpPtXsriIN4GN9
bSqXzLa6dW372x0vAsRs4o0KA3rtWx2Bhq+Uda1+KaJLuanldQdQLeNye0cirgFnxAG6o+sJCTbd
UODb4brHptMRIsleKAr3arlKwgqTGlsERHvsh96eWYRtbKIeDuh1k4OOTx7mKKhNYzvPCcI5XjOm
osAT8tpV3xs0eXS5i8uZ7+7VxVhpxW7qPDcoxwx6r+1ytEXI8vNFrlYarZxbYY9XTkH8e/s/6UVy
DMtD/QQ5kA3tYMfSMXS/9JnJsYnTH9CCxxhNbFjBlW4wfdI5R12pD3Qd0Wn4GZpPYWlT6A3m0VEe
+eSegHSX40FCu3VkVf3tVZonBmiwrwHm5LIx52zNPkWlQ53TkNNtpVfPDlAQHAQSL1OJzwiVyNqB
Rk5zOVmjeNNdlbEf6FOpO+U0TDWeABbuehNVNIRzYMaWG0S8gsYgThjxsBmWUtC2bs+Ff9eH1PZy
+nUHkWXahQ9kLVTUFJg2+/dw43nooKsnxLKuzEy6wCuGxQDV/34fwqIZy/1zcTsl6ht8nnkVrAKX
Ga++Tgh7iAp6J8n1xx9+LzkTJVZCL7lbIfmODCKXVrhV6YsYtorrVb3Q2u+z+YIZZc8cgpomkOYB
QUovWxwG+Yc/L0pI+YipDQ0A0Hful+WLSWrPljabD01dmjdMFQPcco+n+il+zH1kCm8qGDx7jHpj
tm+EYVvsUndKmob8YHbiicxelx+bdheS/VQO0qmz2qbiAr70rpQM+N7Hd3Oz+r4HZk7T93m4yB0E
OHZO/Ev7J/JKFBYmpEfCbCD6cMtNMLgL3k6MmgONC7PRa+SaaYh0Ckx0ExTCd9rsqpaXgaQ3L/vC
kUn4mPK5NBrPoiA95lhY7a3scE/dAl/D9+FmI9OC2pkllI3g30KU/HMAKIdLIWisH4gCMzikHLEF
/qBKMN4wSn49YhxH2UBmx9F+LQYLWc4GuSwSx42IwWKVVe1GrrJOg8rhvRCBiaX+OnBl3X8Kz3k4
GI16N10qvL9sNYr2+23gK94yUaohbbdA3cncsbiOQp3MXfU6hlD8XGYjyiE0LfaWlc+LxiIfL+eF
oe3bxjL8WlvWHykvZQ9bzBCIkQ2uZcYeQnoO11tMKV0sK8UN3pZfC1UQ8SxJMRy7cKcWHPznRsNE
CeH44M21EvRuVNKs1L2In0DBPrKB5tR5t5sdRJtl7I771U+Lf8ZN3nvh0Cy8V/ZA7ts7AnFf40R6
/o6Q4tqrTCNpogvHh/jLsZ/5cz41n9p2510fAgJDuG1Z9AJ+vOVAKx2oQUkb4A6o4JtrBWMSaYp3
0bf6H98uXqy8mzwsPXokllb3ScR5cZ+O49GHClk37R+AbgzMKx9+9lMXeVD5FLIv6w4iaVpV1zCi
6na8j3SEIcnPCwxWyzvnzCPVOakUyY8GRAflARMPDvWNILD0fMmJF160g9c7T/r2+t6ISBW2ww/B
Jhk6E53aIF1/Yx/2hKudDOROD+1YT82SCZ/Fwk6IPbOofWcGiYnf7PINiS0sIQypZqUT/cm82J1P
SvCAxatFsfAm9eaXQJBH+M9JYsdlkRzV6vudHK6lT1UXVCqnAqDigcRsX2DuyQ1EXvlhc5sthx3Y
bkq/ZikU6aVNuifnJ5UWkS4hErVd+gDFAM3e+3QuUZ0Usp1QMe6jKe52oiuq1jQBwlrl9UF7OiBD
fyw9EIKCa8tvnTVVMb+cRjs7UgPM81tPDSwFNObY6MeTuiPXLSz9TensSbDMIkW+T0b8xaU5w0sT
tt8bWuKPcgBtsw+VAA3mrs/SYqRaIXhPHfirZwrY72iHS/d65HHFSH8DRbWYhiX7WLUlX8odIxSQ
GhiKBRpoAVf6+h4as4ojJcF+2UK0ShWcW3CjSR0MYYR0aSwhVpzoBW/otTm7pjGL07uk0/4sXQwy
dtzaKB7VuhxexieO3hvQHniNo7nsU52+Jk7BQRRcOEOpyu11MpwWI06qJYPGUUn63QN4bI5i0beF
F2vcebzhOGcPu/iU47pT+IIVeUtDxR+z9F7ehE1X/8U74aNhHGz7LAUiI6Dpf/E5H7cqYR7cGKVn
9JGNXWdYptDK3tTx7DIYXhNmTN/baKtzagwAgmbuvjBhSnDJA5ohW3iOuPFyz/i2SzDRF3h1xYpb
iX+eWayioh314qjFWzL5R7oKDzjtamRhzw74g2AcgtgjfrBdvcB686hIwD0WiDnb+Ntbg4C651Ud
gWj16g81XG1HC/Gnnhy9DIgmMAYLjsxi4pEK+3Q/M+ZUvjJoJ0EYN1rSmpN5tPJaBJrxkCmgKClA
EioitSNlJIsqMzJvsLlBwBaYlClalNl6MtvJUpWP0izud0dMl7l2oHHxyjG7OigrF7WeTJNdYcuQ
muxc89THdlBxOGLp7r4ubKUOXWaTl+gymN0bGUtWuZcTaj85bvlG6OolxHu0AWviit3G6Y/MO53V
xSWEm7hTrepl8/xRJ+vtDp39jDUnsCYsjywOCe2rCnO1ZRAkPfYPu12cc9YWHP4Xy9tfSK7ZWGCY
9aDAu50Nb92WglF7ddtuR7ZOsP5s0aV53l2NSOx1U96SoRxaiGU/1ZzzhC1hJKt98tLaIEnNCcoZ
JHsRLTe/GSNJrJ1+FAbT3nX7/7oA2HVQjUIP3zdtfAGNeyCXxhvMTVtkf9QdjdPenuuAJEvDLzyA
hu3byor4XhnReaFMqF48CgNjvkH7O2OZDCW+JhVicQ8l5EdQ1E9zHAFslz885CmOvqjDUbdyw8e/
eUv65mcCXH6cE2FxbEflI6oe+e9tjL89H60cIbYx35HG3LP2fuR1BOIQsTMGEXvkZPh8X8iOFwGA
vFhG1TMSYNtGNMrTG2FHTdQD8COpLl0Ton4FZr+qP2fCoLsoZUGuTYbuIwvxLAO9bYLKW1tl1zvt
nbzjgYgODKp8m7c1K1JLN7xmV2Dqm1euEteQ14aEKp+SsS31fQBYnwrva5elMqdsOZDwi3jdz0aE
hiCF3LQDAOO2jiPbMeh4wNyQ8EcViHfvTwgMJ0hjS72vd0h8wQGzByBVu9aL6Q6o6BdntkG4ln1Z
1Kj7/+l0P9JbtLyBC08pT8f7Wqblm/3DRcqtd76WQ3f6CAtZaH5IO38TRgDjdAjPeQ/EnFDiMWHq
Fr3nbWdYY/JWy3SEHYw29giaBMW6nxt5x3xkw3xQ+N2S9jmuOvn6FdB/1gl/Dpu34NsG6XRpomZ4
/18X9ulp1/+bjXgB3qT7PXwuIVMB9PUDtnvnNmrI3eUVIsr+nDdjT8rlTKtc1qoEEH8IsIufhoDO
YI2EF6iQKnv8Vqx/6s5nGEZeK5QksokDU+o213VsfJMmcc/jodZYny5PZfsnsS0POhfHahdACIQP
dQ79thXXBxjL0KDm12GTtDxI0S1nmlVR3qNsxyevja5bk5M2etlWqcgyb3omWGx7DnuG6IkdH3p2
kZ4zWJGKafM0xxAKdZbREuNhPNJdJPfU3QqS2xdlfoLjK8ZcxR8fRUvMU+572MFpyFDJA+kRYSnw
SR01S6RFJos/mb1GFzSYM1g34lEPHc9vXtLW0geowzPQSI95kmKkjCDCJ4cL5Osd5eLrT+dFArMU
xJzCex7cENCxfleZPKAyWy2cqwHPPzTubbCe9rGdXyHzPH5YAOeNPnmhtR3yaXnWz+el1XBOy9mq
HkIlGoZuvBn+dqhFs/41hjhISe+vYTNGkdHNmDBSIjAj6z5nlA8PMM478F2TZtecZD3fYrHs2eSS
JpltMBD/DPI9dzJdTXE4mY0VcOOjMOmH5nYgPn/7ZFtbo+5Q03ugDxMPNkelzUhZ2jD5VJZyqZtW
h7XOFoYjsiSXXUQt+CHfzPfEVHGwDTbxP/ItxPrLvmn01jVySntlVuEexsG9ip668dZNKGH5vEqy
40izf0pVzpJD0fx66hfVzF5nF+9Y9pQjkGYYpwacaSD9vtjP+TZPEj35/fQlWfOScWtQH4m4VimC
3GA+LCBEsuJP44JccUojs6EoFKXaQ7dN2n0IXII7/cLUswD54DrOS2kaUdFYsikiboUU5fYfigHJ
Q3sAhbergIKELnADf0qym+dGOFIPLvT0dpYWjsZztw1XtMRMCbAeP4f54eJn/zGS5n87lxSQuEu3
QfhxJhHEv2eAqllSLq81TSR4pCMOR8cLBNqthy7k1n1hHBAY8mVnvbBx4dvGQ+Y8D8tknhhu9swR
8OGj4qkfDs/dT4HIkovwY2eyqM1jL8s+RFAcH/z8t3ri4BTtDmG4O3y5X1uQ0/oHJIyvaRWoI2Qd
A/1/iWYpP8kQjggh1Hsv5xUZps7Rz00mJXmDkPL2ixjyv+xknWRdNDcfauz5y6uh7c5yT2UNV/uD
2alLCnxmW4jBe8Nesm5vaFeVGbwK16WNvtwPSgNd3tYszcvAO/Ok6AweR2XygSg6sh2U2lDMgRMg
RDrIG5oyNlLLTdlDouxcPOa5lBOCMFFUJuZ/6XNVff/0NEF4EfEmsg83G7JJPBHfk56fok37ATBG
HV34caTat+PnHTNiMo63+9yNn+BFgIXW2Mvc2zMgvt7zfABKFXDUm8wsIXjC3Z/AbwNjHuWHLT/S
mKFPZ2MdvGyML/mbuuxLwoKWyH0UW0tVvsc83UfVnBHYGcoV5CHPwVkJYPd+iqUvWgrUfu7IKfc8
J082PUYED6fDe+iErYWu4oYbmkKCwpP+3DLuqEar2Q6qQJDdlt2+4+QCHvSn4bcfoxN0AFgwJ/em
8cCQbRhZHNEDT2J7Yd7YDT/vlnp5lvK2WaeoaExhh6sJaAOt4p0kg8WlNsQKRXqtWkY3YgfrZ0b1
8TxZfpZrvSfCPGUdJAWprLn8lBQKOjQWuEafxWpng1MEHwIWLCjLLiXjw5SSmIEkxYhhJ6IWPnfG
xZclYI1gGHV1sxhhFMV/GE/55aRpW+tn3t+rDQJLpdQJamnAB13YX7vfJmW5J+hkO/uVAlk4o/o/
VqhzKevwXUivpefn71p1QK97IBDR9Y8vIyC2ZrSh5+40/Ysh6yEBRzaNXmZiz9gK2rl1OPRWPZqM
Yk7Gd4co0EZv5pEpsCqsnWOq1Sz32tPIQST+ye1cH7zEYhM6LY+tUpWJw5P5BU2k9P/EaEz+VgSS
rtzRhKC1acXnaUXVvIbwOn9EvhcQOatbQiw7tZ4s3b44dhr0ZyHgkaImtcGeFkihLbOOKcxZClH6
gU95WbtPUhgGwWGzCUlVzYV5++J+MszIpWP0Y3LnOBBnmwaNbKICmdCRCB1f8iaT5Bp5P4E3JVGH
2cvu6ZubjbwxHOghASEeWCBYMI0+OOFBilImA2SK8NXtU409Ms3PJRnCW4QDwezM6MG23EB8lAhx
qE7QZUWZ8RZjTTwlR5OnqbH/Zzh9iK76AUmP+GMKX5Bxv69wj+BNV0kNmjXg4xm/LzMsFrzrNN4x
IbQUuiA7Qs8RH5YKIvyzr/4RqEoqwtjYa4Py3Fk44d63n9z4CBMsXtQHSMpVHmz3rKs0LpbYe1Ef
V6zpWhwMsqC2eD+9DcKJe7KXent+00u4jcZ0tC/hHvlZhCMDWvFXAowPeNzRByP6SihqqS6//np6
LsF3Irim+sf6O6edkIvRXIV8j+h1+eOl7Bba1NHAnJIhecXayKhR7iJ2rsqbCdMBG30rs74oHov4
8y0FLKNoaRbplV4uuBbzS2Uw5qYRXSXfn5/ciMZKjVLtBDSCJbfQKTOvUeiPRQKG8NUo4e3TcUQ1
w/6R/OS+dVUG12nKe8cHL6e+1w3A1/tPxZ4wOPWLp4PeWcixcEy92r7dM9ciXvWsY17uxriPrTLh
s6m7jLCXVgBXb0MvDqgrtfXeusRyT4fqZtTfAtECoW6HZ7Q6B79g+CoGPNUUVoRl3/gIwrbquby1
R4dxw+gLerZJw3d9ArO4T4PAh7JsdTHWZaRtUPtnj1bvRlOHqVoTmNfaSdJ5qwKKDv9I/rkymrMe
XjTH9z+qN35wV3FL0ivUsvU4SbIXiDIMUWOOMFiZb/dNuBfd8peqPc0+sXWLd8meq9XQChiAVf7r
V5I9PibzX0H1cdCV76Bm19B5aSwB2qpWZIW7EwxiI0Tt4n2Hk3at83JwjYZR9hyOSnGw6zXqp3kx
PzdL/OVgnjvMr4aHnkZ/4/nX3b9RNo9eOzqdreWLW+FUXDya/L2UWVE4rCa9q+eKqJSo5Ux0jQdr
ISIwyFsxqhyf32Hb2kVGPn3cclpIhNnpRUdm1Lw2zQzMwaOnfyYwwGGgmalG53Xua2RacMO4b4ep
Zf3ExZ8BisSE+5JodNNORKLTVAqgq6IVL3SK4lzPWtNGcZUgHpFtkkivJe11kgaaRE7yRMK+tqTL
O9VS7j6wcWZgoPPUaD/hh9LTtIwzEqs2LiFD1Bw+bgYZWI82CzGeamAHCK9bUtZ5rnz/W5CUZ+ON
CxVsKwPUYYJuSswBUakiAs3+CTPhwuXGTKngsLyCg1tPWRtdGaVHeo4fDjYChU17eLbghe8isBy0
U+7SUW9jlVLmcXWoUlhqnzIqBeitVCmyfIKNDGdxh4kcc0m9b/GpT1ToU53RWbrxRGNmXd7tK7A0
wqs7UWct+vDJ0gENOYU/oEWNA9I+erPfXGoTfJlPCQLmRuVun97uCzlow/Q1ElJhgcLzeSg9+dJb
dIQ/+i5Ef743H9SJoszDzIbMbG8HC0IXf1hgjDIu5toUtB9mizKST810XKMEWoqTHAAlZFpnWzw4
FSNKSDKaACWRHtrzQhArcl8xiFjf+LbRwRiLZ1TjAcDg31ETadJa9aYUg6RHBQHR5qcRnOKHK2z1
t1EtOCYrr/CXeMPQdFHyVBD3NOEAxg/2+DqGpTKh26YvwBPcQulprYVaDvO53TofQal5s1zYHKpl
KZmwinhVP6EUhpwSZexhMexIBuvSOiwwJ4V1l+L0F6ebm6eoc3OAvx/nynRKSezYBObux+6dgfGE
pdLHRBzb4TN7fUeB7VVCaClPADmaRDBYbcldCuOOBgr5Zbnt+Ztn6275HUgKglwTFIpC4iFUYmKX
7odAaoEKWOofh/xswsxkfIVx/3P+ff8ARC6ocCtIjFhhhcsgewxWFdEeXDyapx4nwWh34mU5j0XS
BH8TpZF1GC02MGaPMRhlGZaPOdjdK/xEgOdxmGflt/kLlivNcBnBxHV783FUujtIWk8YBJXtFr0o
Gm8W2Qu/cneI5DcNTyQReN6U/EZEE8EaXRlqN6L5woG6e5ZOerEVrS08MF1w+ipGnwRLz/T6aY6d
/wz4P5PRRle9Pl1khkOa0WvezZwapMau6du6ddD2FsSL+iC0359gZVmJbZOkp6uKXRNXv11PDdeT
fFNeQTh8HoXnK0/D8a/8hH9OLGHvc5JzSSKwe37WPhTmbJnMG1XgTHlnDrph7lisXZkgf5mUSZWU
JRivsDdMCP5F6MmdaCG9nTsF3KKiSMPMLs9wE3L9xxcCp8Yz6cBCvmN/dgO7YSBSk1MhV4LnoWTn
MWI0ItaFueuOxtPrWzsTOph94hiGY7kKzbwsznWF8PRGi961aSgChLurXcG19wgcof7nHJJPJC/b
umn8GzKlBEU1wgW+7azAcwUGZZucO6LX6yh7OCpoC/9f5b7ViPCC8cpuKtS846nysc8k/gOzeY1m
XuyhZOXuWgpp4j16P6EQXhNSFXynsRg7viuXxigibagf9W98w9pxVbVLuH8BeuYBHmOLLICrcGy1
opjZoMJY31yzDvpA9AbW57LUAOwZwKjkLqGev/vb8ulLDJdhItcCuu2PdkddxSNhYQ7GXgrULqvZ
wrPqh5Jtur2Lxp2sgBkO4JPdh9w/UTkzkPjqHT74fyttqyr5q9ef3gkC6gy8TMjbwFJ2G6w6/Tzj
q9psm9H3yEAPUh2HxWsLT2tyXSpEhlYY4wAsAp1pB20ceTfx1ntwh3M7RJCQBe8vQD2tBTeLTXHh
YUuZxRYvICx9+M2qklsaA2yyUIRjcRwJ21lyBzr9DEriAZqS16O+E3YAtvZR+FDh12xHgr6Q9ldy
UbMZk9T0WyrLxx3P0r5IzvF2NlS3cUfVRCyBM+Khz4N7JAGXx0fAZwf9VwCSADQT+m5zawDJgkqF
xTLFMO4djqwK8eg941fPPCU/GFaBm9ovqixnf8Jt2IcMifwd5R9RDHuwG8bEkGM1aDWuoZqI6R/b
nxMwjTNjFLpI84iQ41hNw3YIuCBvyCQi3+WWyK8xMUVj+ETliGKVyEi1P6gl+bPF718/H+2V2Fm7
ZQ7rLSEbVzKwG1UUnB+6C+fUyF3EMXVVDywdvZ2d6AmTboxgQPpmRIY2JZqs5BwEYoCdq2CiVcVv
yl7kPk0Kj8mSZn19fDONA+mpUgAl1k/5VJt8rFKXaGS+t+tv2s2d/bSQN1K5nouI4z2Cfryvpgb6
VOoCaMhqMtt4+gBQQqEbRTeim4wL3GAyyzyXeLVH7VMVEAE1Tk2BxWwiTriv1ifiYmmmJCZx4j/J
UVOAaKlasbuE6rpp5aqO4yxjPZV0qjL3GQ3WsHwjZqqIsTuNqHmGXcDCh8LXTgXDBHaFcXpvRuGZ
F9kEVNa0OmTqGAEzeQm+g2/cvvvQzgwwY23ErhrsjUjP+PE1anbnY4mxjdxnkxeEbpUSmOUrVTjb
9pKmlZrSj2A5TCdP4UGP5D5E59az5ZBGRPB4Pe5pVVtisGF7xGaqNIRqfTdOGaV55RckPOTsFXNu
CBpIg9PGcO3YpAz/X/kW0/c24EM5QSJ+4emK07E1BSBzbSlpFeXOnb9kP/XGkC9Psy+KGe5rZG9l
jU7KKX9jf92oW9s4s25dg5gd+2k8W1yziCKZX35ZkiLKzfdWhTp2d02eFmfPDOkbFpe7MAAM4DRi
/dR8hERse5BIuKTD5ZAOLpVhnDcz5V3TXxjVz6YEOBTmNtzbgQgXZhqEqBm35ZsCQmgQd+Rk/q+a
gDES2KdPgu0cBYTwXOJZzyDiyfaw3X/N5H0a4tsoPpf8Uaos7q8Q64ZfLg0ta7oFl4/mh1JT792L
Oadu3X90tpTp0c5yllfOwjAj6oOlbCwoXr7caq+w3yJgyN2TJ7qXfBjZc+7+SOCA2fYK9KtutesM
OE9Qft4gpAcav1rX1KBWK5rwOQnJReAXqGHGw/2SIyCl0UjQsRie0q0Gc+sGkq2egVwEA5r3oR6Y
qBzKwBZJXF8ATMJD2bpP3vVI0PnFEtRltpUF4l+MdAcOtQnXXhmg8omVJfdh+Ue5hebZbhxRm55E
HbeeTbv5VuXACIPZjtHzFYryzdabCOgSR1VAm2iuGMakuiryOO748lJH2W+u9eL0XR+0764FfjaF
091ybM3qvip5mXIEUBHALypY8/2ucVoxaR11WKJH7/NJ2a1bzCClpodOFEWEp4YbSacmpIq1Zurp
AhNYCIpDXwSFLw3cWsYT/99r5LFYuBBxD0oldsyUfv6CFBJrFiKgnxF2C+u/ooTN5n6Yrd6fAJau
zybNo31jD7QSKGhRyF+1KEAythjlu/1tboM4c4BLxJxHKa75H1e7MDF4U7PJBPzpbwKGm3TLsHM2
cFlNDGS+d526ge1noo6VYrzGK4WClMebnRO1d5/f95zk80DXj6lj2vXEeq2D0vwV/FpThKHHg7C/
j7lTHNi4l7vtAT7TRYQ6x2gf59CYLCeKo6cQgitdj/a1XwGwcfbHi8GaXbXwCgsxYTRsVwVO146d
EwouF/KnA386fYKlNngK8UJ11pj/mp6tOh9coQrqjYBcOa0VdhvQaIQHn690xcDDWgw/4TOA3Hf9
mStxBpJQonzn869K38+sWOTInKLlcojNwaHGVvET7obqS1ykVIpu3sTLEkVOXIxWQqI4FHP0CCTr
vBaQQ9QLs7IaCjy8+2YeWxO1/HAA0T/wlLoElXZ69ZAOccMyvnLDHxARFM7il4IBCgXViXydmEkS
bQPeSwxd1g9d/ATGpWdbWm/P6OP4uHPaqIKa3V8ueNXNrHie/QiCq95d5EXV7GdZT4IbUMs87IEO
SlzETmpxgaxyHoKaFh1oBWCXZP+Oor3wDvPII6Noe6xT6Zl6NHJJislVApl7P01OeTOGpzgCPiin
w2OlAZuXqihzv/3UDsbswy0Q1j75Kc82hL5QBm3fRlTnGxR8/3efttwhtNmU2qRBJsspLZOb6kW2
llU1NnLlnpJ4FfEfgn2mJBS5a3GHOTKVMEoTU4lZ4Gu4eK+Pzrur18gjGvVUPAqJO5/6NzbkfRh/
Ja3DgwXRE6oDKAxyqBA6KV5JlaJc8+Zh9wpDfzObXFJGpFkU4aQKJAnBLZRGQlOuUx/fIrJxSOIF
85MPHUMff/SuWJ61p9w1vvnMZUQO/wX244rn80zHDSwQFMwhXaJ6IW/OUgzf1zK6ZJi/Q2HyMkB1
MAZLqXExFeK5HvUlL0h79WwRgYY60xaQ1Dkxpca883J3hEAqHCTUBX5llYbGzJcFgARrCUdGJGC1
VZ3au5wxlmc3i9VOOA9ZSmzHEnWnE6ItIHDI7MJ7FXijlgWOrcKit+Tpc61nVcwvJR5UqmRzXvKL
QSRHlDHxfHWQ+EWTLXzpjvW22JU6xFoYQOFD8NfESVc9Ti+nS+JaKynamtU1p916yZlt//xCWI7G
T7Z7LGTO9Sz3QyJkTggL2iBkHpWW0wMzbvzNm1DM8IMRz1VDdwLdDQ64nLB3iNhjqubrNu1VbCIS
2kmC9DVZoaKq4Ls14PW9PY+e9KQ1yrmNvlAuDZLQpDPpJUE/NECvyG9CKDJXNlEyiiQ2d0+YP3Kv
Vx82U97WV4ZbgVNc5ZJ6gAvE9/UuDuj0//FrWoiR7cNqqLDHAll/dUCuF6SS4hdepHn+IXymBMOv
s8edAdykUvjYPv1A6swJeqlZbS5VVODDwUVVvgHhC07UHj2J/VI/APV4kS0a3LVzN6EfuPu6flgJ
4AVsuBpDgUmgyC6fC3gQ99W/qTCw1IvAp+IrNnp9dD6v3ZVtLj26L1g7xvRodux/Bo2UHPAY0Gln
qkSCv2H+qeVLaenalh5GyQMpvSqeAv/32LiG/rog1iQyQMOA9R9TUg+ksY2ZFgRvOJNgCAxTFSI3
kVN5dIoNSpGDILEE/q4WC/laBTixAYQFmQ4NRWuPaaJAR4IanF/RxmhPliKgq+EOwcfPCAw02T0L
1e+vNd/UQ/SB1CsuVmXJSGwJjHszpKpoB1NrSLiQrsmHj1C9XiS4kGVuwIhpP/Zy2Rz8vd24B4R6
F2Zzg8wkodaDX+uyHvB1LZ20Aa3lBrGpplHNeVLW9fWtgGcGAv1Lmn2VDJ3Dj96zv0I48puCsB+u
klDz0iWe1XolE2k99BoqxIOEs40O2Dbq/WkxIyLDiLBbcqgNi8eY78xGZha5lvOATnsO8202U0vD
TQvfdtI8ARft0kXE6gbmCWeOpXWWorChQsACYuPDdlwKVHlUTAWf5sjRvHMqWn0K+Zd52p3dIMqK
Ipn13FQzzw0w6MgtwNiqEg02kp1SwHqcTXPUxzW/NYdrUqKO1SpB3BBHHHansCyOZI1mwLmbw92r
fO+p4rY9o1IHoBF1ugCqjwhWzAGko/GCZiDM8276T6NXgGt33qDPQUFG9xcFp/KaAo1hG7qFaZo0
6I83e0Ew6e/SfZW/ktc9XDX5Ew2oNfnh3SPEz6+Zuiu1xGLIUmmlSJzxNO4pzjq+vzZWguIr2/ew
3CgpC7u+HqlD0hUJ8T8IBG+2+TOX0BlJ7bQZ8YykNvk7Hr4tdZSMxn1PXieDpMpscuNVNsinDwBh
qmW6IeqUsKeRDZWKgDC0SBXL5lXWu7BXlh/19VvGIYOeIktOd3SlUGwBQ5MXyfoumJEnrGK/cwv0
FEg/QsLc9RmP0wJzwCtlPW6G1Tl/HS4jNYj/S6kQTrkMwpMV9ezwS4gZlyFigDEYO74MRJzaqp+s
f4c+h2gP3ZTtLMcKb27YihNqfJaUJ7XPYVZMv7kXYQ53m7kyG8PH2P+rdM0LOXQF7eEtpmnF2NFs
TKysItABrpxlBRnWUMEiMTrIXOHP2OoYEilzEb5c5l6mB3rLrtt289GiH4NEo7/mlPEC2UvBFaRe
Z4byK9aLMxRWzoniHFEd5J4mAp5BMXTdAGmH00a1zUA+HvMoUUb8Wnpz4A+FTtZhp/W3sUwStbeS
aAPD4macF3oSryexUEYVzNGTExZtSTFhCj3s0ioqAie4pqc3NTr9ZWiP736Nz8OaSFUvyLGjtcP7
sA4fwjxkYsV80RcKVhDtVdAeIRkOzN+76cyf4EXvjHmPi92f4eG4yHToPZmGKFZwsBP+Iu6f1Frv
5axbr0Fx04Q6WGS9KxS+HWawxvSlMBDOl9kYpC3fhkV3j3tAdTTCbgF0VDPsK5l2K8V4tZWFo/ds
pRH/moQcM7C8mfOIyHCJ4uT7b6ltdozSePd0MXcqXHSBlcgtZYT8uk0uv0YtRdRvPXx/mA1EB+qn
ReZWG9RWJ/GZGRM07WAgypfmrqXvwMYtCoOdmepUNzcutXwGMFXXjM/PntAIxrM/0QpKrXfK3uJg
JW646iNcqGGCqLwzsQasdDCmuRrhc0/h8p3zvBF4ssXT0wyHem+2T2cG2UpZ6e94ICtL73FRDXQj
19e1eUNbpdPaMmIvlDwjdqYMW6b1LcdEyWeaQawIf/t0NhmbxoAMZfOxRkQUGGnyt16eFkfeJN7a
n24XX+eU/zll7jupJEWCMs3kpjk7b9LSBQDNOoIqj2gJ6HnDTfYSl54ztazJPQnyDjS4j++DNMN3
FVMQQDAF0teLG4h9haCN/u7qSE7yuKf08uagi9Nv7GI1fMx2kEAy+0rYfmkuWSmbgYfE+yAvmNGZ
x2xjc2exK5SMJsPbz24Fn+GDRd1lPfSDajn8IYYFiH04qqbYNVefPJTw3xawW5R0AqygaSuYUhLD
RMTm20sTpfQD65Qa+XJylzUzEuSmBf60gKhra5nxFd+B38lCA4twxEwqHgsF9+P+q95LkmwvIffN
YX9FZFDZv2l2AUjCMv0fmap86bzJV8ul7Jvp3jZjQgiAaYaCUuOAWwoWiBja+rABu8IzeesNlWnJ
unX3YWwfnWcLFyjdbi4eZzUhdXuPXPMC8bs2iMwM68Fl4TOijX+FO9QnChBXyyskgTS2ZyAyThxr
KxB19FmOpk3P80wZzJIJp3S/ORIh5oCPVAPFJoFEPYDZUHHradWNI6y8xXzUb7joZ9UxgPUFJm4J
txyY7r+WGPcrG+fjZU4trL2nL07ULwwVqdAW6zFsgJXdGZFvuVy2GO+6w9IqVG5zezQ1niqdERod
34QG6Nnb2Y1qI9blggukwrwzZhHbD5f9dopeICL1hrG4LeK90VTbx3FhsaS/TJlyef/roiCLWeES
UkDUicX4Lophe+Mgc9Hmv8iNQVmt7IWlq5lj8/KvjvonaWYEGl39dPX5hms/Ti5jW5e65Zk/mwRd
QI2L/aJRmgxwOBOzQBDyvBXrRatNQZXeE/d8qFJsamuamt3CSOrIZ4RU8Y73dgXATng81vFw8wsd
jtmSfaOxvV/kV9fSXr6yrQ/qONMJdv1es4VbqtPHaMcvxzSgsKA4DAznDn0+zSVWFd7V7TIRBXmv
X3n0wFbVNrJZSwLMvExKnL4ET/jVaJcr8q08DFEG4RnKGl1KlUIS1QFJfFMAGvVDiAsRsRsFtHEh
R2rOtepLj0uAZO41j6UGgkCGSfCqvQCCfYTR4MtSe9wzcT9ec/Y9HctQZs7al5AISEUsJdZ5kQI8
veKI3Z6VMwvqS7mJodbx9JpH8j4bAhr8a1LqRKaNDDsJNUewC0EcC0jhlsJA0ik/13Ex+StBSwgG
1x9XpQ+nJLkQMoxopZmrpTPfgsVR6ddoS/mep8MidAeXZsL5urHw1m3Vm9fFI8t8U16Ppj9g015Y
kYxNiXXI/Eqz04Cfc8H52pZeZC7HP5RIhDttTgcSq1VXmzJYk16bQGL54PAkDS8iRIhsqq7A3L3M
qAvxyw3k9O25ZKeVawKn21wiZzmL7ZowtOYmzmU948Ib9JcN/iD897YlOf+PWJa9pXHMlpPisF4F
fL7LrttkzASp7uat3yxfK1w/d3C0r9LzeFCvcFUKZIh3wC0E20STakm+PO/Q/8dZHFyFPrSafge1
Z1j8r2BweqYD/oW6KCZVyRTiHN+uUH0aAlEJuonIkI7gwGEYaYG39hUN/rmcz6DowKOBklzeBIkA
N9oJRbxE0j/LUqwniVnmvSRmr/gzWi9d53sMweKmQD/U9MWV9DCE9haEOsHzNeekOfqzqzxVcLmh
2nWpZp9n+Xy9CpzeTyCYeM+iQCxouFtqjwiOVzW4MZqJ6hdEHLCeBnDoapMJNE+zXK1gAo1L2OUU
ySr8h5zuwnHH973Bw/51i9nurhjqqvi7ITXjUNl0PY7cHBpvgm4cyrY07VYktC6mBePF6cUgPYUO
X5POLcaEmnQXEyfh1xvcKFJrX9Sj0bNmJv06oLgEusNSGbNCQ2ARcuGJbZrKa4wjDOQxqmig1G46
wb8xzmEeudcxWnlKuKjhDqYvt2ZbIpdF444tWA+DlQ443rbTKSU8HMWx7ZRgY8AJFG2nf9DGr7bg
IETZVgPYu+eBn/doIpJQC92sv+Crnuut2AEzFoMI08BiL+3GjUQjtr9fCTCms/iGYT+6Ntsf4a8Z
JnUdk1tFbeeZAqYFLJw+tzJYHa0P4OTQQjq4h7/IZLCagcm/4OciP1tfLt3rjEAGjYJsSaZu+He0
4WKlLYhbrgfoT5laU/pk45dBDgYJpCEmtvJX2eFW20iPyyEuhdBpiydSFWtwB4R5l/YLgcE2vBk+
nO4VVfLieRqsB7xxVPrwzvqNL0XvudVr0C+so2GDDxi24MDODhPN0p0SNARY9Gm5rc/sf9/KUyqS
rFZvW4LnEtQ/6lCuY1/Wh8KVwGY5rXC/BX2weKN4/BOxz9plneHi9E9udORgBVipbr1Cd94ERNSQ
M3+kUNxOJXnkxhnVWF9pSgnTUwqReqd2Q3TtcXDVfFHfA9iDyksz0QAEpvppZHKpt1m/wFuaqKSG
8Zxk9GwS1w5a8afWQSZpK/a4WxVR3AZXPNYJQ5F0aqIr/4ybAUh14HdgDlmFNvlVkNm4NZmRI1Ju
LWR4rqTJ7Jrxo2oldwij+lcpXpGSUTN9TZ0fO21ZVWvjYKl0TKOsbYPB/4e2GPvaz2xiEhf7IszX
tErSxwbKa9iNiUuLg9Lnk9lFz4cXF2JdmQbQEJ8PgQUndEw1jlskWCjazM/MtLiI5x6GnrTc65/R
2F9/bJJYBWXkoGXUEUWY4bbkhc4JzJM51rbvS5/2gznzJS9EB/HsNVB61ppdYcN/f1kBebQugkLh
0bDZQ8NdgAsZ7JQAHoLPhP8p/6vk1BN+eBsSL8mojyLwKqi69+K0wCa8Nl2x0Lp/ukyW4iKF6VJ2
P749bgW64yeKDv4/trq3pzJAM3TRPpGvixT7pFaCE54uHweHtEAsZ09cmROFOtcfaAWq3pcH1fSQ
OD34cUgmNAwRi9taffbnGmv4ALu4gN7RMgsBX+L4hTeGmZVDapr+OFXF2BbBY5h03JMoRqS2q5RP
o24a4kRDVFBqMP/NBLlD9syB/hg8Hjuc+vgxpHTAgQwU+fdH9D/HMDpkr6seMlphPnHtRMZyLwaV
IVBKK87idrA0qXpeZKrCIvhJbs9Dfju8ML77XkU0UdFrpUJLh5aoPHRPPDwdLM/pgFVZukXJHtMt
gUCrqVRLxuiHLMyPxBde/+QQf93Bgur3HUQ4Varc6MBUkhEjPG3BkbA/jyOzGRjJ/RQp0lYUXrNt
SH1EnQnNqX/zglil8K5R7yLpRWNIBkjhXitKwWPF8GhRJZEA26MyZBBscwjaA6JM+VSYMiBmQvIn
7a/IxcZahqjPzXwjEl/N9VGdR6RF1EKW2RBGfFdq5KPzkwDv6CNk+uFAn5/MYnkmV/1f0DrgNEY5
obnjdYfO5WpQEUBvC8OYkTQADixlcKeulbX77K8pxvuNA9UnJCOky9s3O9WFeoqLEtr21x2ga5Jp
gYZ+rOWwBJKlr7BPVxkelc5Rz8qoS1o5PX5EruO2Y1FUrP8HE7c6Y+epc9yr0uzOVr1MDWEECgwM
Ha7zi2XwQqDYYxdFaHUFy4ifm2Yk4yoPALg33TShCZCQRjLuPtu2HnT+Fpet9DvsIzVWsvRtsZiB
pmWGIVZvScn7DfZTcVyyNMEvjyhYCi2LG3m9mpurB51V8hrYhQ+FL+kXTTdrsBpSzPqkNQRzhI95
RsnIOFYL5Z9gymff4wSBji4JepaOSQMUszdn7OrLOD4fNZoxTyXvWjnDsUWjuDKEobB8e2ztIoNV
WbqUkVaaCZKq17gb7/xLddRyO4wUgbNmphm9PFMmAai4t8Hgl0+NvSr9PylfWugPlvtnRikXY1rR
qNge7goeYDgy0k9PVNlXl/D4EYU/7KaK24cJcFVst7xTCl0QNeHFh+pal9tFYW6Yfb6eeph3nalv
jG/R9w3s8G0iw4CvYrwh3fDKNh2nxGnskdytJTDfaVbGx0cLH+G5dreez7hlQR4KbwRFrJUyz6GK
l/R9F6jJpLVt8orsL1htbJRagmE7EjYb3KbgFL/TeXw5Xs1HQd64YcSSEAqcjhtWvpVtXzMum2+p
hniMct4sUXxQkgeKLN39Cg5S8ntuZ7h8ZSqsqtDtBVy8P27T8/R5p+AL/SfLn1CcBMASuLpWL7HM
3kE7GA9kIx/PW2Olv8Sded8nekyi7rPtmibeY7tyom/jyhBuo3rz6iO2RuL7VinqXy5AIKJvPz+d
kX60Q9QYo+Pvf9dB2bmjMuV86y1zmQZL9mW17khJn+9MT/11uRlwCmhhIr1EqW8R8uQOLCw91Gat
xOubtFkEhmCpzoJDuHzTvugAr/oXh40s5Robkx0/1ZVJiS0yHygAoQIJWcJZ34JqSbtp9b9XeWyM
//sdZYO+DiDwYHeTu4CTWFQqNf+QL8VFEPlqwEOXJ/H4zmRDvGtuO8C2xo8/bHNsxtp2PErxD0fq
5k+R+LbsSfj4uIaK7/rvMmoxQQrXh9cttxPR1Qgw3RzUbrv6PP3hjMZo95h70Gea88/9ikF2vy2o
pPp+qrjndujK2LyRc/QBV/Rz16tFGCgQ3tXrrDYQuHF/D1vXncD4DubX463oSM/MWqBDOMxuUfis
2sgqW/mWAUHir4DhcvUFxsd0YSTPvkWSK+xiJBprRWG/pdu88qp2/d2ei0JRO3i89h3k+qrg4xaD
TzLt7PmGbhPOYupi5GTtPxb3ZtURWU9gF6PxtwWCh5zI73k612zDg1psOLVpiqW19apu1dUiNvGy
P2A/bS7xW2UNcTLHDHmIu8CrajnRe0j4HtjFNQxBJl+2QUHwwzwHmXlAFx8n6f6eOBJfQ7STsf+r
ndYqOA6t1YhmyKHnZiR7MlBumuMJaK0cVyJn56cvTGTL5gAoxIKQ7WfmD5rzs1cKd0nfXEx/b0Ur
V0YQWJXMbYCv07wHZ2v6zoqIllQIxajPaFsaax5wj7G51TEpGTl0jViXinIDYK9fKazV9Q5f36e3
o47CaNaKJSeSjOaMJa+VG9QahXKaIYS6VTmPqPtHBiTk8E5OtNjrYKJB8ZNJCrMQKyZhEYDM6D/y
lYClaXpUZh6qDHljbS4sfTHaL2UZfnhOjAFAGWe/n5i7Nw/IKW7e9zHOdx9e0/EM5g9jNnKCEfvX
GCkk/Uqa/TSiGIoBvpwTDAxT8C2b2S9/EGLx32r8aCCyhjtBSOFYQbrMSrc3kvg25x1mf4X0xc3n
/MxczPESiPFPDhYjjJ/f6zM2TolIgXl0Ps3Cx2qvlUXgShal/qbyzxc6lPrY/cKg4Hls3DJktZEW
nTiUkukynfzoUDdz9qObWFyvb9jOKjDV3+c5Qx0mOTxE1v0QnZKi3WizZmZqQ3nynQZnufQZHtfu
Lyuoxqhl1tc77sqd7ZW+cJGx7MkJIfMxSVoAysOSS7GYBCnElI4RtobP61lbBvmRQIg67nj54nhP
rwwYAeE4JxdVdls74dlYb+BJGv1Sw38E7qaMUA5GRupFriCjdOOQGpfTuCDSiR2ZFjv2HS7PoQ/J
5atP11dnYpXxMu7oIYsAHmXQM/imMnoJT319rrPpffeez4t2SxdOTb9d0ifU1K9PcLRLUa1sAe8v
xb4ie8VsZHod5fUfCC6EXOzY6YMG6p1u6wjmanXGhYLz2gVcIl/Ak4TB263QnOkpqgKO+R1YTZm9
yJSk27nruypDV2j5Mn7S09RrHuUlciEaVHKRABpHzmUWGxcMT1Peh+S5YYp75sVr36FjyOw/nXOf
XquyZtkHLA442rEKyCYg4QPcdECjQcxXb5o+NiW1l0sT6HW9ZHYEc2qLHwwDcLOYcrEoGjuI2l5S
BJpjFQ62VEyu0GvetiMotUEJSLI+u+WVwUvddBdsnedXnT5l4TPHNUYnvh+MTLcLqLJkrQXBvnlb
e0t+80PglNau4whQZV6+Xxi4/pbXdmT50nGI8W5e4Yh3rn7Y8uRaDS0+KXFrQavYtx5+hBHaBl8o
ECzx3e8crq4MjYzzrkocxU/L5iuHLouF6HlmJ26KwWZjF0+sqKXg2ocrVyYquddgvwdqkCyKZfEx
xC5ec7Cv4yGaLdci3oja09D3V41VAZW2g8NvVUVOKPhbUsGuimuErtEWwD903rcbY5njXaMNiGGj
kwMbH2gwjWukZCNk5OtyjytRhiv1X+wk7xwniwFkrhJyhUf7O7nmd8VMI90ooczt/F34Y64udwdy
OJFaZgQsbWmsKNocow8zAnxruIagyjW/7tT82kQJkwyPmRX5L8QchgXPRn9dOUxgj0Q1iRnBO31q
d9pz261+LDSmUpDwWs2XY9zKHX0YMa3c8IRqzTb7J9mCK4kamNc/B92gllZjsBJ+vAuiKvlnHuM+
3WmKtkEQHpLR2SFNQBOhFVVqcGy+BCV3oqNOb7rbS60plgghOzYEMtJ4D7TFDnsqXqWuL1+M0mt7
SxZU05sO8r6fTu3QEGXPTq27Xk3epZG1FFRJ0zWAMSFq7F56Ig6PdnhFOB3xJ5MMIht7LHnj/Fxh
q1Q3ksxMS46ztGCqVRcUIEdjnBHaj8D0Evp+oh+QFCcyN+YknWo7FS4p/BZJsekSf+V6jHIwi9PT
PVSJcXbkNsxhzJkRxpIBxonTCDFOFy4YWnmSPDoFKxVdjlYQ2X0Tv+ZT04evxv1Oq4Uq1qqyBdGV
xhPm8V5zmKDM4BLUMnwJrjw4pT0lTEIcqFqQr3XK2NFsUdN6AvZzs33PW9cNclT8n5IZBFnd7+vo
/5NsB8bEj6Rki6pzdFO9oxbdgG6O7Rf1T6XxYt08NxSl3YH+NF6BquY670jAMMaWlcjJAjUYXDh2
Tcxaz12fyACz6bcYe0aUKNVd0S0ZtvNeQV6PMRDS2CtJD5lNZJnS+DWbl5yq3UphA144NjGD43qO
IruhtvLphLJD3+V4ou1jOS0y5RwGAYDWoH2qXgPwFrAqdD5p1wKWX9YAG/rTNZMsrO4kwfeYzkfK
Vqktg4um1pha28UZ/mJ9glnetYaqfOkZXwebBEEIhfiUinp+BcPF0nwFuD5M1+Er3fHFaUPepp6s
5FbUUn5hpxzIcnqy6fBffDiB5KmqTvg7g350DIxTxxXP1nQDHI7xwOGzSNbSfXHhscuBwibmn+dY
NQHGaQAYWqFg71bE0++Ey1Tavf+59KVkRAobdxQXUh3rMjtY4Q08TA1QPkyIG5kVEP3sF68QpwJo
p9hCmMsRM4UmlYUOlAEyeO0DWOQz7A57F08C9yltfSQNAwC5AF4VejWxphXHnTOiP4QB2VqGnXOe
ufCH7W93+9pSYcoPKfEbSfDf0+3EzE1Kgw9Vhqa2c1EPBYiz8ivGm75itDfCykfGWt2WyZxsU770
VFLoqwIM5WNt71s+Vn2ccvrFyTRhoZf6OpUDct7Tm7Tl03rjtzFkr01brLCEFG/0ITUNzJv5s5d1
JwRp7Hzwa4S7v63igbUbRJDICKT1ZJKnAHQcLZN9hiwsy6kNGvU1PQajp/kcNhBxC9beHM20n+pC
F7FCfN9gl2kvYiOQEj8P7neh1+Aa/pORGO9IXx84sZppfsktRZKaTSoKKfEpibR54LVrpX0SWNIC
/Bksr/CPvoucB+8TxufswzrRPIX/y1PVyppSN7LIlvhVOTmEuiMPAgOARWU4wlX9wjxueh+JwjNk
d4EHjSySa1fhQpYjzD19RucEYv+lwFba6rT6oeHFBVhzAiY3biyQd2YPzMOSZ62UUZUgFiZcB0yY
vasX8Jp0nn929buy1xUeT51L+5nwYehBQNLorRW2E4fdXkD5DP6X3Kd57N54bLcBjVZ/hjZhONEm
aTwzMh5VGHz/850bnJ6oaeb/QFZRO5rzzGTLuTo7U+icgRFSBahk/mPin0qAYIesOAfyL18Ne41Q
6r+7EBTeepz/cO0VUif5w480iepQpPPW8D1eyAoLYcuF0J/xaXTTZIDqgEAm1nPXiFfk3iPQqmWh
hQU134E4NHhSxM32rmOLGJwKD6hXUhFZ5yqrU3Gjbx2ZMihSzwVVop4sNod9xd/cueeDv4b8TgrZ
ECSDCEoCLkJWplHSir84EopWcNmBjXP1uGnPxozy1vjd/WMjjCDbqr1Zj34JCsEl94D+nulUOzH4
1oH4Bl2G+yh4byiv/xVMpy8tcfvF0jp/UoOVnBsxZUcWBLy9InmvxGw1CYzvbn3/f4rWpjenTzrf
5QYlGUMPCuOvhmLo3m3oVknKB7JJ6h3JAMAGwu+V9RCeXGW08Fe6sVyX1ACZgFFOrgHh4COOjjfI
lNeSJRKCB7RpD1gaIuE7+BgnU+6rbqpGrAuEaZ3Iebr+p4WQipNsEySTRm8AXqdsH4MCXTeLTLco
TgPsbmdXh0DeEH/f6T1Nhf6g4iQBPoSqvoljBwuAB5Ww+uCXywxlJay1sTiMDDRLDN6G9Rj9bqo0
npmNNjTIhWXDxEJHanhEHDFM2ASwz61bHqrktH3Ow3qgQRiWS0o6gzl0W9M56+uqhHudTpywvuX9
wT8/r4hmsC6AfYhsj6tDlQyXxjwu69jEF6aDEu2EI8iHhlnZxKDlQpmTx2/tSQvQI1GdeyAEnjml
5K8TWRCEcUJxfSPqzkajN1tnJdUsTRhAhdEKy+Tp7VqyZXiza3u0/y5WU2pNCXmMUW2l3qOUMuUH
kKe7vZyOhXpJaKXJIKYQ7qfknMQcmJRxdbF6Bh4u7pzNjh88nwXZxsOfsnA+NReD3/7zuvqoWqt4
KeGE4VL2llVaHK6CmUCPS3mKAeOqW9K/kW+fUfHq7vJ76zcNHulcIVGNFl3z1icDC90cz5R+KobO
57Fb7QUMC2SplifL66E7jOWNjEujC1jVRkq3PVia/ZzUYXNrl9YmCsrA+VHzsNrsKmldDZxSiRdr
/LeB/9hPjR63hIhyWb7FWgEkvhu8GjeGvdcKWqERDbS5Ilkri52eNm+CojqOcTOitFfKlKCFbEpO
36zrkjj3FffmA4ntF7Kpsaj3NS1vJL6tKL2siM7qVgOxAlLy6qm/mwyRf/+Ys8pswULjozvc2/SY
gO3BRof7nSuulNq2UD1VpQxD3txENvhK0MFsiik0/y3IzZvkc1D1kyc/aV+P2USellT3ahyYWckS
HtJVk5pdivPkiau03H3z9zeQ3SIBU/mpo5FPpqk+0B3Ts0oKPhH2a3xqHOf0XJFo9X5S9VYwSTew
/Fn0h34X653hUKFzXk9G0cwxhhiJ1xxXvKqOiHvHhitdFIHZhg4idRiq8wq4AB2jjYEz7XZL04iy
SKClGjos0vItRIiTeSrCDMgky3f3C2ueB07KQACvm7G+8jiaHSpzTt0ItPrkr8PA5TrG4QBtqD0/
9AUtYUbCIT7Hvsa3VDaKMS9C5Yyn/phqB3plCN+NnonnOlSGqBBgUeqDpF1ZRDLYd0UI54vHx7i5
N5sfa+xDUXUGX7O3xNBDe6fv5toCO1soURPlqf4UzXKHJSXwbxZjlUizWNn/L2JBN3JK+GrJOIhX
ClRY/m5m1DrI4xz+srlEpkfh7rAFv4zmLuRbB9BDmJAM12ORnKh89dDE4xAGisx7rR6G+S9uBWtv
RPWB2PNaoJt2+f7KKKF/bgciEnuQYLnPX2wc/4ENRHozhy7GW55NAKdFog/IKJkgpQBG/gB+Yq1/
JqBiUWZG3zoq2L8ZrReoIa0SIyAK5WF6MdWSgYIORfEX1OcBiTfqv0Kl0Xgigy2Gru4EfN8wG61j
Uk3WjYor6MVDyrDX0tzoSnG0lG/ZSBG1hXfRqco3uskK6828yYR/C1n8h22XpPnfuUMPsI7M3SFd
+M4tMP3PEYGx9QrTJUumVCAyCH/DTKiqKDe4sMgttW1t2xYe+VMzw/aqG/sODG7xJ71AT3DYxjox
+dbgFziRq5br8rJQcdIar7HAbCfpszbRBBCqQ2nlOTanX2tGb1FDfbdidOAnsaCUW+/b1kaX1JU5
5DBSe1n1RWBasHD5EnvLuYC1OnqwnbQwjR+N4SFGgah7DD84aWgFUnPVbi7LiNRJ8aXM39fJdDp1
JFPMRuE/Ewy2/vFySw4l9+r94wkeRKRLXtPmQRoNqVVjpDc2FMKY52JrQLbHCv0a/nlRxcw3mpAm
uaQ3UYi/zr2fprsj68P430z1OwcSz2uVgDCBpOIY6yoEjSoydvdO/kDS/3C270k7d1kHKSLoLh7s
y1JocBrhvBTzotXNBB1huXmXjMNoaG12GZLp5vlOkZCed8jmIbAJ4XNoaUG+B7USI3C2vl8dlgUX
dvMXOUrqeSfT8n4Io2YZBvgnHrFwwy8ky5ib5ix725POq+pKDC75tEcPcZP1HsJ/JF1ACC6ttr8J
MmUOXGKwmeTsDhDnvbglRcIRKmDG9A5bTICdZAE7lTVEK+qhMypi5gTyVeHjeXV5n9xRqrbOeD70
QfpG10ZZ+t+7i/TKLWw0qP1s/j4SEQ0vluejDDgdDCKxoKdsCXvOX9d4DC1NvJlRMQZdzkfYMV/b
G4mbd6fBBcj40GyeRZznvRH+AdKs1Bg9Ur7Lo64F1vPT+4fk2IuNdjmhjsmUOhRI7EuaSHG+QL8T
4ZWc0NSuD5Hz9g81syPko812X0Oi/45MX9Sg95hDTjpUS8DVUyu0Z1exJMc3Sem+ToBIKEJjF7k5
EvxhR0P1xrGvY8Fm1/vHNBmv20juOzwBT/dbWFKY//SRfHB0WzNY06rvOeUTBsjM8mIMpx39Xi+h
1tXaKUW8W5U+IdWNK5e7c5GUl3unag8NODDXszAFsYrcnRMhVloRwY4ZV9x9BPhoJnrfZ1q6ckwj
vASdzQMgkbCTRR+y35TTFUMsHVomgvUoERte6vLVOpIgwxhY2SU1NCLeteyb8cSctlCgrrxG2OtE
f//Nn4iTk6/isL4wdzrOIgRp8fJwNTQP0bNeOedZF1X39RVwNo9F3tMCE9UpKUGPz19TEYqnw1AX
QRsZeNX39ZY3Uq46ivdxMRIsv0VCrx1R+6bMPStI5yXyXUlyvi4gWeQG4ZSzSKR/xzzbkClCghwX
kygcXW78Jt9Lal7Fc++d5IVTI630dw1xYAcYIfP4VQZRqS2TbLe45TreJVMCRazTkIZbpGSfuchX
4/5+necyb5Z3BQBeduy/J1GP7y8/JmQWPmQDLrJFn34lOQTXdn9LuozTLqG5jxyDL7wuSHdfQNlb
rWbW434dy8tqrWjosC9RTal7kmdHglHbOyvkYhNMHVF0ePW0GzVjH1X5DiAe+1ZoXEUG9JhXi0q9
BDM7qIumcqoszh6VSepyQb3wgqqFPKQmVFEvjGmOlcAi7tZBSAvDgORUiUmy2grcyKs8IfvPhO58
gxibDrjlYWFQgrI7AsAE5GH2ZmboMRbgwgGxJwa/Nh1RkoWd+lDL8/mobhUhPrv7Xs2BVYyPwYRZ
9NbvSHEyF6HSyYfl1Z6fj/hwlgjIKppi3PUyPaut6ooEi7AYC6NIZJ4CjS/NcSJI6LoQS11YQwSK
28zw1nRdsU4rUh9UZyncCKMEjUyWok0Bg8QLkONKUg/twKqbIVCWgz3GBS1x+JRSaTiQi1GQfTrK
n2XxV0oPq5yEPl/gq1jYznYN5vCF2I2+jnXEM6wvYJHLQoZsBj6p3tFwdtrOM28XIo6xndn3tbjq
h7vPlj46lkUTNGRUyMI15iFvtTID4k2SQW76pKiVs1s/oQbazLLLUwJ0BItVp6b8denW8nQoLJ/3
rSX0dPqirszhS4yjiP2EAydfIQXPnr1RBxhx67AU/csAiiqaneU/uwVedtyW//ph3LLgEcEPZIMY
o/+lhDqC6D5O880RFuwbN3I70yYOubOgGe++DAOTX1bVB7wEF1De2KjqbAr8B/iaC9wQzf0ELPKH
rMDpMKvmFJvHzwFOYbQKYPwhBa79drSGwnfSVJsMefSuJ3AnQqww/fRFG0Kgzkb+5QXkub8XuOlH
KLMbd1OGq8uBdF/LM17s7krK+1mkTA0JXGGpS3mV0yb20iK0ZFGva8g5h5XNK7KxTxnKbHKf5NY4
w7jFmoTDlOAYBv1tfPSfC/stQedpHn7SBxMu34IWg6e8NDn04LSseTbxbsjX+He8d+nkRVVdBiJb
wFBB+nOGNdh7DJ3szuM3Yeiz8H7oEC6Zma8xsoT2TGiIh1CCkM2gHjoDE1QEWU6LrwnC6c0oEBCr
ESqrD9pAoxkeBR4g5VXZ21Rven1kS+FQs4pTZVSBJVhj7OW6diMAZ/RGTVyDnZxNfx1g+JjOlzxG
DdU3thV3FhP07loCIPGzcFbxiIzVwHokvzHZ7Dy2VIbq7bCGGfInB4hrOxDfoJe7qqxHPCWYf5em
Zl/pFiuIg/gTJDA7Dl0JKcoaHzodmUMsiQD8Cb+jrhi+I4kDI/BC+dp3n4dzmdK+XEyVGeej/86K
CSZ+DNtMsgNO1JW4MQmp/c2YIfvDZBZ9NWpItyY85lygGBlwnIHjS3lpWypm97PmxB38xknUuFNh
DvE2kAPy9HpVBBhvX1arYanGq5vQWzi1LYZW/aOiV/wiXljYJs/aVa0VMmosj5CeoOdcQYasDGnq
/Y6Yy0yGqt5fHVtKXNh6r56eJhqClxOcvAOWuDar40XBCV78RDTky0iW3BYInHofsDlzcXioVOtP
vGR1sBWsZf4dt3nfRhEbz7HHArYMUWqgE/DICt6GQvEzORjId2v4eRzWqEBeFaJHWhJ3vT37WJKd
cRdaRnf2avDFUYjuRRwwijN6zq3jRQds9y1Jmy/F8DSPBLtVBe4Pi3QyBdbT+/2kLWgjdxtCE0za
GKMZIb2hHfCfc+WCZ8QT8rKRambptVqnKS7/Y2Y/oOflTvwEsNKCdpYIrA07Gw83lsyMOcGjNcCY
D+3oV0Cy8KtPADybbKGBuN4HTWuAqXk7hB/e42tDrUlRaaIp/wYcJJ/pQ4t+XXCPwkFPY5RRS/uR
dwQIrr6nUVggLaDgCvRG1XIPHirt31KXo2hEWWxxIogNZi+atMaA1UaAbrWiR17LqJBb/NzSnwGJ
1Qp9L6bxnjm8i0WkwsFFSbRuFBb3SUab5hSg+HpYB/0lPmOmK+exlfLLFmBZTah2bXQUY8G0oerc
Q6Py+9NeswlYp1B9s7fDlF1T3RE70FzDadVtGVDO0PCi5RrVn/5fG7iarChPOB/9UhyMRcE2fzWW
9gqa9XJ1Idn8j4bHrL+S9dr6jMA19mCu5a7I5RFVc+doDVSRcxAC7WLzBn8o21o+85VvWA642yR2
JT6hMQ04ttyE+KMwa7O17AOcExJAd/eIkvzXV1/dyTG82+UHt6GWl2D2r5Q2LOjgCVFwnf7QDYjK
TqW8ACZETibpYY2Xef6m99dpz4tgdZ9fz720h1bJTlf/mSZUpZdc1UDWRuepyJaOwGq6Lv2fY2ZW
zhmOFOZiqN1/1OGSPYGSI+7fvN6mbNJ4NNJlrPOhpdOEdmHzrtyY/nh1SeKrVunQqYyLf/SJ27f2
DhvCOonITcJwpq3Gj1b/TTA8Mr4kE3ybmyi3YnCFzW43TUmQXm8wmnuxV9/0BS+uQ5Q9HF3m4OUm
8mH5Rv1iS8BdK30OzQ6ibqW7wZk0fSVtOpBVEk3Mt+juxPYK9XjihTsNn1V3hBV/7cI7QY+OH0d4
mSELd2NlgV4O9YzIPzuQcYPgoFVDJWlCqtGZtAGZsGxdEweylAVqNRqcHztI7mK3lobwb++jOj80
hphdeuMFtRwzCiGgw8Rko0wDRWqe3NdTTZmOsWmh/TDDbGheMLCydkhAYP4NidUEsnpr719kkGNQ
CoSmj9Gjy80iBtxjVLdhPn4eiB9Lm4XFtamdlOOD7toih1tqh9AaIAV7ZOF5RzwNu63IMmcN8cA7
GGreKVaEhTwQkeW5CwHgLCCP5dksUnlnYPzp/nBwSsrVSpdESMOzOHcF/nlKZ+F4o5ZK5JNiZXoj
NfAdbKi9fSt7q3c+Kp6yFHI69Rav1+w/7xBDvEDDZFIczryoEJ5/usTHOq3cgg36uMV1up/60xaG
yiPcXq5H2MrlXv+V4qa9bzzUaK0bmx1LC6zwqGtscCky/rv85gf74JJV4dLBb3aPqGfmidcDaPLF
qPvyPmkQG1zIPw2xT6zMDP4uyr5qGBOigsmXwo6b6bWQQlNjjm8jV00mLIR9i9b7VtllqXdH5nkU
R9T1GYQX3zsxTH9SGYkXL753JG2Z8Ph4gxjGPw7qiTPyjTs/R119IjWiyjgA72r937ID3iuDCYUs
tNQirUMLiDDAi1ejp/Rx/g0fW6/fYX8rl5NVsMPfmdotZKdu+z/JNTSAg1IqsfkdLm33K1R7MqpH
TZaCKP9YKggG5Bj2jfzVhrT76zNiVjDtr24xGsNjkfT125Lal+Y4y6BGai7ncWd1MIPCpYozpwwc
d1XWl3yoFc5XoWNaJrN29g971znTMikE4cZ19FXBxs4PlEEgtoEEvSwku1GOkHt6ACGI85Ect/R2
XYshU7X7u+uLWVXh8N8GltXQ60rnJhORlucPTTwKPO+upztdSL1nGSV5olmwsIh3YGSLZYQp5K3R
NoNtiZK+8xGxY+bDBv1y/66FqF1Ad0PZbOnE8/gMPhyLfpIwkhvkhshlUqnpsnMpXCPTk36fGUun
xU0aYxc4fTI7wLYP+qBktnH0MjC0H9hORqm50l+T8bH8Ce7aMpOUEFLN8T2fA7I8a3Ad07/sXBX6
zqEUFT8tImcwr6kqt3V7+7pLxoFDQZT7VGS4rRYZz3HTi8jnAvpQroGezdQqKd7vbSHZjRl5OsJ5
FuivZCbz2iq53VgXb60co/2a34rlj3/d/ckd46swws2PQs8JrdLg6JeclO4u/oqQ+bbpK2q6GbSl
fPopXeabnlJ2rjemgdcW2uiF0x9f0ZBypC80l1DNwa1ZU8ChE/BNXUPy6oGHVtm/MDi6PKDjvgSl
Z0nm1rP1stanWNZN/aOm7TjFUG3FuBuyx5gb8hnbGsrBujsgbvMFCzFOSYnftV/fL4xjMiduP4C9
H1GqT/stXT2PElREAtLjA+25QBNfLn1jsbIoytA5TNa/kTHlTI0CqpUkW7jSt/VfGotfDMy3jby6
Sy1sPnmKrRovNVmBmlDmmSObV0JYm0aUdDvfP/kl8YUUJaMd48VWCddIkKfeyUdFCtvoW6HrIacM
5QNHw1Yq0c3he8Io2Cxs+mXTbaZwM3FBDS3ScCn07ZMD7oi76BbuxaM2M/l9+aWBtpMWyjh1GHqZ
8nMvO2II1hv4r0ag/fhfEtV1/YvH2OaSO2IZcOyBvLUT4ceUfIULzpAOlrSp8U3tv3colKxjvrZd
KVHdgV4QsTj0Qqg2dWvsnoL+c7pFpbFB8lF0JOZrA2bWZ8Jy7QePYEQf8MrAX2SYHfXHZCHT0EC7
LIKvZzFawie4cpLrG6HK87RrFKlkYYxyJFZpTTnaZoqmLT/EyNSwk83vWuFuqfjWMKTkDu8tiIsi
xejL06TDs+igd96nmQvlQS1M1QXz5/sztebWHoPywlaf20aFzYKmJl9pmtiZxhD9MfdMULzo9W9h
XkQLutYwu1ReITaoagwGQBvEKPlM5E7OPcsWqn8qvuhJBoVXku8G1Mjefdj8Xz4LQU5rNCP87ISl
ycyYJ2nj/mBRPIQcGWBFW7nTlTDs+9O+ExFCHnp6PwyokmBSCk1SHQPry1IYOhwPETtaA+09R70u
KrVtyg0zQtMjmFSAJn38LhncGwCJ9XyEsh9fn+RskPQj9MO2QU6HVgs7w9bhvAPdF/bYuC86l0Cx
/hu1o+i9gLOJ/O5JXiogTwu8DjgtCrR+c/evzlFOckevQqrFgAUILfmGhzGMZ051aBQT7HGTU3Mn
qzztFtUr389/rR/6fnPxdE8RzeyvbPO3VRRscwuOZe6uthFcCEiw4YnAuD4EDYq5VMK+z00jmqCo
l53R+6z8dCE7y4B2s5qT5jRh0OlvPIvIZPnOVauF8WrwUq+r6+Z+E4U9/371fUys30d5fGyeVAgk
qXP1zlQvTto3+7G8eF7GDcUgVQmHA0Hr1Yv5uLTZkbN/UblqqGP1ZsP1MrB0mpMUEGUGYfoeZNp/
/OKrSE4Avy5zU4uUrejZFCbrRCnNlXCfKVyWpY6kmwp2ArmIV6kRCtCiPXN2zm1UNzMSM26Fa8A2
xZlIn9N9m26KJ98NZSOCaDhhB6+qwQG/M2VKdnLO7GH66q97kIOsV2RjjHKVQZvtbe0LjBwxHOZB
/WXvW6vMUq6hhlCNIOlSOKMT3UQiBwNc+/BgWhAs4aH3AlAwzmyzZ3wZGHLqHniSTSUmaRXYPfze
aW5pOvBC/lT3m5KjvD+FjnRlIvUfFOKY6MOJr3fnlioXJyDnfGAj0ZCLjj6YqiGoh5Xwcw7o1S8l
OSxqCLYShJ2sQe01Nj1buzSj73dvtMxdg+TNwAZJGcx0MwhSEduu8Ne59Qa+a6AXYKhhZNY4vTpE
eMroFTSmwyac4Yv0F5eE8ks7Cx+ZMSOXfyHhNW8TmeF6ZKlocnscrNK23a/qOwNif9bKn9IGLIhf
WNo3KZm6+avufrOvxpgj+QP8sxfS4A+mGx2WR4QoY59Y8ZqSTj7s0FdmcBSnuBcUO0LIw28vaZEK
rF+2lh3Fu8GVc9HhheiTmja/OYSSB+dEW/jCFhsWttzVTJusbElSJe/zH4Qy0jRiiKO1kcqbjHU8
NGvtrD1gTpmH2ZHuvzr+sxIWlXo8VWNyhMsKEuLot1/UdgMc1vAatrrAlPaLgRh8cFcD7zqBW2xn
mCfeWK3RFjko2xFDeFmAcUHZo+CwoksbAExe0OPJVOgpeiOpW/zPBcQBEIt06Jg2QTY1XIyE8UXF
WOXQe3wfEW2yTUqdqjVylDGQAE3c7AkgqcdaCeEYjXgGAwemjJEvF3wWfukEAyM/nrScON/vlF5X
5/7Ff6S8MrPn0zIj2e3pbXZdVYqt+6DVxe2PpwveOuxzlHpreZp10LALEKWMJZvWWys8he/0zR5N
ytSX7zYsi3xvIhWA7tI0ExFj4z6YxQxaiSZPzu3gm0VuBhxUbRHzsU5xdPmjHqh5rmxWAvgDojDo
nmQ2cPtibm+OBGE7VrQfIS+dJhFrqqimzxLAnwz10R1+Oj5vo47leOtiafa3mbNWo7O8MjZ6AMPA
tfv9Hb1LnF/OLNFBNmZIpXjHcfxr7vsYUEcKbWNWL2KOr0rW1hUjr9eyQtMvEa/XkQuMlgVj/gWp
4MJjPs5UpdKuhU238axJh2g6sckEqxkg3N4gBsKqkZe0JLzPoOdlnQqwJNcZIpHhQr1IC5HceyS2
rTg+uUopYKKX3to58+xntdU8FNImUdx0ZrT6kXeYfAYCCC2UJrW5UOZ0wXSvalJoJ0FkA6ujm8M8
7G9geWy+q1MKcLtRIpEUnDCCTt9/VkS8Gv55x40XF8UcvG2sKSSP+SMoySfg0LAzgVg8zeislNDR
Eo/tJ5ifyNtpJFKQfxaxAIwNdk1TtmYinp5lu0AiWrlVAQk/AXCN/1+DRQ9UhEZB3tDtl6sM6EOT
9I7D9Zn6dlku5AtRRJoyPlH6aPUaQFokc9urftdwffFwi9cNff19BfoIN4pgcHw4vKUdFNxMNA+9
Nyp+XbgxqyK1ilBTVugirU1cSYjKjzqKKCPW8LCb0AEpH1JtuDvam2cNwb7IBqagL3pw5MHHkv2L
7uToIvI9QFgZ1N1UN9cMeEkV5PlOGfX8fXLvAmeFu5sQsBYAVUj29z4UYwLnr3q3N9WvXOauX5wU
NX+J3H0cAtqRfvkzLK0mLwA2wTp5jD5AvAY1RkHDp5HQfQ59WM8wVibb7vXjj7Msltn/1SsKaFiO
L7nJRTeB2wDv7PxcYB0ypmFTCegyHkwJ5bD6zH9Am+QSVO5Qta5l1HEFKsA4hA/kFlj33BlOci++
4F5fMS0QQfC8yiTEMYNfvvhK7AILjcl/22tHL/Yvvf9DVYRoIlAeEe1QQgJWAq1ddQJKpXQst7h8
MSppXUqzd3DXZOMmJT0OTFs33jL7OS0wz++myqABR5+ejZgcnw6mZ7omDrignYBtnI5Qhqd57b4/
VmqgLlGtQDltClRlnHCrbDmhjqQqMDIkGUNUuLFDebd3LFiiuerM88JsWKUKmWw+B808tPsaA8lV
ojRvktW5ZQJJwG7zgPQX/m2LFEs/4elGL6LvAdfY1+lUxXJP9QjCLVjE3RK1048ZfV/eryeOT1FR
Xm4WqlAv+QGLnhkvLEzgzWQOhjUr3etmoeRNMFDS7LvuanJt5zE1loAdvwybAWRsDsP1CscRVZZL
BZIMfr08wT/DgoVOroxR7/W6uPR/BCtcWLBbypZtGCaDwhC5bsl+u5gloHon0MuO1Be4YIX1YI3q
2udKDrlKh+AnyMuTvJNL29WLNpi2i0gaY7Fix8S9ZHHGiYAhZInfHK9JW77Sy4p/tL8MsIODKHBM
3RdSExfZpaYZ/KbQZZUL3p33gaDNIsoolU7UpTgTEhfpQTsNHTFUymZ1VvkDl/5Fz7RtuhdD6KD/
oSE3fMAZc8AKtlvvlccx1tkFtN8N/EhtM8V0v1uEgGpWC3aaXHrYdYh239Oy1uHBbexwGVmaLXO1
DtrXCBIRCAylFIAoHCJPoQ90ntQroi7iKMRSEyidOByTzGOLivlKrxU/9bAE8+xPgUO7tFN5/oIk
ccofSyzYcIWNw1F8dx3uSaXNfTy4v0QPlhMXcmFlBHeLVgifbOj05d8tX4X4GIR7VTZxmdPSswXx
vPaUwN7bIbLNpFN5F+zeji4uK0b7RROkO0bKEXQaD9ZN9pDVgYYhxFwqeOkBfCX2n4mnfCJ7jdJx
GyxHoSZKwtiYFS8B1eFcN8mEKIS7HpOYvax/VvgGwaLZX+lRkYKpK9R7zEQlSjIzOHTmsSkBpZMI
uY1doO+6XLd8WnQnoHQLvfFlCs7YLjrycqDiuHFL0zH2d54QKxD/X2fKBaC4VXR+U5SqAAKUqvJM
vJa8mRkLyEH5W+yBgc70FaOo3DDwBzdN9hrwxaj5KDQeegr7XTJ8ClbSYuTiRk3f7YFJP+B/K4s2
geL2BGX/uaox3ksH+21/O1II0KXb7rsgadVV5W+QIegMJTsLe8LpZlTniJhsLEnIvDZA5s89BAFA
yBsC/GN+TLV77OwQ1R9r0ODBX3YxeXFgv/WCyTyPrFlN5A9a4YYjCk1cGdaSL2uX6cQUTWkFLfZ5
olYSwIlMBOjivc/pavq3IFztfQz3M6S067aho6ggiltEil1KeXxMthc3WpLTnLxE5d89W8xS1TeI
EJsKp4jgvFgP1Lw4KHNlAfboJBSoZs85pX2lCCh8xH52UslZmr3m3fc8eF1dMV21bbjGxLKqJDRF
P3+dzUrxq7MHwMu8LHHpvMEFjCcccsmmvPfotwZKog9HV77Jo4+PdJyFfYXzQ5geuJDWqoxu6Fa/
PmltPolkr5dgKrwQei2v4Jq+xrdZMxzgz/haywXTwsnCAFl3SBeGlRXqL6UCUiJIKT/v9sHGsUj4
1mpEihMJNyZ+oRVLbFN5PMI6BB6FJkyFoEaqPPWTwJquEcguPs65Ak1IzU/Nu/lzArmnwgl796Pr
+DF5OESHJwNC9q4o9Hr+a60g45rgJiqMzUZpY0sRUNDNcHOAdH/O6efAONxEr9wWIC9eRGEfceK9
ZhHrKmLWgxzszhS6ruG9CDzOZfQvG3706ofstMqfpDMnWr/8wwBiEvXLWz+uMDYGzHMPigLWe1fW
M58mx/T6P4WIixA9DDqOKEzOaMUv+PDz4TJrB8syRQobquEkUaLmi32OtwZxrD7402cj9nF/JCRB
iqr0GWq8pp3wpxUZmywjpVn+xeay9Elw3XHqXjMrIPBhwviqpdEmXBXaehmW7fxva7sp8rTKNdLS
Nddfzz+PtzOgWavvZZMvzaf5YygkaUv5Hzr8+F6UZpeLXyUvdV0lEo/7TL1IBOpg5LfCl5IczXWF
1IruyDL7scML6nh/wPXUUSgXuBFaFBu2g7vsLwQh5NM16deK3cUWjTJdGFQFUC8kgk1hToALtLYd
V9ZRzCSvUZWU9HzhgTfQDDlQoAPLr2vpecHqGXAKnknoV5xuhFa+Tmfb7yA5JFL6izS6tyNoPK4k
5YJdzIif0jcpeuI5bEpCcX5JCCh9BAZZtQypkVNeQLxkNEt7F0POBNKNZShtmiShE6CSrvud1Gen
7Ipi3caSRscO1addwaZXNxryPhSzutAYySBrXz9O0AoR1ZdyZ39PKoJq071HNwUyG9HesCoCs+op
rrvTwEcPnKFjfGygna0VFUNpU5KkIh4rxkzPMrBeKbH5jx2isBfTLOgg9j9j6Vuteq+2fan4Xw/G
eTUVGw0f5804q0eZIICvalGXj3434Wv6L9sTY9eqsFatQLe5XBKAf3EL3El7MeVPOSvPrnrsRO7B
kOLhGfjieCevT1b7wpsreQJyIN+bbtnJ9u3LZFNc3iRewaINUB2Cdupow6EjIv8tBXCVctDEWDqO
HlbmmFgGw58q8G1BhLYMHuTneSEvumndVSQpBQS4/0uvKbbYs6mhua6wmsQQToHmz6PGDuTn9iKa
O/e9BN8wY7VBHeEep5EQHRjyLjIqkd4VIWh2oWmduGV29V4jXcX6oDl7etKHZIn+zn9uYeJqMhW6
7D9Dxr3HKMqh5uXHkczvZkoEpC+453b56ePxllgfHAP4Hb0+gEIVfDBY+iLKYRDZ5G0Ndc98+TRe
BTlOuuFt8qT1OZu8+AXPWfsPD9VGa8Ba4nwfYFbNnn7iKAPoISF1fHPgR14mCsadSFM46G1w+wie
R/PJtWTrPUti9Ar9JcXOZzdvmZyqJzIiJLUgu3Xz2eW2QcqE0WStcKhB9OTQZ0DZb80cLwwgKm8s
7+2kay5InggKsObG4BN81FBirovAYuO8I2iZerXfn6fHVKR7rWs1PN1ckZD+v7Sk8ZlwGDyDXV5F
Atyq2m1c7JcCTS7DbTAlFm9/23poEw7D9/izONcBZl3nwbQOG6U7RgJeFT9r7l+wY0BC5Ruk3URR
8K0zxc7Xe4M+sl1Ga+N09yjs53r+O+kRkaao3Aj9RsqYj6R1Ko33cTCk85cfAIwlAMyxAQ1fIa1m
tgN3itNB3kqlC/ssVfMldAxiA8DxBxZQ1qQD9fZC6wPUIUiDbGudhzMNnLAz6ojz14JoRIZCvKHa
iIGd77diKnIfDuu2TbCap0OkHjQf5puh51VHi1eqN0dQXtFUDKF7p8nxRgmB02EoFsK+uS1QiIqV
ZtavD9pLZYuVteFULbfUw2qftTvx6RzJioTBb/5ydp/n12mnaEWCIKH4wik0jWnLhbCwBIifa+u/
CiRo39IQBrYyO9xoqfyJoivXC3n+iIn7DtzGImOmytgo19OA2muYQLW5M4NvSerTWD2PgNzHoISI
mLsN2naqfcOoMj1Cp/Rwl19tMdG7x1xRjzuTaR+IOleEShaP+Xa5p9D0HK4eY9j5RbQ9ZWguY+6v
bHSMhDTKk3NL6+KwqOnu62BEtixCBCOs+nP3yckkLkNOzQvFdCq0tsrFGKsx9CFF27FnlfaAz/dy
bHQjW4p1JLZQ95RzzXdy4+vwRilgMTRSvxDym5J6gpXE7coBT5aEgetl0aKvaH50C8M69YOq/9D2
KHBMiPExx1SEpjphgxwm5+ldsD45gfCvg4RP16WDoY3u58nLDIj70lCJ+JTadqEyElnbE76K7ZYz
nqbi5y9Zb5giGkNJ4Oi5vvEzSi1/K4bsVgbCzYu5yre40s1xf/nX6KVIrP5asTyTkfuuW03kdMiB
MhiMudQteVVdC/Xls5uajkQ2hrSgj01tBe/reqqfCaFOoWwLnBiUgp4qcnr3uK4hhXj+A36ti/Cj
ltxWFUAXfbAQ5yLe7Zy7uqVkjUlKDJovM2xtRVLSSLIJfS3aqU0t2sNH9iVcLeOy7jgP4VasZ6kh
tx+bstpYaujC0dIvdXAjUF2yz9Ghl8W7rCGP2RYUeZeZgx0RSCLxEfAETiIM7wNuWS2kRyj76L3H
6Wmceb0RAk8G0++daSdNv39IGyQBfFCC+jM1AlohieP5k/eJ/rGS9LsYQ2Fz3qVZzd4dsxokvOR6
H4Kz8c4Wi3G/YmilrVinkwhK+G0G6kTXN4MfsYyxwrFMIRmrNbAgWlLOzJWcLiGKyylPdY17cWoa
Zm+uN/C8UCH2TEABQaE72kzoj85LT4OAgcMb6sCyHqSKIDnVEpUtITMMSYEcobO06yLiZIV8Dapw
I0dtyRXzx2BFKhRCUyK4/UvuM87gaZ9ba+h/M5zToEjRo+6QQv98ZsF0yrkpAgkqwjINzkkFY5J1
OAZQw8mLyoAeLVDBaKZzBi6iCeFNaudkv7KAKHD0ctQTjOhpbwxI1SiGFqqZV+7BMWwXE2Cdr5tA
2MJixwXcRoWlKZNgBIoadM3DUm18rK8QIV06Sf/DCirGPRSumKt8XLKQ617+r/acrNvWkhf14rEz
3DQLG2XBw5M9RV9iAKt0KVxgVMPUPprp0zPeEeyTpPhIG5Xd47H4FlDrBZ+rrCUUrl6f+x7W2mJc
ae6dti8Lbpyyt10lf6mrv8v0rUI7+adUf+LkaBSQBYlPlD4RwhZiQ8L1U02pTHJ2fhlX8+MvcLvR
dUtgmpZ+6+kFhMhi8mkJz+ufT9/k+FzNy70rEAoL1jiaEBu0HzBnD+3tE8TFwT3/wvPQ82j0J2jr
LWuSxXbPZy6jYS1PwO9wAGva8K26/taWjAprzA0GLzl/pIbwRYTSFnVaLyyGOLELN3PCKXHWCSmj
ZbdHRsADxunAvy+EBXlDCQKVOYUsKrnhLRAeKaZIHYDMRhfxODX0E00ibE8iX06P7XAoYwvp8yhG
Hz2sdsli6kd9Xq6/rFCn02DY4s3VtCgV4OJu1/p5JemGJcH5CPBn0kgGejtTc+A+5x6kWTukjNJo
Dl6UMK6i6BdBdHiByE3lXojw1lB6ITGBMK39ByjsQ6FdSIB6im9PyH2FYB/pkj/avAFBzPUs0ogT
VpJ0ihQ8D0vNxd9qefVVtPUrApSewatVhQu7NH5qxjwvdG7Foge0bz3OdQgSKWw1ubMtbvQjcOfk
35DtmD7UCwIpQIJvhTrdLKF89DzxZb2anuEJITfj7FpkdHn29hcYIvduyrm9SitBWYDm1BX8Dro/
8Oz+XW+dMj89ieOZkTCaW0w99gyEcENBJgCsnWKOt8IaMuVVPtUQNTDK9hexPS4kNzr2UWxvya4L
3uiCZPG59pPotNBv1UtzkdlrIg2xQmq8NsL1ZJvahIkYoGawC3TaBM3+irii/RR8/xRnnyeDLj8l
fY9hrICJnl1BOKFBn26qjmuUJmUajtDN1nQSVXPD60tBb4dTo2lWTEkOjNMAiPx/rEnZHe0xNPzd
ySdZd162YRo8jFTUSsZJCVix6nDRBXN/EF2hbSOTXvGl79HCqOF9izqv5hPwAyTywm5FJ5URmKQm
2EYRIqowQGfdbFYkB77Vgj9rd1Vap+qxwmPVPk0pxJ8UTC79ChT2BbKd9iKcA7gr8Li6TmDVoX3p
zXsccu+QIc1wVFFOfGjzvw+ExiMHeRtxnb6Gt1qXL24CjfsYdZgrPD+koFQVTvFlDkwy+hgQaoQj
GQuh3ESuKA66EwIwDw6uhFsLZrq1CkwJ07856jzTVR1O5Far0g5Yyyzx4I0XPS0LkV53T5WyZRDm
d88GilnfpZE9elujQLJy2BGfUurnSc7T3lXHg3pxXgY8VzuZdCbut02nbVnq1oGCbvak94JY6aq0
dMFApbvyoe4olWCqX/8m6QTJd27tUcS8UjQFAid6V68Wve29V+2RaoEJtnX34aln3PjePCxE4jfl
CINkQAiZJIgFuDNXtXNaz3K0sHHVhhjpi28MZPZZTDykRP/Dp4STSWQdOb8HE11XQy+iQgpdg6UP
CSJmzypHJ4gwtjK8nl5CL+tF9KC/AOSx+YTOWdg8ZaJLDuGoRKg7xE0p/le5GJLr7WI4cJEY1Lx8
YuErfGfj9L12G2J2paZfeSdU1IcvbX6TMkyzeF6amvTmdk872ebnC7Fa+S/hfnArNEHyjU+Ys71t
3gSLM2LQwSiBOc3NvwKuAqYpwVuYlUaW8Bt29Ke91PmJph020tXZUXdprAbfbqoajFrc/jx0odvt
Ap+Qe8zfSD8brM/iJlDn8bpS5/vxy8rvU7q8uutt7ekBt10QI8hvbF7qzYMiM1x6W/wp98kzneZQ
U2bk8yKgM21ZwM4DxzbcP6dJO9i+Se/22r50RmffsS3fVw5v+zQYQnGI2paCN0gMkdjtSTWHczlX
Lpm5Q/HlGtX5Xqb2gSx/vkeII+syOCXn6zhlXw4oVHH1vSPUIab5FNTGYf67DshAqzzdyQzm077L
gSQQI0DWz3G6YdU//38mDhB5rWHmlv2sGPmyDEuCEhHi42MNBTL4JnK8a4Afz12rYtBNZi4s5kJu
fLjYl/v+f1r61oq4QpSI9nEafLAkNmmtJs53xsqgXIhsNc4Jtj0X71lhgmC36D5n2awc9lKTb0KS
wSLSJdC18/jixCOyjco9M3oQ0fwFQmjyAgKN1bstdYtVeus94+I4RZdpl0uvj/z2nus6J2O0xJAy
naDDmKonyXPK7K8TqQcfD05oDOpKneZJmN6aekyIpMnmGKvUO1MQduWurmbm0iSz2Lm/5KvmLACE
UjVuf9wOUB0TEPWBDnCQymKUX9wNyubTgY61Ak5Wl54qpE0PpxVvVxQ+fudqZNSDIhVZIFiZ1SB+
BBpOcsBzSAc0yE9IHUg1vLij641Td3MoRB4rCAMGMUEC6Bo6mukt9cUwwWA4U8anPJ8TOVvkiFFK
O7bn3E1ZQsqJqKMdqjFdRL4vwS8CjA90ju1MdhaoJoqLhWg2dqUMYo72fFAASeq/po+0RgKyJwcT
uqjgEOfBwDnZWjBZBN2LU31QmREs/P8xRAUYnoULtLjJqK633wMGX/At2lFSu/rC8I/FP4P0QLHU
JScGFzYYQJvuTLnsQk8AL46ytV3rUW8BxuN5fAIAnp2B7y8YtFWDUE0EV/zPuIDe106Rjr5SKhqh
yXr6h8kgKmD+eiMRq1DJwkTo/dCicZzyOpY/aASMLKpGw5kX5qIdLCDCoLF+hOzUrvj6ImVE+FVo
o+RSDWC7Ng8ILcu2zk4wgjHCPSL0k8U0X2iZJgJwKP7pxxE/I4H58pMTAhHslWfrZNUtmDlB+cG4
Km+gNu9Yu3i4UcOATbDMPW7X7inQNAbdJ6ZoYfgVso2jxyieMsHHM/aud67AlFqd2Xsaff+q9q3P
0QKnrJPwOo/32DpYO05R8plfUTCP5ZGEzKTHLci+JVmERXxJ3LQ0yeDRR1zN4psHFBbYo8yTxctP
bWZMr4NI2+ahCeqr1Cc8oCisL7XyJO5XY+7RBRXbBFGWwrS9yIdqBVce0aFu70Ows6gN9KhUljSV
9o3j70LAfCLIUVXxjJlYEJUQzVYU3o6xRFc8yrx9kqLdadermeVKhyvzRv5IGXyub0THwD/KYiVt
Q3b24sHnH74U1CBCacG5qdQz+WXR6S4tAkJ+KstGm6pzTbJZ0ic80cOpR/GSp9VJS3iJUZ1c8bTo
WvYrlXddapSFqSZYrArJin7jKzwZCu2DaKi5GW1jQJ9Ju+/YH1svpBps5EIUPQjAolllPYfNAe9D
/MMX4XgL9GN8H6jaigJ6l+JkrrO7U+MWD7H2jpOAOVBdqvvOuFcHN2mfgztoFnfbe96ZKFIPz1Bb
Nnr0eY8SW2/s2MXvHEj8xIlXn9sJ+qS3WgS4CCt3CRdP4sS0dIzE3vpN+vv1Vt3ab4rCSEX+XZeZ
XrIXBSCLo7bqRSiEREfbgu1ax/5WJTZRkw9Bg0az42Q7UA4nWO2liFYQwFFFLdCtM+c2zZKGlVa2
fzLChjVcUOdORbb8S9OqahX+1iPvgIbqb60yYBO63curhd6Vd2OWnZA9ObE+eprg2sR60NaUhDIx
uMR02z8gz5hHyXEZYoR0EdyL7Pl37YEWalcLfyR+c5rCB6eyQLv0ZxDGKiSNfPuxEMVmlFL6JX1h
QyQzbf+W/n+DxYFx+y7QPzAeqGpEpJi15q/UBwhAPRaLT5HtpyIl/iBguxCdk3myoQsy4iB4sVfB
UnmWKtT5yR4o+HvGR7BG7vCKpy1nrQdIiWbTZLYM6y2VMwDdHHOlnxv2lMT7BgbNparqgZUKXfz8
GbJCAiNjOKjjx5veVFV7/xBRkp+Kn7rDsl/+r/DHyHAR091Bev3l38qzOKTsmDRSlcipsRf6baCb
TeEVBnJ58DCQIQo7ivP5XrrPjASM9ZVRbGpbb3u25Rqm1Qfe8c3GaPlSZNyRZ25WPFdLkt13yAbE
syMIctWvEXTrPFucTxgt0LSnsQWiE5F3cwWPZlaquc86d6FLkbMKMnlZ5h4JmJdEc7slnjQ+t9pd
b6GXlzgT9FxE6BNlGPjGL8xXWe0RneVGjtAQeTS0yRvkzxfbK6DXbuIygrV4TpQfttfx15R9SybZ
2ShAQ6516tXIzMS1eZjvxwtUf1ujAuPixmjDjMgHFrDKIQh14ppdcF0sd7BG1CEeG5hAZMqDtV4A
t3iBdc9SU+MhhNepr5cS30V0EYbrpYQPCgrq+1MkVTu3hsHU3JSoeonnsOa0c+NPfZNv6uBYx931
aAWIox8Z/0luvISfcIy6XV58Q7zo1JM3loqPIAqGXAOwIMwUic4Y9hcqdAgPTSLXYEd8kAsnVeUJ
ZpM8oA//iHaK4zJfcWkx4qk2fEI/VXI0FW+57SvMnXIJUEpsLTq5IR52ipZYdC7NIE4TXcBX4n1Y
ZyxNRtnsc+j6J/M+Y35kMpRdXWkFWCQpq0j2ouXll3poj3eoVz0Vngm2ORyNxfeqvQZpjKmRejw9
OfdbayVBHSUT+11ywEYH0AIE8q/DdhS/UjFVeznWWTPGu1GWybV2IY/bpZKXkId0E3F/bD2fDFbY
a2jt4hzbzd0SG1zdq2Rg30sB6Y7abls80xW1jqMge1Zgikaeh/o79L8OfgG8DplpLAeEIpVbfzn8
57/1emX1kvKzCWh1MpHZAQrn9OMiZm21ioFCfdC/hfqTdhUuyGPLCMfkTauvtkMq1Puyeg5pEPv7
SqACRXMCk1FthCbFQagPnzTHyvysG6RsdM1Rb1+AMFpGBTuylF5vXd9s0O01cB9rwmIUO0D8FvVh
uxcTE01zI4qSXILAInpxVXmlUYp+6lI20h1/W3cXzO+M2cEe+oHH2VJgI/Dx5Yh4Znp2wSHMbwtH
ahfJrKQauEN6Vas7zOIzMDcnuJWkCkhrJkX+gfClOa5F7Axi3/I8mvsPaAW4z/Zw9TwyNUJzKWJJ
WIXC5j3IV4I2iUDMBBbyTBPHUQvwGYddIp4s3AjE9r4wPUM838wpPGAkAolrSVmBbXboEArwS9RI
KyFiiGlOtgtEHvL8puECMl2XWQk54lr8KMngAy8NmVrmcCoTejZh609hveWtMwbsUbCAJFOxQO23
rfeW77cppLcHDDauGjJBh+3dWourFBhoFQRfgOb9hrh8ZWWBXAxuplDFRsgSKTU/ucrKY2LoDkaz
Md1/vHq+zz9ddnYTXDa1dBzCUMLNnSqKXM9R6JvSC8xKD7kSuSqU7N8Pdm9bMz9qb69vt5jOPmAn
uLJMQtCq+JUfJO1f1S5Jh94AJzKm7DIden6e+jDCmkGd0479cSErF4KFT5qv8BSa6XhqlJeOr37u
NEP+qQNEEfwmngPV7h4UH28gEi56ryJ6wQXTBD3wLHuc3oS/fE7EENmuJW4DNJSoyNFtWaY4eiKD
XYL1gNugzB+i8uu9jvKYhxoMUQKdsWgCyFYPOYRfWIActJ5zWXQOdKavLBwweuH+M//B9ZO5N4ao
xP+2nooBWTTqvp12j/EKcL/ZJ1zAxaP4VKJzLLxAOdFLnD8ZJHVk7QkOTAw2uQrAv6+SoVesbgDv
4WS5Q08fUGs5ZPVgMsbW7XijXR7x0jRYQWaiGqpXdyyltdYLrS13NDES8p0jbf08ShxVHMgVjBS5
5FoZYH0kdMDz68iRspRxuXcPouiFvtcaF0ri1hP93W6/luKqAOpgArkcv41bQ1lWdItKG5ezlfAn
k9vKHytOLQUS3a9O8b2+20YwOOdna+jAeWTengOz772nW6UYrfAgluQFMKMuGmdEpHICwB/NehwL
fNsNNtk2VukqGiiGQzBe2HaI9jSCvw0sF57ej2LX4XTt9zzdG5YwcF54o4mS2BUAArYc9WvWeshp
NTnD4HMx22B2Uxwd9CbnNy964Y07m5fQ7BgkaxK58Cp2uK5BOQ3WONH9AjqY+QCBNQSYHFLyyo94
zFe/Ix/aUlZWFMstyII+GWVRwRITcJlPjJvGIatRdOg/ZV/mPZAeekZP8Oq+pAj6gV+LdM1h//c5
Dg2mnETQksa/1FwUtwdqaDQsKF3hLAWndYmGsNpgXCyaxMPoVnb+wJmF74uAz3yKGm2fdrB4kYXa
h+pg1u5qaHTp2Yp14o1eQPPzyRtpysjmV3xyFv+3LjcpGoyYzkJSN1a46zvo+i+tibdAxu4xjf1g
4weG2nEJCRfeXMxFtx1XPeQzYAOmHrPB3Cq3mW9c73f/qRhX52yojHALaytdk1Y+u0Nk9zUwZWaV
B71Z2s0H6cc2QfPMTvFlyRluZW+bj4UCPgsC4zFY7wV8xI0rl+4vQ6GpcY3wqJL2GwMYiX54XB3n
ftu/cvxH1hcq9kMR6T2le9Ju7X00AUqghoYx0TW7EfSnMWmjGRDxXfuVZ1PNwxSzA3DazpxjXFfy
AzPYHJEIa1QiXekPKRzsrivuZfgj0mlY0GTpOyzNkd343ouP7yTnZ3ciCD3damon2pe5zwrpLG9b
e1VP3FfbB/qKN9VafePFlbPBkSg76ZBMnhQhc7z7odBuWFYL6DgjqQBH+6/glYPfSooXktum24kP
lEp3n9oelFTwLZxIn/5vrEF6v8/DckOKtG1MmiWbay1qCSuCVmCIdpPDyKLuI9x9cRtI41v8oUvs
wYmIT1ij5R8Ya3WiHM9m8MmFAbiQM7ZmZ4r2dpZKxoXg35lGL5TLwuSidEDykYIURUdoAscnAd0f
yjqXQf8L69VOVeuvNB2X9+IWnOEievJhdiNP643ac4MXPnOmvDyEAS4vk+kWp+kCMRw/CajeZu7S
5wQwmfR0ISguA0KXhwsk/5g/r290yTGoRbo6SaDRquiJVaRjwTRqPlqGip21BO1Am3EuQAmig9OH
Uv6BInyGnc7ut8yOuF6tw/3G5hD0nrXej5HZzFRFqMhYrBFyVLXfc+7DV8+NzZmuyJBre+XHZRYs
EgcpQKZqgQKDQHoKvyuqo/VdgJno2sqrt6DYawOurY+A2Jzi4f4fq5DGCZ1lhCsx3CZF/gE3Lti0
eYW3ecmTpscuIkbk7AuS8KYEvyM1vP4RqRtwLGeTUQX4Krqddf5avhJUKIMBGhxNX2W7uqoRw+pM
Q6FTFURAXObJsOMmX3hMxK+Do1NQLMXyP5LaDWtgmVKbUzlltpUgl6TvmsqRuAap/j65R1aaZxI8
NL9ycdmZyvP+4tZABHsTnjx/ci07lNpT1eEeX40+fGlznO45Mx0e7ewgFAxobTQRnKbDAx+E9eW1
loOnuRJrnKebwaQJ9ZXqaxnGhEGyEOYq3c6fNO78L9DXrPugaldT3GNxny2EW74hk/bu6/KPstG1
PWX4dDd12MTBn1YsN1E+RAlVFsIgZN/Rd2dSlHoW6HXW7Dc4CzH8XOsIyQEzElHyoqMwPKdIWCx5
ug2GN7LJegbGmAyMTYIiEmzz0ZLuaL5y6XF0gCqg587s90/WDpQ/VaFriBbYgtOo16AKcFil8zpp
oOkIIg0NEMPRESnWrUPJDgvEuhXrisWB1pi+WVyC5v4ar23MFQReFyHr8qYKGuKNV4MWO/s4vuQE
PgrcbJmtK7/9P1xD8IpEccAQOb7gtTmi0xGeKvYqHUgvqVQMV2Nk762ZKm0NKhWana2kXJEN0g/J
jtMZUIyTdYeNouEBQjPNti0cp/ORfevtvTOd5WgKGr/TPEgVnhNRN2mM7VoAP7lIWCWKkm9xr9CW
hIyoKwKKUYipTWfwxhK3Nx7ILeOnRAvKOL1RRVffiNZ01Min6w3sQF6Z4mYGX+WbLLygyHRG6IGl
E2M0jx/4518YJpt+9VVI1XldhpFHLVTetUqgSFYPhZz97ddxP6Xg2uK5gpTYDQ0/YquIz3ajcBNm
zP4jrOfwLs/7lzr+d/7H3c0BfX8gCWmCTbOeIg/RZ3q8vef0FiyWMHcxsG33xeRUubgaWx9bR1Ip
mu7w9XRlwba7nBKdG8im4z+wMqn9olSTdPULjBZ7wHgLAxAHzhg5kqD/PvD3020IaEF70738DH+f
MJx2HpSsdbwpVeAiXRqX/oWcaUhQzTBlwR4fuT6W5VLCJgTxo1JFEEoVyiZtSzVUU4oqxpTugW+s
hUdkp2wV7KGZ4GQAwLgSSMIjQF9YcodnkbM2fIHjzqcgSqeZnNbD4Mt3IkpBoA798GbOK//Om21j
xgntkP3XfuQyklaRIRV3HCQ0q0UFx13ronQ295v2HrgMDzmnsnSjqEqp7rztQVzGzQqrPKPSAkNT
4rtHS30JXtXuE2E6mCKyiMIOHpItlCHrLWnuICe0Cw0xEUp0IOGsw6ovyQFRAiAIGKoVXJ5fOzN6
ANtRye9D3ZWHKZfoROrXcUh+KONnEED/ye95Xs+/MD2ZViKoszxQZukwLFs7XyfDnSf+yPnPmk5f
jYOy/uroyHUqqRF7c46rjSD9LV3yjPGMwjoshxYEXgxXIQJunjou0TCoRX6YN3ed/Vdi6tcgezcL
M1J1g7EtDB5YcOZQaU1laJaZb472wPtKNQZ5qe3DjlkPftuX/VFQjaT4/nkvboKlz47w5OKXPsR2
e5zv/d8opW5mnSC1UU8bVQjd6CkxCUGnsLX66C2f8pz/98MFO6UqbJKlR2OfjD7o6DZU09+IO9bc
KAX8ExB/jGmiaxqziog5tJZJiDNHnr+tSTHedX3jLfZgYcX7q7I0aCnEJU+9MFrvKSLPU0JqMhib
yWWuv6xhhG7Z0cDc5St9AtLdUrQeNCYPkmr/OIj2PEpmNoTLZDsNT/DFq+wv5mWohsIE4GZauZ03
5VqnIARKfEX+0bnf5qkvh1VrdKA9zA76EWKoX0zG1eyYNaFls9hoAgPSgGlPWZM7yvfAdszLPjUd
uYDxx93JRPpoCTHqRFIvWcXbsL7GM2F0SVm294wnUDl5vjd0i3xEX9lbdl4YblXsYFtOHT3ellF6
MjcRPP6/zDuK76R4QSQT3nLSufB/B+C834lKN8t4HD5o1ESyOE53hduqpChmm5rC2gRl983KBEd+
X+Q9EqnSRnIzGpq2M0J0DYvnHsUfVx/B6AMlKuBdsO0isTwT8OlcSrc4Vs8zoutT46UjDmxcZqF+
HhNdeZkHcUKCJ43MY5HL65l0xR4d3w6KycB3BMuGn6S24N0lB90x9xxQhVR9CysXHer7IDalRerm
KM/VAKXg5jr1JuTWFfJvGDsmrUSguXF3/eqDHmFE48rGL25J0EGTaeOe4VjgpFsefN8rY49/iVI7
86s4zK5sEEylo1RlYgjTDb3dvY3HmyxF+MJUaSVj0XFmMCckGvvNmbZmokUkgfV4jPkjEF6BmcSO
b39uM/CJ18uYVGYf1DgfHYd/UD6e3Y4ZK4CD3XhLN/hlOTQVUNnto2IkGVwYQu5kgnuhHywOtfn3
0QY8Y/6gESMzLIYNHENI6IHt5TDojGOcgyhMCsKLhRaKSc5Gc2DsiZSYBPrF+qce04U/3gLTI7L9
U5KVJZq0bK9dyB4vkflCAx7oZaSbLMqVU5vSFJE4yS8cVlfId40YA6sOFYFOS3IOqrHJPIMw/nKp
kh5pRmInikUlYScfuaKrLWcJtTmiZAon0FH0CNc+sAxYs+MiKFwG2mX6tISOw53TpC6noZYFkbDu
wTTEOXDYWzBlmg5W9ARZHLKzbnr0YPtiojk5SA1e5I2KWFQ5LTMuJi0Hlo2w9w5EXfwe6bVfJ3hx
BZeTuuS0wDdkHFs715fROFgM8SeEnRSo+Qp7Csj5QHvqy9M3Rosju0VQv4oK6dYEssHmuCDWHHAb
yZtt1+LsOkDNoGeCHMqEngV3YE0FCxNP7xy7N5ePU3Cz1AL1bIbdUOlxAXwZKm39eN7Y2OrrRYHM
SNmzpf05KnTN6+KEJ2xGqv/u5nnC4YIB4077RYfZwRmTKhezVE5qVBxyGBmBZGlbIefdxg3Q+lCJ
bdRyPl1pvqdmXuWzYA1Fnt+0v6lAsVDL/w5rygzNuyYOdoX/3BDbR8xWWWn3sKJ8cSQ9QrJkOM6o
SSnXp3xwQMBqaM8VcgaVcDOs4Jh6RQz4FTUs2MXEFzKytYozMQYe7sWcU7P65HoPQ4hy/7NB6JYb
eawg+QCFClMW+qeJA+3gvu0NBqugC+hBpPnaVW6WFscyNzichPkx2lqF7O4yKI4PGV8SDfofuG4W
+s8djgbe7jWV/7uqiTTHfB7qaq42DkR+dINWQMfLxStkfMCkQLVK+xOUjATrz0Ep5xDS25rYBB7m
CT5Cc/VnLNe0z3uqcVV/bBxlQLGLRNnTy4RGnfelBxJRXGVJ3ixTEcrCoJVMJNAON+vB9qGhuEEn
XZUMB1outs/166+W/KIl2C6EjUUoPuL/y5kMYFbhhCenSUPUBw4HSH08i5aFGrfIPv2NwnH3m3dr
zIbgpfoWyIhG/vUKQOfZ/kcEVK9stE/yT6UGR9upn5Zk/x00FxFI254WSvUtM91Ad8uxFMRWfy0B
/l+JsPjS5Cidn4SmVprGHKyQTPMyAIFesMP6qHE7EWP5lXYEzymqtSoyNsA9UPgoLyU4mBQweAdM
shxy5WLJd99mDbbwI8dSNN1sMOoZDgqBq5uIh5oz8KNMVO3uQOZNw/twFWLRx8aA52KX3uWbUosf
ZkKqMB3G6oSHGCg3ogjmylxPGc2R09IECotEKqcnn2muRjYUDg8hZv0i3fLgUN/BXL0et6wxP8VQ
J/UIXP7GMatf43ADGkCUKALpgeiivjjrFgKVaNnd0Xk5Be0nSPkdDiCBckXWzHsoZX0TTnCyVMch
pjOMKV0Hsd9JOJZwD8gGU04rfjtuRlB9ROvq4cBiv9gqi3CaV0ls+HX2D+CcjeyarMfkcn2jMNyx
5iCWwqTNBaMbme93y2+CVwL/g31rmuhxXgCsNE23FbSa94B/6sFbtYSJHsUuxxEZhxZEKwh1KWR4
mn7rS2cXJjdpsQbsxrYbaeVw/gLGUk3WxY1kmjSoVbofzgmF+Sq9BBk4wsIr6FzvvkfHb5n6ejns
J8aGgCjlGtqObGuiPZ5dmQt4VJ1jqT+cN1N1d0zaE37GvInfpSoc/oV6ZeP3BnNnl+54UYk8hBva
pmlaD7OaxZbwJKeNZRbVt7Zs6nLMuhA52t/MR92W/8oSMM5cMoJQRxqlHZQ4PINgmRgH1T72ibLa
GvLgRlZAXVrGAw88jD5AHD8/cE5W508PlKTM+wOvWYZ8iLubIwh8+2JLl+j394eTw+tAMQoRFv6v
wqwV/SQYFfNNTMMH32R5Hz9x66+D/Elu9D5Uuy2alpYgB6KZ2TfqFYgP2bp1yEreU4/da7pud3l3
Jm92CftcpyDhzgBeq7F4wlMYqo97VjYmt0Xh3mv+M8YxeW3afLK9+uuJYok4J2PuVXBLlmoZ8X1R
fTlqOFNikuOgv2I9ESErXxwPdTOPdSldU6ezJpVm32druzWM4Y4XSGduJ3He3J+tqZ8RQyuDeuP1
LI8iHVTHJ1gSW1Yzt7soSl1NqL7fBFD871Oe+z6fcVaRKVXlzYdzHMBJSH7HtoZRE6El/DAO0PwZ
s6uRXoMjgIXAMOf9Wi20d1++pVePbUr4vtPgFLW13yDUy25C8u+9DeZGOCysJuxtNxWDM8o+V4oZ
gWTx5ptpv/ANfaW54w0fSiiBKgJUurpoEzc0trPS+M0OV2dDFp29aUm5qlvR9FpRD/Ayvi+4cG49
KJm0iXenGX+GBB/xS6SR4aShFHOF7yCn/neSsEUINqb9mQiO1xmDaLaTciEe2qv82FYMjb0s7dAt
xEmND40cuSngKWdVrIJcu67vc9RWZDl9FmpTIFPyfYtnP+O37rj/qvECZYQkX7iOx3FQPt88fm4I
aZX9jawNQIVEL4raGGsXS3dE2DboRkQqGPzus0+2JgYnnUVIl0UtWTGesEQ5UydcIvZhEJVaCysL
PEr3NkDSFIRPxJh8/UHqWwwWZEhb0wGSqQx6gfnm58jhJPvCly2MUzfVylHOpDQs7inbwAvzkwcW
6cvAduqelUYAPzss6uDQlQEkbwcXqvXS8MvBmZrBogcZNS45oqJPbEYq5YTJkvoLwZ2r5jmnbSYG
eB5A66oQDRT6jilQboN+NB1k2DsrLEPuoc1VxV9svdJUaRmV1GR9sJfThjXHUPimjdhjhKmnuKe/
PK20rxGA9QDGMvTw+juIRs+qvinlVHhKvN4PMX88dw6J5L25gVEWrsh7MIJ0pfcvxhC3DcxL5xgy
TI6MJiwb5cIHywpNL7RJXU1hjGKy3OPfDTdsBic/CbgmT91w4VbGtGFgf6uADMYkHB09E/jJ3Fh0
HpyHPmNkzUMeGgpqCP9wYM6FZ0l2J43A3TTujcBL6xVGLK4W59Jou5YoM3nojFIw3r91Htc+ytpc
t+d1uTu4B2QQ0A0tSooT5MwfQA8pWaH5B/3WWQSfaI+6nI+HqSj5AhX0/eGjHkZGIdBgT0wT3/u0
5PwaiU1QGVnILeLMPaAWtYIQRu/JYX2EsdBEr2TePFnd1EfuCmQWyrl2usyr9hcXpewe6XZ+qNvS
sv9tbqqbKlS9JPB8cZBUq0tBDAJbspIRqDK887abegGcDTCGHsSbFJE/To0vvcoAChk14renMpO+
FxW1yD5v5YZisxRUWzJjSiQ4y5rseDmD4+iKtwv/n0N3EH3SF3K1ExvPP8Z53XBN9Q8V9e42DtUa
ZrAkf/LR1LYpAvKclM6YauSJsGFfH7Y6Dzp69JxhpXnPSF++6/nXxfTKdD87RCzr3fhgfOo4Ft6V
M/huTkWIJmFfMNwUB5hzRztNl1/9Z214XgCCLnz4cKWOMj0svNtmO3AS4PRS5sxG63smaFdP4GSn
t/qy3zOk1zhRHyUvJu6qx6hGUktq0Dc17vNJHfy5POc/ueBfKRvuLvekHio9l0PFxhPSWmTTTd1a
toFBCFJdTGUTLeorMY6mG+xJ9UH6m4bepPlqRwyBuDptKV3H3UzjtMH+WZ8ab0xI5xwf1GiZm5EZ
tRZSCuJD2v94vPDssu3FXUaDXfpfHmhLzr1kEdRSbzD4ULO59uyFkcMS/E98nGE+E0fYeiTj10gW
YyG/pX3vLgIb8rbNQwWja07JAz6VCFgTm+xohVd6QGSGNTFBHrMk6p010hDe9McbZ3f8wJhjQOvk
dJ6Sp2HV1nGAP7ItF8Iu4cBGBwU/OPaUBSysyqShOamphysGZU+RxhN3LCb0ZaiWqirPodg7OvF/
Xg/2tLvIElHvBb6kuxHAj0GI05ZB97TWdfcWXjsUsY7Y8kaln9pBi9UJGbcLOkGZynEM6569tLme
TJf08myPXU1ZIwq1Xu9vNaoEdmPI38s9wyz5syYbibxUGz17b/26WstR8sO2esY7x/AEswoyeThj
pRxgpeD3pIz4IHV3Qi4LARXT3oIYzBiUkZydRrUPhNec3RhWq6eu5xYEWQqL2CCg/KEJFmbYo98k
rMv+srNMYlvPmbIZ7+Xe/CMvx+FFsc5xWq/ZX0oWtLFwJ9L+ok/u6QY9B2uRU6TB19PjDelPBsfx
zxUJu9dsMwdyEVRRKOD7tHwgbwdOxHiVJrEoJ6qEq8nPnb+jd5NSB4raSFd2m4p1+xoWx14TkMjs
W+Gbwdbc4dastn1rVZHc3eB/Sj60EmxHOTBT8F7ZVMDemADDzhJtd/aOxqDTtfXCVtqLEhWILDsQ
KN4L40a0BjfRsVNbz6ZB7jVn0SU0dbfrorozv22wUci3MAhv29IxSOddWXIpWdjdDEGdb5vhZ4oF
wqb2Ud/aYaPUSmey4YybUBhMb5Rj0jpwKIxx2wtwk+6zI0gAjRWZRwwW19mbro2ZPgTh1l9sh2i5
Ge1rAgH5eVQ1y6bikDNWSza7LZP0Bv9QveLIsVAS7bkDGvOBHdNiwjOVs0ghkSQLFKoWJ3l5nZB8
yv5uoUCA/bquSJDNe5WooKAuQIE5rHhW7FaUEgpbhmZNDN/xq12Hvprb5zCLB9iqr84vjOm5jDU2
vJgSjU4V6YwT4VBVD2GmVGSIqB4jhE77yZEJVa8tzV4XncsdgBZtL3HtBGPNxVe/gsCyf65nK0GE
1zShimOGXChS7FEeKLfOzZb9sM5PygwW82fD5S8fNBSoclcwRvBBDoUq4rFrMdqnshoOB5fAD6L9
xlxjep5+n8kq3c6Sg+GvAKcY/1BVynYrBCHU7rG8JRYettAmN7bxsvRA9IHzUcYOpl1nl/5n2wDJ
7PueAqFKe855HWOVLkhTjudXET8rFaNa+7p5GTQTUXwBkDvwIXWkb/RFcbKHoJC7urv2PX4UwRHn
L1EVn+aFVL1TS3mwOLoT8SeOXsDCnKZKdQKQFD2tsODazlW6NoaKd6RCKBzkuJLU60dbkLGZ3z/d
r9RpIJ+ovjAYorKJc1M3T5wlxCbDr1ttaAfn4qL/1Uh4G1mFg2og1JDuDf9zSCk3GdqrJIujnYWO
sAxK1zkx42YMw1oP+rAEyg+CKq9vtqb8QC7wiwdKTPpNqHxWWRzp0dN1mNReBuWYU/mAD2eKstke
qVuQBjK3hM4ZXbEreST4b/wDl2Ko5kd6XafYslbxPg9pFTwZSKLlT4hpVSIQG+Kefa+IFgxdZ431
yMJ0umG6mEwFRjmedrQ4fAMaUSFUcqxsF4aTyBOXe6AmGpoRMs5zYPZ4VHaeiLGplUIB/IJCPtqa
mdhWDK07wYbf2byu2YA6/aTSEww0ey2iT+qeCH++5cPgTrgNqsjQrGXhRttJTXquTxyKBuopdopP
NFJHouoPZTNwFJfdu9kzKOkM81hL9myb2N8V73ybyKuk0XqmqplS9dDzGkoc/SPIIrPwnvdXDBJ7
A5Ph4nUxZZ82OzSyQLdf8PM2XnXOyQx0bHoqFYd0BI/9GSYNyaIyq1yXg5XJHMJ3t5LFjFLeARPk
buOgijiyaFCJw7jCdmFPEM94E3R18cLx/BdrucTuv+iVuOLnVY1dW5WG3cYbe0jlISBYI+VW42uS
05YH0sJn2iGAKFMla60r/42thOBfC5kWqgZUfGMugOLAAIVkpnc1oMv3OLQcPfjtJ/n09YArfDAv
2pGwpIxBMiCvIk7TTv5b453sHhIw6Q6Dp5uAmxr5t9bejEMwn4PD37oieJ1TWTy9EkCaz6njI3Iy
trY820/C0fMnIO0Ozw97+bp4yGcmvhdYxGfK2DFo8CLudkllFcDd1aCs/M6TlYhl5M2gU9v936uL
/7JF6pleFze16vxXvnc9Aq34ktorjB7jrcMeTWZI+VHTE7amcFB5+4njQF4Z98G6z+W5ye29oy7y
NQx6wgxFoWSc02XSMZyxnsMBq6Vc20P+noVVW1/0Zt1fgQcNzHr/7wzL5bGk/fz5TvmvglfBghXt
w276lA12I/LKfRiTbCp22YXdsowAQsGacFq9G5scdivsBGaBlmKuFh1HOnxEkwM1MaWc4CzenQJw
GKQePl2j5QT8o3ArWcaOSox4WHK7BPwj5uXQoYialcDPjzrPgpkUxS3jywOB1OJoqD4tWWS2OoAa
pIIOgdV2U3NhHtGIimX3oOXNOin1dwTMN2sxIP2merahe/c3deZwpocYHnO7Gc3BOJ5B54+uVdsz
wErFBWj3EJ7Of7drn7rYCcWT8kRoz8dGDATWi646+MxO8Pv7bCH5VG/tlsx79GwJLGXRkcfSXvVi
kZjvjBau1HmuwdO/U0krEPaFRbQ7r3ZEzoqANdm+2f/uKlrqEuZjP5nRKoIKbaIL4i7oyLfK9Vda
nJy5GSMbnM8ab8xYlTlhp1J2NNMx1xtzUpF0LfoEUxa52QhzfBVr/81F+wRCcVkTiuUjTxAiBXtJ
NrkIO1SaNQ9tw0fbBMMNlJVPbhd9mrYGw9d9MwDmL2r6HMhwQgB5qnwYzvNUCDznmyqmntQ15kSZ
ZUXOHLN9exvEAvAlscyUJo8qgjEpEWx3d5OIVZHqfJ9fqkUMOhA1JiAxvXlV2QNEGPk3VJP3MoqF
63t4gXketsMAS2pnIwgceRpmsrPsKwWodM/OR28Xw3oIFcDiBgdv5LRIK1Vd8NDa0ayYGWdSfiPK
1IwS/Az3W5AyA8ikZ3vbNo/PkjZyY4ZrWdWey476R8iz6ndW+3EP4QgooNxTsp1zwZdHCYbDT/XL
5fTqK39nxzZU4wGFjmEghsVNx1WMW/oL9EPVG8BxgQOf7gI1NPBHOTaSMAmwjog6zVm+GzEffoDr
7K4Ghpr66ehwVl1WvhgKGjsrDLIpYw87cfM3R6WeYVbsR+Sad4Bkn4Nuj1IWo0nQp4ZFAF9kl9j2
CLG0VWl6Up4idjSibrOwEFMLNiwXeJGbKpBeScQVqEZxfuIpMmvGX0Ig8QnfQ9hm+OCKHAaMnXb2
WfHhsCkyU39eH9MacAMvKvYuVyIrckUyrE/Xov4SzfHouZL/OrDKxZAFlsjT7SMucxSp9cinHR4z
mmxmA0VttnC75oJe8zdxbEtHDyXakySuwArC+aFxZLORF08Gxej3RpGA8ATY0IyE0oxaLlqPfWSR
LVSCRSe12SZ0LKYf1zRxdzWYx4+obv8ykpStOWcl24M5NDjtT6gtd9Nd/m+F2bEWAmF016qrpZcX
TAF7+MmXDOnVgTiEQfw9YMlAv9BxIyOEi5Z4yPG2w/tWyjCD+YqtDf70lPWCgSTcmhIYuYlf+pk+
T/gSLBeK7BBqt67UuijTvWjDpsI41tzyGM1TzcaMK+T8ScqExPsLrsokAFngyd26ev4PqABM8XnP
lLiHScIxhF+pCSHH4tt0CO1PjC4VC8HHoqej43DE8ATR/1VL0mdeo5J0wXoWjVvv2aAGqJSguVXX
cu9D8VAjUN1gIH9biP0ETRDTil7/VlmQDpkzYF6fKqspNKmG/4+3BJbIavxYC1dt4Cs8l2raPMtM
cjndQJ5zyvCn2GnGLsbpRX9vSPLeoFaFZSEXzXF0krddP/S6rYNvBlfQJLUUjnCixZhpmVKyXBLW
sNOn/DHz7PustoRDH/Bbgl4p2MWqQxdL0JiAO7X9Mosb/uB9lXCpOn+ooLJX4krCfJovwGJxILgb
KfeLGIJmoeNWTy5ZIZz70ohjiCDeIpZzSmSRfCjYzD68L7bn20dqfMviZQGVMcaycfX2QSVlR4cy
oIUBKanDTX/iRXbmcBrJghqkXVVYJopsnV2njkbgXqou9pgFcafaDfu3eRbf1RoKjEDmX9DKUitJ
ikhRGtKpq3t2HoSOGTRvuCi4OuoyEp6CJJXmRCK5GJq+9nw4tF6BVdimyoSaf3YRIeGNUnKZFbPa
O/E9sl7uu9veExBXc07PTwQlJoYW/s9SzCIsr764Ac1b7B6QEkBUdF3svPqx9SJUBce/t+YFpALo
ac1f7f0TBa+HtvPIUmZBrP2k4Q6oA27o0Mt7rmxjXwHHwG15j8r/fUcqFQgo5axRgq+Ogxm4EI1o
v2UyE5qlik+3lpYLDx7zywzlXUcWEFWDUesnMkBiJAIgM9Da1KKl4IWG+uOn3ehSRtzXe5QZKW5h
jPmxpGGa5TQhvUQltuCIhsDu7l4NyARJEB7l9xd6E9OAVYnZXWfKRI+9kkCUXfLVXFAWLolnKvGV
seGV8BdVhhK7kbYB42oxFZfsmxEyG5ll+IiKWdvvNOIVGmA8YvVHiWhMTxja6HkLOqW9Q/66ZK8O
j7DoK0tcBNZy3tGWj/Fg6DSOLNLXoRVJOwqlIza/Im0D2PNhLFtWMhiwgpfIhK6uH6XNL93iUoqA
qUvzGEgJ//qr0QcCa3gPaFmZHPlwHM5RJ5yzno84glm7MXmC2MgrN4Axc5qkLH9ZniFZ00/yapGu
IuidpG1Alk/ux/OqordpM7eoWNF/6vi43CX7/z9KThrdnK4OChbo1eRVN7AIvwCbtJh2RBD2qfgP
Gj5WnofnJAIQlYZQgkQUuqUx4mbIdORgcPS5FU1LYoY9b0Nb0GHPJuykufh1t5sAOViv2s8NzY7Y
GzDQnanNp7UhLbhY5M+SDD8m3q3YqToEr+1yLNcgPJUVj1CNAat2IkeZ5YnwEXTQ+VHDuMoPXfdv
YH+/oGI6H/m5tpZT+OEIrD0x8LMD95nD6IIOmC6PMdrqrqrFhEhN5juBxDzY8WDbYhWNEpIzabog
sXYKxAN4LlXL9Cy8t5CrnNgqE3biSvJfk7IE0xNdbzQZbHmWqj6PrQexSt/EyQvP5sOge7ci7GDI
l4taifZm+Orkl9hNqd/wfxE0URss+dUn23TvQhHPJTSWERVGq/Z/GDvYYc2gi1i76cZHs3RwDuVE
dZAWR5FcNSgRw31XHQxUObNV+WyzQdToF8BfXersD28QjHqaQxRg3n5TT9TQKPUYwRD0kgq6C4Y7
iygMvst5TWXZjw+e21VOqqiro+CEtEjCvWxQVT6xbpF3lVrRnt8BlmZxk23bh6qHPe08mivZUpvA
ISg0p2ZG74JrAU/oT08EvBcUhERnYuT7F3nWhxFsuy+n9vpcMqMHIaZtfudE4yY5uMmsZ+kG6gc4
wlLf/99Qd1ZSZkjwVZ5RASIlsqty67fm7WkiE19oGAlyov2V9ANdAaa3GnFsjbm1b1e8WR6SS6HO
DUCQQEE/EQux0EOmY2n4Sagap0xHJwWuGGuWXKyNyYilqJZpDmoBBZ0Fi3WBKtxI4nh/eRnpMvSs
3rMs+PQiUS3MZemvK2lR67zK5TNzIYsVCkI/+lj4fZfK2Rb2PVEL/cuVGTDRm8Kh+WhTiLn7zHk2
+MzNoiTlO/0n5RfJjLvK04gVQAhzAYazWMGIi0gxrdQV6gGlqSrRmEL4hpFHH+y4pFnRI5T8/YKT
8emvlX0Ij4Ki9Zrxz8kC4L/8f3YNUPyQRBn6CGgrneJCsgBwU+ej+EoH/uJyKzebVpFWKJNZYG9v
/fh6Aq5hB8k68/IBaET6hwpIEwTI0hbOAjwE+gp0MmTsbzyvpqkz0q5WNafAKuyHOYNNDi/A4glA
RZa+V6J2ChhvnDCh6L8S/9yM6rAthcwz71cSurCjbk40XQuexpE7djEk+qhb15mmvMp7pNxBbroB
5chw+IP0MohsTsbWb7yArxEbdiyJ8j699lRw80rKgQttIenxmVfCFoD2pvE/M/wMXVQzLkD7Z2Vv
3LPaAtuE5IUKkCILhbzm5H1oK7wVhjV+dEL74wqv2KVbn7qnIWlogbaplydmAQ1va3LohqCljkkb
X7qgPZ3C28IFYyZAjReayGG14r7LRbtpDhIZGl1Os6m2EN3bLTqE8ikpAPG34Ab4SfXBh+KqaXva
FApDTDdGHN7Nar915YzBWroO/lUhRVqiwGVCrd49j5bDzH2L4xpVl7Lk13kVT3dvYWXfjgzkBPS8
iG4xWFzEFl7yp8VFifRIfhF5aPRbgY8jWWNGxvE+gvY42qzlJm+lnrT76Dyeqxsd8OKr7vk85lyp
VnRfXUHzG4v+RplKPj/pOZfhnSzIKhi/VSrP6fippLiFnw6XwaUz4x7zTGIJIfMGxrQ2Wt04m2IX
hbLpDyzJkCE40yqzwPpUyKdu5LpFALa+yGw8/MV0mjvfw2mxSRfj2IcoK9BoUCBUZexujmrXdNXj
9z3uj3eikItqBJ5BImulXWp5ff85xOy2kFgIxqckHb/ehP9GNe5CxFds+aOuewJWX++p+fsyVcSF
kXYwqRyzTxmMMi6ruSxXzhljO4gX+3YzymmQyISuZlHxXe0/1QVmGfdG5AZuJ5/DMPBFtKB3xm22
ssgspbzAlLmvnotZHznxzKIsir4yayJ3DNddJXCKqsjnFdydjHPak20rwhfhaRT9jeM3YBKDHVFm
vYq1zwzgCv+lu35ToXHXJcUXbJOLM2+CX5753AGPDhcCiihkZzsYugI/awVb928xcNn8hUeUioAI
Msh3gI4LHwt482dHm40T233OnOsYJGYO1FTozTmrZ5/hnsQhalUFOm2TqTsInnQt4yal+TtCZryT
rIeKvZyCr9LBFT8OBjjtFoH9SlI0rOPeNHndXRlHAPGeoDTIMIriObF7wgC9fKgPC10n47K+Bqk0
hg2hBAQk0r9ba5gDmd3XBDw0620EVmv0Xf+PLZ45lr8iPrKMBDxY6KykyOCnkEcwh2Q+dE8xS9e/
PoHfNdB0wQ5UcoGldmFHFIjSLXCOiQTPjAPhvcfs1GRbU9R1OYuw1in5XyAqYbxhgU+hof0gWzQT
U//9DCvlpfrBVNy3zjWbCi4X2ZbGiY3XwmGMEmDutVoHgVdgbUJDHgaIEZeb01dOD7XG/RXXIhAr
DdxuyHWwJ6bOoC2xoEvD53MhuxfevbhY/ezv4wHNIDtaSyLND8NqQepkA6bqCjORgq5f+/F2yBe/
mTJ8e8nMTVtMNRqBFDRQUE0xfY8wfEse+p4uu/4G+0KSN7EdY36h6kDzDIlrzgM0v6LVba10mupz
YXqxJ0RerWBrdtHq0Um4kyl0n9q0TyGeSKbqTgf0wNwWKBTrCO4VqxsWtpC3kop4LQFmbeR9IIuq
2I1Du3RlEVRkMBGXL2AcrmiK5EpDozCgarUKe0KtnT2eKy/tIZ0+xeiIz0bKd/sjXN4dOqWrbcEs
dZRE4+UA1nTRfLOnxkHgK/Gb/CeAd4UVjTTIKCJhjFY8ALkf3H1rx3f7NI4lxrLzLYjkQwDMCtIn
Pk0RdG1mhNJn8Br7rrNVEGtQQN0mbboQGBcucPzADhXQou6qOUv2v9wDr5K4Z0bjo27gnp1XgVRZ
HwGIMc0HOAZ2GymGlZNtyD0u2MQgW+jebsQpqaB4jJM7AWVCaTK2f1FFh1VNNOCJgpJyYwYVkZaM
o+WpaT9SgNWKZt/rSf2CMN53OUiM7Bq917IkUrVodY07MFJ7QbZnFAv/hacJWNz5ibywYT/X+KME
6+dTwgTTqd3aCgMd9y0CnzYreLiiUZPubqo5MIWEXkCJk8Z6zHRsERWxddaD8lcJUmTpqyUQNDtI
UreaPtQzwHnLUR3HtskTtYUnshn5+32I4u4Tx1G0a5ocVlAWPCPW0wV0VqDA8BXVJcdy+UbhSTUM
3UEbOEAEbMJj/4Jg5LDhFo4/zQJFwriB9OhiVtz2kXHKDp5Mk9pCROc1Q8x3Rswg/b6LAcvVQJA7
35jvaB0n/PRGUJTiI2IQ5E8Xzv7DDosy+1w9ludP3J+C6pfqwIhsfNLdFZbUeKxlxfSG5Uujv60p
Dh7z6C5Hye+OTvZLiY4NSfeDykqepbHhe0o5lbzV19vJ+cV1C27zXqZM1BVLlqCqglvdfn0ip1mz
kwHl/mBeEaUhCjs4r8vgPCta62VLeXtduNlYVEX9tt79l9UCroBL1CQ6PkKA9zybaRHTjs6+WQ/X
rCe8H/M3K5yCUv6YIkrDzSk3T4ar7B7fDSbCfP98CqK4d50QSYAExuBh/QC9xECkxLsoEhRRnw9n
Z45vwh9ZOqWl/LJMneb6PvcL0u9K+o8XRhKjYl8nHgxqktzB50x7+aVU0LZwsH5+9oLjrYo7lAXq
vhsByrDpyyYgLV0dwwnEi7rrOZQEm3oU0VCD891NFlGxWp5wUQ0DO9n3ZtvSPTbzU4mdjAUcVyY6
eTQkz1QXHJC8pLFuvf+WxVq6UKM+iWHX/PPUvsnxzUomIUrQpCHRdtIfuIDJkZe0j8FDpRK8i6HG
qvCuo0deBSbv6uyrZcV1Rhcmaj4kSsEbafQOfSajHnH5k8ZLGVgj9tE+i0zs2ja94o+/W4xLbMud
693IRvup86ztKTXW8GMsmqOvwkK0IT8Z7BK1DDdU8np+Qhvh78HdtXh5kWHlw1USiGBx8kONm7NT
rQXvmRWfulC3JVJddA9sa4Mp79iCT9CFRc428GfUr8ko5E9youi9XxQzC7KVVD+Dbvpm/WuFhZBE
MA0cEzaM0y9hVmqV4FOe/PslnSH9Gtfrkrm9ULSpYjJ2as+v5mO8/Mr+e7oO++bvsblORsh0A37Q
ItSydP64KlaIAKT+RbL/LKNrp23BoXjtoJ9OFacb8BPAaRzLhb18IqammnMGlPKNmq5FTjVdNmwv
EeNtEd3f0Da2dGexj1z7CI5tLv/kuLs+o0Ni3O1ufQ5Niha98U83N36/9OSBZw3ZjEPYHLaVHBSm
sPm5E7dPU65AX0aOU4AfH2bE2/8biKrX8rvoFYywUwhsDbow3fmbPTHvfahvQgtXzRsTdRQ5yGcA
wE+aCwFlVHdydDNULLyHBJBEapj6nDqt8jvgJn8DIxTFsC7aRwK/tp0RNx/j4PsyZuR9nB9MbcFS
x0QaV9znT2S+iYcV/kMDm7Nznl+2z21Q1gadW6ENdj64Sxl5cZuUSZiQGQbN4qbMb17OAXdK2eh0
LY99NsVWG/D2KOsPxOjPaq4LeRmKEo6F55Ugcl5rsBu2dwKk9v0pvk9aRjInvYYVLxyi1YGkd0Qg
XNwU75dhN6wtBgZjcuY3uA5T+jQ6UHSONKDp6Xd2eLl/vRF42zF5Bh1qvla7687kanBnFcrApBH9
9uhksJZwzXAXFcqs25w+mHJZ3gOpChqqiVpzexrPnhKmQ8soiDrVN4plFr2RyozYOuI9oadiX5L4
7i4p7+lKJY7HnrGbHqvZ3muddwUs4VVdAJvkJ6lavtdgev02CMM4LIt1qBRpwenfLxW9opdoeBXc
ZOsAwTdaIFqvM8dB6UtAhCEL0Wgho08iQExChD04obvS2DnqwnkBpba36eWs2dXt+KnGbEvzThMi
PcTVwUzOEhPRohHBDEMB8SPWHz7Y0o3XrpvZcbqYwxFzBQPXW5tYJ3jLSnU7L8xxokq9+zelpwQC
/5onP1Z8L9NiN5C1MjHpVuECV8bFOJJHJawFmelPOLBAKiHrAk9NAn8KEgD3Mm3h4KwpxRjYQ7rj
mhV+XfL06IYjr92b5tWG9L5MhHEiwQoQh/zFiuH/u+5y33QqejDW7QHQrgl1tVFSPEJe5OItlHpP
rbZGqZUqPjXy/b921JKJNnHtKym1XzKes89s+cPJGmYYY9E1vx6FmeJnPHtX5F8COftgnSPHmeRo
g65kGLanKZNEp0zHkOJ0Gn5GihGNWSBinqneFyorJSie5B1BMI5W8S8uBMioLcphl+4vFUYfcjN4
73HnOzFmfDz+55PJgFCOqN7hreQa4m2aexc1sXA5O2pWREkshfwAWlx5z/VTYadGPmVR3fF89yQk
/ThbvlEVqefuTqQgOmVDR95Qt98jqZmNSqb2IxG4g2fW7Ty0HikOv7rEVQ6yd7qDKOVgutmnxqwc
TZXLmsRHhQejnfgpkgZpFqsIfClQsMwO41xj4p9MgGu+rwT8cbl2Wle1LdfbY4X+ip/Yl2X/nYX6
t7Us10XbTggug8D6R4fKb93B2sHQt892DjzKT5NS4v//UeQUZg78b97A/ZTFTa4ghkCSCyP24ZF+
BJ4Q8V8FYmA9RyQMDcjqWop8TqjH5wFB/B2AaQYld6/AitF1Lue6+z3PlgicTZxvRu5dSCxRiVvL
yIce/u7rwHkHHsEsZyjTy38SizqJSrpgyUebz39HTlz7H7HzaPBCKGzYuipzewokjBPra05610JA
gPE2eIweg2IQYfQw7XAZhcY7LVGmle4k7/T3wh4m2D4HyZ2cbWwcJ4JDKKjHhxsaMrpPBR6FD1CY
o2u/vOym+Md2dQV79tGG8KTxy1D724QIHYcpNuIpIASCQnp+LKu3nZLa2Zh/X9hDxtRQvN8OWOzH
WnLBevm9NlLw8Zv6+khboFFI59UchQLGtwUzf91YYukOFNxJQuPw+RFWQ8b+cNPuMiCog3W496kR
LAJRx07hAWKE3hChLdOapJaptLrqoYRJoI8HHkHuFGXoFYR3XvjPD0yMpmA5axq9Wgmkf8hpO4Lv
mdIiZPphWDfGl0sWcocbAr1JcbVhdgIUJLTvij2YFOPvpCW31//FbTaMGaSrpKoOvibZELX1R3VA
xpsC8VAG0rpBChYDCnbpnY94+LPHb2A5lrpjKrUAAfHO2DexzgIIllHvOyGHYC5hyp/KfVryJ0Nz
+cufAfHrN0FFgnVst+y+xDsEwOHlQwTMqofDhhKfxCy4ou9xhMQfEfPnywQ6xf2VkqwxtSgeZIHf
GxzudplJjwX2GuhQLgeN9VEdSNw7QI+RMMmETgpVcM5cHb0c35o218Fv2yscpl+4EsPKStVZalgG
GIbz95yMGWb7ddWRvwUqOgFcDTcu9Zls7BpbBJv9tp9Q3Cp8BzuyVyf62VvQVjfdvoE4Fc7CRF7h
MwfiM5+KkpJbmkbzzgj460RBrKpJYqcisnWOtyFOZ7kO750IVVRt+7iPMYJnZ9x/EvSc7/MUrUYW
6R2qtMz70HipTh4awyshFj/YX8vUI7kNcX/IsdDiOagzAEOH0B9Ej8S4k+VtyId8ZS/MkEu6DXcw
i0BSmfNSuCGYPtHDKlyV5J0W258XXzoj8owpThlpjgzoe9l2vJyDs8iVpsmpszMsXRBpvkOeZV5p
Kv+W4M72Iz0k7/IaAml/84cDvxbalELnk9lQhpRJPxq1QDs83vh7bLnU08PEvjkGyZG21a2R4RZG
e2foD4EKO5uq/kw4cev46Pc7PAhVMsY8bTgearT7pbDxJMTKF2WjUgrIJrcizsjGdt179ht3Psw1
TthdlLfnGsvR2o6Xx2fch981WY99le/ZmYn/suXA8xCQVRHEuYZmtUzLuqLOt/Ebd8UXKrKhh2M6
lx8Jx7vh8mvO5IGApk/Jc2iunCmtOH1MkkewkEjJr8FIZSl8wzq+adRlyKzUqelHX/MKjssvrFjR
YcWM7h3GGjHAjvzoB+RuXhK6hL/eRu0tPnrZuwFfQWqXqjfsrCNYZ3xAnYXEjreiBXankomyNUju
jzeSK+8v1EidzCZPTdQCG3WHDexPR1H45wKD0OQapG6mzB7HB4CXmyvT9mPtatPtmrzBnzv0NWiH
nPHvJNuuDzCnGgQ6Fa3vRnIbVsnlXAzwx3XRFInz+PvJM2Rwtxo2irO5fB/kYholipXGqx/6fQWp
Bw3pACTs3LkFp/s28KSCqw/Tb15yrQI+nLkyO7QIu8JV2B3mfddhA6tgJrjt9lm/+M64P/RcZJp/
CRnGzrMIT/v5XzTJMJlhF2oUoerDgho/LpPOE5/k/dIthsocANxHA21uHfkbnMVMTTgdaCH9T6kX
eGQ1qBZrA9Nv7Xwi979ORvpQTwQOvQObrmymeAwUsLNBwmAq3BgJK48sIzpeSAXSb9oECNBpIZ/5
b/JGTW5aRnnGXoOHbZso675ArRVriMJi6AfVpgAiz/HJ0lGtmQmLoZJ9LNuuuwRWUCHGqIDCA2Ih
iUv4FxFpTLI7vhHl2pL1vFd20Ancv7Oh/y1zo85hvHmpbzIkX2ZGf3wQHrDnzQp4zkUGUghsXXmm
Sx5sJiF2F86l58HJZp2PWU5DBGbKubFH933udVajCTsZNk3nhsv5jwMwoReXklHMDXktES9mnPus
psqo2C9p2Gj3reeeXNJEuiEFu1unCMpT++mIAqb5bZ33Xp2xfQoYm1Urh1kutyaPTIPAoDzfpR1Y
rHpnXeouUrfiU63JFqoBJiyxHJsDKG6sj9gF+QE5PuWe/wS9UntZ7Aefg2wKtDrbJqP0uemKIlzm
0qgscYuusxOEypSwnP8+nihhFfVUdZVDsIKc4SWAURv0ht67GvdmTuoOgBeakkWrjOQXhw5hUQ81
dk6sPwMu0m2Vx9k7RaDn4SiLp+xF+Q7Z/H6hIT7FdwmskD/AiUBRXCcBtfEt9r5gpaPUpc6uxQno
Y9TES03hwI7FjPGdrxwvxMSRR5hGOXBupRhKEP5ha2D8OGJjtM9o3LWgYshntSaecfO22vzH711d
1r1pSXQsRTpUJ1g9lGUZInzbfLELJ5LANfHfK5u2cu7pel6ti+oxqkxHkoUjcbwOwv518r714bHJ
tMKRtim2dttnlODi/U26ZdyWEbX5DzZVeobJnKHLVkFlTxNt/va92YQIIPeD48oKcDs9WwrIDgwX
VYiTKC0k52vDEn9GhAjM1JR2QF+LBuIoCsXsa858pCgYDrYLCcu2z24rOBAqg9sducL/i7as1ov/
WCz08ctngQ/QXGnDqDXNfNDJeY9hxX9Qq3HZ14YE1rTj9LkXeAFY7w3ePN8r5lgNsF4mZLblyme2
ua2tYTZaPBKIe4eXLWsn9QsvwawJyptCBGGGEoengcxe+5PEp8/Xz1HLTyEo8qGxH3+I9wd0HNlG
QHTswI0TvaRKUOgD3wTVVHwBYGAfS4aShOyr19Ibwp6pQAuHque+de3xDl1MF6QICz4fJQeeMYvX
R59+PYIuDtQTFAAo1Uv7gVrCcJLXKwl1KcJgg1gONTBOOdewmKAYba96Lim6R3HbDCnh47uMbBlh
7AgbsDv4Wq2y1XyMbt0WqmV7B5GyIbu4tEwwq+cl+e5VlZXKo/dJD//nDVWpbXUzTS/SYEp6MnfS
IMS9c1j9Xllc4pA0MBcBTqK7Ig6x1zdGHy0NlpPjyaa7ifM1cAj+j2t4LdAbznaFODyKpVDZOyNT
dB6KsFooOBLmdhZfSCj5KRxmRkLlF+M3o+w+pul62a4B1h3bbJKvZ+cMOLVSmcfDRZHd/QzkI+Kz
8aQsSYr1iKcnSrFxjXRanhfsLYnbnqoYGAO4exIetvIc8nmgbp/4IRRwnFLZbG4TXcKT4Bh2Viit
EVaX91CYVejaiXIAfYuQVNHAduk8cw3ATtuEfh6yb3f0nySOGIBJtWmg5rDeqAzhvFiZKMi5FfcZ
IhuiaOBtKTl2x/nMk2i+PR25r+hkDXN47erEr9PfeV+f4XUiYzvv+rUgWAOkHYULe9Bioj0Lkvlt
FmBldlthyzLMaKF9yrXxlPRuuk+GeeP3W7UM1fmC9qgJXk+g6vUTrIi2V4iJGrPBKRjd6RPsIPVU
nIxygPXGDplCEyVxsVJwJw+pnhH4UyyWnWzVrLZTbScy2zbftI7nDmXwhYLRqIpVZzzj+g9j5Xfk
NOQGorGpMRZ3xtE0pSY2/6tUz/HId+3RZih1xYMrTmhtqvESHc4j0qzc2TE/1rYpjIl1AtZfX2V7
QkPnURuQLJ/a2yBg8iR/TpsPSeXKGNoB5lxZmxyMGxo+pz8D3TbqdJI30XWyIqxcO1GvUZNR2VNF
4NkPBwwLMgHwK+xKwSd0OBYtoTalvNlkWsXhBlq/OqVGPjuic/FaCa/5DuYHb8nGdEFEnrfgYCi8
IgB4RK49JPr6XG9QVoINYx50hiom2kTAatGJAVB2ODj/KzPa5agRnjDjRlU3mGPMXKediaIHVroA
7nDqQ4VkEOlF2r/m/S3ArPTIrIHROrUgQy2EAAOakElZkXw+qk6s6O7I1TV7LvaIXxRpRLsivNyp
JmuRUDQNOZagrg45nKq2sxWCbzVpwEMQCAN+ytKCa9WvSup0yK0svYFEDldq8RQ1C7mXVoJ1kqOe
co1E/r3ojOSl8617W81SNyQtWU5pTZOIOt/8ju078FOr+nZQZkRM+swpjeH4HDokg+ydb+fSCmc+
5ycDW+02Cg21Qgq0aJrnFXfCwOpCqq8F3Rh/CLRQDMk0hMZEBu1PnzJj8hIJyF2b4LzWGAegyzSl
mK1yC37sxwv+7KF6rmknnZGuX/0QsfvJ9yY86gePiAm8IvCCdbKcYyao6Xn74w7kj3b5qsYZLDlH
4WlnjT13lgBLB2o03Q3U7JwIc2xV+eTW5xVSHxa1Tq6htpgwgZewiCgVogX6YwyxRHgnyxM9qL0L
lch1nfe7i71GwjB3b/rQO1VNZRICoEbSKbv7jOiui4mU1xjVVr4uxxoj9rt/Gc7hxyvbBsrqDMrj
nwe6cThbLwF8AHNL2h2b97Wbr3Pw7KsaD6l4aZ3PEoUkQuL/4FH7HZb31zXjV0kbsqzV/Ewyv2Uo
I91LMSCroYw8W3rbHNWoHkF5tSNbEgjhEpvy7oGfoYn+jay9edE78nwWzsQbB3FfE0yvyLXfhs/g
Zo/qc14D22hFjFrbMrQKZnewvB7VYYW+Uqbrt9bGovWWvG5y4sQ/aptDvFDk4CfPotBfSUZH0r82
GXhpi/co9xqLB89oZ6bjCoG3bdis/7j6o2VKEpiNehq0aIlmIAENQ69aCDT/aosJM2ZcblggM7rw
5gEZu9XI4sFlNleAHSQ+aEYf3mfJ61Pa0cPPfe5Qlo4qiZ2g8s7Ag2StxVQikEmNAbgWCqCBvM27
Y3sfTklSBNKMxYs30cbc74l/ZRxq/IGKStXToOTNhFVPwWk2zL8JVk8SunLRAJby0qZmyldiVjYv
1GtLv+RGmWjuQNR2dAFi7oCMbMCi7xoHOOrckQzlN+3mKKnDVmwyt628ANOPnU4yoDVtVUfiptXM
nrsznbdT7cIjoqE2X99UnqB+tAuvo4HHvzD3OAQewU+wiG2dDkLWDs4atJLIjqKeREh10MAqYOCG
y3zXeeorfSv47An00SOTxQ1UaIJ9GqbdPg1D8vsUNP2iuE2MVx1OJGNaeoWeo8TBvq7vw+QwpBig
YMaNRsZVuSG1MbuW12GgpF4spuvRwaQaqVyWvzgiRnnnMXMnK7aNKsEItPk6cRO01C8hsg1q2cP5
tSlIrEtDE3ikY/r/x7cVJbnNpo0pGgq4gkE+FVgSfvJANVU89gWRHO8WcyatSSp3JL9gnMHmVW4Y
jBN3AoFj/lkmSLxK0wM5HazzZNJdKiSEEp04R4cXOAOcyN8y4ll22yr8CqgKk88iqOUL4X4xWEHt
OKSTxUC+e9hERzgcg0DGIP2Q9wyKuY1xHxBZDKekHbVGpOjsrwiQGOpJgHWkGy1nLnllcWjxfC5y
Jo68kwhH5ZbP/Aeg0rXCbbUz2OsmT4XVeWzmKtf5LRnLlDslzx08c0ytxb+8KTN6TJA2+5Xj1Ma5
UVy+Q7sDGKmSm8E8uugJ84I3HdbMf0RBWyQpFab20fupIMRRYA/8LsOTP2Amr/tCQCQF1jtnL4VR
uR0/UU5QoTmmeIHTEtFZ4uVirovDOXQQOyGGILVtGcV81yqD9/z98FbEhKkbS10OIxir/ENfR0zL
bKxnz7UlcA6AsRRCsbvLW+iq4Ak4E+pwR0L6tPpEZqGKipw8i9mZ3sb+SAqJp7L7oS2t9xzkQDez
y+soDPGKQ1tmYwg3GB5/mapU7qGACmr5rMDY4e9U63nycQu0aEctU/83T07xJqedb9LKQBhqNC8s
avp3LA7ljz4ZrPpzNAso4Xf09P8U1SyW7s0C1KkJq7ViMvTrJKdpjIb2ic0FJ9cwWOU+oBdOLVvC
bNW1Py0f3zxeJSQOs/tn6wWsvCoOp8BWY/zz2p+86u5ICtds9Rx3ko6Jhdkll6MmuD1BBZIqcOlu
qs0TU5ixaj50EZ758gtFdJr6O+xCqwl4iIyu/El7ZC/GbUCx5hMT9OGC+jomEwTq2K3NWZRkhzOp
9KONpfViI3OaPRrvs7qTb1zepsoFquUbG9Iolk/VZOA/Glvt/WlqyNFte7mIv6cc9+NmMhJ3LYpe
J8cwsAZ7O7cuPjCnKgOKTrtPbYvTMYowxytinKi2YdLxPQxqNA0Jf01hGg5NeWitgqRxC4aLcSL5
wTd8lzDQm6/NRoYXMKPQSphRIiU/hMj6y95MKcBqhFATP0MIUdz2wH7jo8Sejkj0g7nggXIxzS3+
3GMaKsy8rzbfgx2O+5kFcRMFTIP4QflfBipTrfbJLckRsANJhSMCT0u6xad622td/oav0fiHeIXz
N5REUohifFjFoijv6c1EjYsEb0l8kxGKEj+IpXD9stxU28G8vgQgnb8q7PBtOVLF7sCbNSaxTl+v
MogB92x6Xo1OyPzpPAGsUPaR0VOItx8rFiRuwQ/FwAeVZLfwmmh467LewABZ1+tvKejbEj273voM
rlPldWm7Y+BdOje/brM6ea43RV8tchybFgiFZqlL/Mq/nY3O2U1qBslFlByeR8SsIqyaznXIfQe2
huo2szxYQ5D8qBUR+zVxxDMkM2Rdif9VVcgDXyom6uqSriRihhP97UIPl3SyNHzGNZaa8LxdZzIu
hOxz8nyvpFrznk+s3x7vS2YdcaQu+N0ugrT3GFDmq+h/7p07uK+P1pcAh5vQ++UX97s+I1Yr8fC2
cILOh1UvvP8VudP0sRhu0SnElEZ+UuQRnomryn+J+jB3sdTy1B7F78n/Op+aY+s/dRQi0IF+PtKD
df5Dk9OuPRkJliykaN+J1DNdwnYNSmlqvKwalM6hQ4TGbiaZ7yMGEZ+6X4JjCOLVfQshJImumte0
vdoS4Himy8EUPIE1uwB7eDD7JSUHbb4fCZpZ66HaWAkQS6wqgB6GNdoeushIFl9LoGDzJs5+iKmu
NPfPhe9JPULRQQbxgnKfWTBTiFRB4nVsGCLrR9kpptQksrpDS4xR2hzJ2l+3v2nJ4rGzDBxi8bq4
qNrkNU8jbpwNdFJV1CP3wnsvY337FIUbG0lSZCIuUpD00zf4NXizxzDWC9+kZZXl4442thDy5DhL
VjyUXLWgQjQBR8eQqG+9tVx7Edul/9UFyp2dYCq4Jh3vkJLK3E2kbV+zA5Ld+tT7IlRFMNDRZRd8
VCH/El3UxZw84mwt1QiFnecSHJGV7KrB2Pr214towjpJgciX2WQvjdu1wpaFolgaHQ5R7pGLUGUr
uOTumGQ16+JM9Rc1WoH+BTNCIzEHErj042RqAu1PuCYPis5Sl7N+QEt8GO1MWFHpaC18tsUpzAZM
4l8quDXpnbYrTfszR2UDwUYekjDLBLEBIzCKUcIEHcjuOjX22ML0HkVvNyR4qzBuemD1rFvrebyF
iIvCbbunNVcFfkIu4sMGZO7FaneLPYZVdgTJObmposCV57IdFRqZ4VKub2/2ZsGcAfITgo66AfuO
d/rFC5xScUXnmjQFvFgk9+AAoGqyI23w27pjbbd6/FWAD++XoJYYHTUXAdzROyHZF9TU5GgZTOiN
smsCVOv9e6Hsb1bPRBK5mMqUL4Yjjg0oEAnzwR4Hx/9nPHYjhulE5LdoEiTmkT9h+E9SdJkH7QOz
ZT7WMZ9SMhB0ECjYoShMxcsZ1nlVbCm5kQ6BhUypVBlcAZeAOdXobje3PHZ1VL+1CrsQzTh82Rdo
dfz3Liqw59zL8InBDkAIoEGHaNOCBidMimTnmzXrM5LGfGnpK1su+B60SDKeED0in07W140evxFr
wmu1uNiPr6/wT9XY0crtusY/IcnO2g6s26h1+BxxozqFjhCFgI9RhUM421oVI51I5k/m4Qw6hotR
HVV0p5WZuVvYsgCJrwXgemc8WPteYifiN67wfstzf2BMeb0eNNJtTF2jQqpyQvHQfayW95lEpeT3
liI5eEsrDDOD1oYI/e5TrZ5TXKlAGh5g+cw5eCZsY+aZe1vHbBmpeOdqJmwk6UkoazQaFnvulQI9
AudvJb2xiHmFtEfH75FaO74vGkEP3DQewrgY99VkSK/n8sAUIxZoMCpOW/6b4BYUerfyarDXFJg6
CULLtsPebDucWKda2MLosGbW8zGW2a/a/Sr1Vgzs9cKHuP1QgfsGUsLOdx5oF40c50igmTYgvm+l
0HOGNyVsjOt3L1O8HIlP+KLcLw2VUBrPKUqKLDsyrQAt5WMeoFJ7UDWwwu8XCURD0pi3u1brM53+
nl6nxDTvOlYZxTBhD07aTPq64MXS7pq4Rn4SJNLw5f8w0WCt7b4JjsmU1rTS5GHEaAsxXNkTTjAa
rlqEoEJJIeHxxEshHCGYZKmkkX4fY8TRjMg3G8uItree4o59382yymahb7XzAAF/EDk+fVYOHUHI
ki5FnVemuEGXuUA9LAWwY2Ggr1/Zw8IHtfxOTcN095RZnjijrWCotA4+TqFeE52D+ukknTm9W8hX
leUNOw47Rwo9zr40nniojKY+QpI8Fp4hN44PA4Z5Sk09ryAfrVco2HcspiMWnO1u0dZmsN74g8Gn
2Z+yi88LbNzw2Ym7iPZyeWbpT23rRY5JMx+aA+jTBI3dZf9N00Cvr+NZXH+26w6AyFNI2Mjy0Wa5
IfrfFAtIk32zzGJzVDGGd4vrQ8009Mc+F0yybWOQHRmfuwbIm7v202caapzT1psjsMMPd3tSCnJc
ZRRwDzdkL1ptpGjI9Zp4T+rFYQjt7wRLaWSGTJaB9N8/yhEYexesLYiTiNjc/UjwuIWBNYxqrVDE
bh2E2IvErc6K1+uZWS8kmfI/S+WRUwE4oT/SOVcpl1HBnHkCEdndAaSBviWF5v3Mnk5IdJVOJWDK
CGJUsdAcSMSmsm3r/DuHNbcHmk9HXepeKeP+ens/MnnpCvLkAnu3mAjaQjSCYviRvl9+82QFNooc
Jk1p1KPHvv+101Ir/IlJ9gds2zXp9Jk9FhF1TsSmgce/YpQ7/PI2ZeW/gqy7gHZSXmAZEZd8rxQz
MXs2H828tTmFoo8Hry5zHSeHF+551+Kme9ucFN+gqDJBIPhZ1bC4t50ndBKCMY1wN8wOBzL0CT6y
Jyylu8Jfz6roWGJ763isEAr9tXf2v+iCOHsPThJmUcPgFzjSN7g/lAE71XOFc2V9JU4qL810Vffk
sY8ZYY+IFl7QIgi0KF1u90/2qYzGnRSIaUtuUo7hSWWwqVm934ZhjQC6A0Ykbonn6pfnuH+dWfGj
EtJOgJ58NrsrPM2+JdsO9E/d7friAMtHuAkpemBuLVXWdGslWRcnBStCXGgWhHIVCslTyTQEkGV2
u0SqSu9A2GdN13mReHv3RlXLluIYCvVmyrV/Yjnqv1DFDjMYl5BBqnAfaq60h0UFo8agA9N9AmAf
sZBWWTNs+cW+EkqD8SRjZ5slNJO9TxVza2mqPIjhhFlLaO186eIjMCRtgJXilsfyD+ADIP+HxwBN
oIgQuZQuaoPs0bKAEUc+FnYjzyKBzis9s8CHG7B54D7wCigo6Lj8jIE0knB+AaLMkx3mJYA3mljt
h2NSo8iKQr3EmA+trFLzB+7gYpS7T+P0lyMxqHXOaZMTpxbV8EokO4rZFidVGbFRBxGc2tu9KiH5
vDQm98csiKZp9hrHU2BbsPCOOvukl6IOOM/fqKgMIaKXEi35wHRndoJnMGmbys7kmXBmFn97jxwd
fKUsvXuud8kYYfh7kSIN0vIKozpAR4xefdQegQJTwXOYJ7vqX3+Oj2gbc10//kFi0Ayvt/0y8o3x
kRy/j504t6sbML3SgDZz9k3HaTbHxzkC7sgxCBe8sy3n6tnXclTJCFGnAes6SlJJPCpWlJhtK6Nu
q/SiJBRjE/Gbf3+JzZl7B1J2nYrcehBngdD+GkiEeYWA58nd8T+833oQKB42/IE4Gnx1LxvZTneN
CqAw4CqWqBcakHjXtb6MOLfSN1UVhB6kD8rhR4Qd7wxYhEfrWH6OaTj78+IPpg8oQ0ouuEnlVIQ8
iu7zVUZKBSgLhTogIOCQ+EFOxX2/bp7lOR2w1Ro5Hrjb/IeBTR3+ebezVBCxVzJXGyxAEuNgFn1z
eRy2gGfgZRvAMCaHew59iaimu6sfJsmPDHDDRZw/ZUbTrXzSM/fhd0aDoXN169HKNSrhU/4aaP6F
DZ9V2RqJkBh050sIXOXTy7CNTxGFaGMwzd/zRbEi7Zoh3W4tfjEj0uVU+B9lnfsraMMSVTzld7SV
SbNv+1Eg3omXQHcPqNQZ8xZsG0j22WQFnZI5BudNKST/iYUXy01D/3FZ3f6a1FNBQVDurdPgbbxP
wUBaWrKjXeZ8BJVFPkCnzakgqw7MIemHuvEc3+DWHgNYJ2mcay94EFRu9MiZ/t7GLmZVF5oFmrT8
ykNSMHc3CKBNM6zlTyt/lhtPzssR4nLQe4gLEf7ZYBOgWxBqjvWKeZN5NAtfCEyYOiTsKQftPPG2
jbm1Lo2v2b6JUePjUzvO758pvFLexCzch49Fy/03Nxon3frMjcrJEjr6dGUX/1ukBkZLgrO5ez5y
kudzIkUR7K/56ZxSl2uHgrIbjDCPTHd7+8LPW3sv58tHBRV+1evcY5AwCTIFNMZ4xjCxY1TEm2Vg
B9OHfAVDyC8y2S+9syf7XDsoaHuQt63HtJ8h5PQDUjeADx7BM/uYw6P7kN5lRTHZ3mt5UJxMTCOG
nzIKsdbWSXp3Q7R0gKqJZaybx47j62Ft/oDSpQX8NI01VFeTGtdb2Cr+RgUyI8eA0Q/R65mnKdIN
4wqqmGa4QFSmJH1Ntj/Lq6tHVSQCQVlSq9KCtX1taV2yPYaULDHx8uwtlRPDsgItCkT38hNyv30E
PouWYWNtLxSkvat8jKFUyhsNCNfc+O9gxBsYnN9Yzx0r5rnx4rvWEeolrLMR8j8SUECiKB4s7saB
79XCWUz2KHd4lYovnL15AAmzI4THbbiuz/YEBWvzKRJFG9Duw+6tEQ9Hi+YurcODwOOYrJfNfmhd
ENTGsKoxwV6HwJPJk8s3q9KEIUNBGXRmGrPAMeU5oapg9WvK02a3xgxdjuIwbtbMndhYUt7OJCgb
BLwc1OuVvYbnLn+2ECnRV4obZhOAjvy+cGNAPhCFnAPulX640xwHdjFFqYb74LgwvKFc0xkYvgCz
qXGqecWt9JFrCohZoCJbKwrzJN50Qq31eX3iHNNb/92z+zSUNUVTdgEAvKYdF6R2gR9ikc8iqFfF
KQVeP+2yPpaB3DC1oFlaEiUulbf2k0UkjMqaR7sGUPe9Yr74krWqvfYQA7pD0QAY6mWJfIGFUcr5
GDZRH6ewKmsf929qrKEEuc4ve6Kr/RwLW7OJTBq8v9jpE2AYLaqDddoDwip1HcUEHm7R/wBZOZiw
0To6+SmKvXUZ4T0EyoVvg3UIy2CO0AOr6Bf0g+EKJlVZqxT+Ejl7b58WCISIdER57A4ATwjDsJUB
LicFiHUH+NXNDs3WMAI+SKw2Szx1l8I1wRVUUrrwp8E/Vmpi9vnSQ8kz6iHGX2+FJTXEVbB/TAVW
j0SvCTEtZckUmjVykU22GLWKbXyEXqR5m7FDKo2Dzr089UPrHh2Qa4f12FqAEC5ynOfYxwvWZkxE
fX3gzT53TZn/TWNgsJ16NHxHG8LSOpm7sGv2x2XighRJKK4v7SIN0U+XPlE/sVuV/tIx8Uokxdi1
sjfZfF0enCYNnYdbyYMcmLab7tiqf3JEqJgJshtnS1TooPPwDHqVNAdqr2CSfBOfrvQnHOgkhIal
UdXv/OEXYVXA0A4Yoj5x0/r37vh3O8ClLm1p/A/9tRogPiysfOPyb4XVNcQfGvCdPGsSY61pKaAC
uPuAzsFc10hsJeXIPAuFHNKf1MDtloHbswQwMmJYWmw1Bd1J/N0qqhF+TIdGqR6ETa0KoEnUEnl1
b8CYukI8QLeZMkAdlDko5FqVJ1PAyNqfIPuqQnvm3a84exuSG/kAx+iLMslAdTLEbkIFGGqU6t35
vmQRWFBfEEj+Y1ABE6Y1m/XlrkintwzjfrDz+jPbB1KKDyO5MlkhYtTo8rHhTziFxp9hBp7tHNh/
uubDhUOiOKRs7Nm+FvPlXLMVY6HQ5bjO0AU+pRvrzVLrp9gbKW5iWk9dVCdHvnVEC2Jp6E/d3bV1
yZz7LdM4VAvpXRVjuUdG0Y2nHObhDDAhAS6Qfs0gh/pFIL0df3ikmlfCrzBzlmRd92PKMyXdqad7
X6va/vqK6c1enHlB2FqjRmifRjvrHZX/Rh3i6KgFzV4XigbhdrHlv6GYAFbfMi+ZQOYsM3ySYb62
2YN7hfjWwbhI9LDAxs4EhmBC9Vwkbq9bg3raLcjxUHbWEXGhrwhe+mXqSJrh+XINdjPsTUfDgAHL
NfQfpOUs+g/uvawUmXO89/HOADtp2l8t64HwjAYhW1TVgQgQp2l45SAPncPoMVxUsKPKIVC3y+qf
U64DLNWy99M1KQplKB/AuW4QE2w78SBvOfI+oBxpl1vi71noIBdGopawxFzIkKW/0r5IcWpQOKV9
/kRhk4WmBKk8P1uzDjPbBH/GXdRkFkqi2KnbuV/DYP5cQ5D1x26miguwoPpkA0CULHexrXNE2fEK
dxLhe9aHt2Mug5E0YUFk0w90f8htWDivkGfdsF1/a0VOCq/DaimDhGIXIlP/zztApz5My/cyXk8F
VNRLRT9v2cH+2z+aRNlAiXTbUZjRjRap3AqZFoOew93QKMu+taCYH6tAXFLz6M3XVsbw0EYC9tpm
PQbsLq4IeYQZpz4zUMOG8MLQjfyAeTHB4PqB1DyydogRIohLlJqXIgIi49OoGMAWkE5RmpwCqbNE
8eFr9Qc5qomd86ExUhtDjhxcf/gqJYnt0TxVf0we3d0yc0UFS4lPkIISXSm3ZdHys0noiAiSKndb
7Xw1eKx206d3f0bvbWj2Tx5mj9V5UpAcL0hgS0MRtAyRrgnhwMk3LDlE086SWklCaU8s7MCb9EDi
g77ftCgtAXX9CeQdxPXTKHinkwZT92mRpHIVHKlLPlknRIy7qagL0qZ/nCDLLHtbcuzzdkSKAwZj
pIOybJuDF1lto31MBlQlBA1vIW3JY6fLG9vYEeIj6rengIWpx9Gxhyrls10PnuUjVJDTW5l6eXs2
hywa7m6q+97Tmr2mpzhaiqWR2aNyXRYX8L+KoLWkj2b2NkcAKbJ4fqNpqPje1W1Qyb2v9FSgIjJb
u2KahD0onQoDNoaIlfDEg13VYSw6dCqvRpING5KBH5MKwp7qZAk4faWl+gPbM9FqhDj5sIqjYiRE
sDEtZDxT0RDC0rdDaFiyYKGW1a2yIlo44psVk2TM8nkN0NJXwAwl4muTlPzLzx030fz1PfEifTdY
fFSbimoZuEKZkKet96EsDge0c0UmOKJM8eE+WAGK5IS/aEEGhkLyvTDJT27Sj/2dyiJIZLC9y6y1
RbznQ6xdhwUqDPgOvXZs7ilCghkCsd9xIGI+TTGTMSfA2BwjkaipB9IVrobsrfwWFRVT1S+z2n1w
WM34VZVMeTrj4Z3pkxqYqfP38109LfBaAmHARAt61BLFSj0Oo/g3Mx4Xdv6k9TnS+S8f75DdEGCB
xQvb/V1Zg231AKX8I3oYi/IHqOeTKPPlCzDQVF7Z5/l9e2kwBQSLaY5S0eUAsyVSrB5PNov4wpfz
t9UDSHH8FYfJnLocR2nAAYwkgei73pNcgJ+Q/Z30z4r7/l4GB2aLpgjQSds2IeRNZ9TfFCOjDbXC
wKKQ8Fz5UlrmeHQY0b+BuSIB0iRgBjc80Aaug6bCNr4wUIGIk8mVFj+PcWWzCqYtLGGKPtCH8pdc
EzYM96vXjqCTs9NKKTiri6LQUIxYBhTzvnrPhEBACrxQlLLua6XXJsGk3F9Jy18VGvfJDlMs/i6s
s8kKvSOJ3kS6FucR+tjVU8Q1aaolYB6zUhcS0TNPIU9d78JH4MxhXEHYv2z5DfOfBMlcuBs0Gkq2
zn6K6VIc/LbS4rC35cWGHkz5l7Cc3b3LHZCw4Fab14L4TBeryi82GRVQs5MOJ7Y4MiTfOa0dkRDj
ma+yQeIBGxunjRjk6icCHdwwMtXh/t1Nk6Wkv0x4qYg5R2EDlH9rPXf7GpPK7No7s1BOxCjCNqV+
ww9tfgWjLvx+K9LWtxNJSVzJkGs4fHXln5CAcXmF0tq6qkFImSEnU3wjmY39MLmjexTAziiaofzL
SCVfshcZrRFbNrnTKvwQ7i7u+GjhSsfujWCv3IQXLgfdp9eSzZKM5CynB7U3b8yN0KLGyaRQg0DV
VqgDnM99iAT7fYVRYY4cIMd3e+prbBfbeJN7aILnU4BZ6BxHhDL16IUqt6tlmd6yb5a8iVE0mNeh
P5lpPWVW6qkf1bMlQO1QjZxV/PTi5j0dlDmbhnQ18sOrlc54cnBtCFHpUfVf6HHh2P10kS2U7VMw
ahBDG9+KbZQzd6igqWPoBywoiGPDRQBUhDIPJrPacNlA/iitXrwfPv891/cO9/0mh7cjTogOCUha
Ih83d/hXIG0c+2Z4vAG/6qcJhYo05hMSieVXGccVea5omkh9PLVfVmyuDcYaa3HUdUgIVr7qH0Hn
qsGOytFWmQAVp4uuvMwPDuU3pkwk/aTwpDxXPVQQbdmGb4Zb3X143BE7awe9ueH0aNQxOZOzilQA
ZJBPdwdn1qdQaMbj9XcQ1pX7/ZhJbNKy3wqqCPrULsClNGJxOHOucHdvrhiGWPc6eOmtJNm2Deax
yquKIs+2uxE+E919kR/wlHW7G5UCfXwJPOtg62qjkX27MZcN7OFXQdHl/cWI38QVwids0FvZcybU
qgeBzWh6E80hQv02KKqscxYzvG4YIRoo0ynEdLq3x/+xe4L2XNArhFK4c2H0t62yck0FSbXBUPVX
czFXe4T+wsnhs9eCkz4KJ6AbJrMoFL3yfcdaX2GOdzc5f9czK6wgd9ourCYCH5uvzdZNThVSNDgk
nhl1uNxPOoyDWwb3E5m7OWF7X83sfMdftIGhUDn+rjP2tcOilHfO0TZ/XWfvEkvKJbkUweuk/vsz
iriKtmh2FO9PFJjkskM5QqQZdWA1jQafmcIPjKOm4lW3KRETVXa1oU/ax2+Ev5Vw7EzrilsMIDs0
fi9SPXjKqzBrL/VZ6pKvcibmV1OCHMzDYwX6rN8ibupe2BPkM4gYuAESVUIl8lr+VMI1CU1sITqv
VFyYMK53kHe3K2fBfA/ixtXtu8jvMAYWxReYZkuTXbRyz4oUL0bDrEOFf2A5wFPNnGCVW3Rzgnwc
1h24eAKPjljtmIQKmvSAhe6ejzvbZB9jpTHdFFMEbsoNJSovfxEg8IDi2qDsj6PvUuCcNyhpYt0x
G56indriLlMY26KTS/JGi0/GVJ/9mhcT+khjlyEG5yxxIQqw6KflJzZ9QV0QQtIGd8OOs/Rys4an
S9PZ0EXuZR6+Svb76ZMhR/6dITfSh9ECBzb7XTmArkytXMD/kAYqDiHWN/59et2+W9K/YSAZ50Cp
oCD0nLMWf6cwEIrlkXAj4rOvoYFVgtikPa29pMR65tydOZ98gAH1bxDme6ro4pU7hZG1ef3YS3mQ
duVHbQv60/o/oNJYVgaDZsVopLzA0MPxX313//hqXIeLPyh+aN9ZMHMcSQcrNxbPE5DFAzjLxPmG
SIbwOJ4HxSzwsN+q9rMW4vGfJOzldNrtnl5OMZyGW+766eNpBQnSYvGLSpLxEapLoco1cfJ8m4qb
ERcaQ7UvhQlnamC08pavcI6kQNHBbIZWcx60cBnMpkd0jAVJEA689sQDv9aPGbb5TcrS77ZdRk2o
CTE2ENOP611Egm2yO+weml+2s5zK7ppzOuEZ2Bzd27J5kLrbKUiIQJf1+UUebBUoRNCtR8am/Ed1
FYEGAKoV5KVXxzhTF9ZmarrQl2JOgJTCCb/F5ak08L5MUQAkFoUBInDct27QFejUmn0FO4V8T98V
J2PPQJeeFn03/AfDIKIqJKx47pRN/myicfQlPVQ5Zmpnh2OLMezAwXG3h1DNz9e8jz+xNKahKKnT
jT2dbmPeJ+hsbAMij6wZ/8HPDY6yaHTCFa7x4iQNLnmSzodCGZijbCCrxowWdV1B2yNeNuF5T8c0
Jm1VvsIdfHYBNzayvdYinCE8tHG0qP4pDncG2v2BGfOGX30qTM/YvQGQticwfXHMMC6omj+CluYh
QOO2Zd/b2fPD4ZnLWVE0ymQ3FyoRSQa4jBq4P+vFFdH3caIjsqwMGNIkJgNxenEFsF3n5LTQFP5x
OiLXyoHPUNvgHvPvGdwFxIHoB430nS+GsR2CuftAAwBFvN2ZdqQfgb6T+xOCOyNdtqs5ehA4iPsI
ThljTngR3BJkJtLKIBpj5s1dSkRg+x50CtjABUcoFVXziylNIxByNAvB4Yi6uwlejBU6+jNk6TKW
pu2hIq+npIHH7f1OsR+GHu0mX0gBlqs4j1P1Q/Z64QwbXeUvEPQYmZzGw6u6togrJRw5PpVqppuu
humJ5EUeia4c9/27mgpD6wKaJtdEPq2nJ0fTv6+ejjZ6iJHY2hK9pSeYqDrRYWj9OxEHWGQpJXcg
1XJwwFxzg3L3Bno0zq8yPmKJQ+cboJslU8uzikINW070hBBii2EbRULWKvQZ3P6sOvWFFqPQJ0W1
JJ4znIVCiVJImQNU7jxxCx+JVJtf6xDqrOFnE61WiO/bAA/LFpWFKKJslpu7rcDWCCBfcoJ4JZFb
b3iG1T2wydn4k5EHcAPoW65XlwOdVknS5G4UdevvR5bGeO2kWVeaiC4RIdxHOV6xtda0WC+7mtBj
kOAgUtgjrOP88mVw0qXBDK25CTDXQJhlM75uWLuPkgh4I71KRSOfA7f8vUpjU7GpgFI7jXPI0o9Z
XUUOB3HWJPSo8q8bFPbaZc79ka9ZI3Jf/YMAccvfEviNw08rp6qCNe/IQsD8JLWYGxhKJbPkeHOU
2sUX8HDa+++s+NrdXjrgakdiXQlN88BqMYE+Z8I20T5AU9NPReQO1a9bOwQ2zTXaE7yavUfvAM5x
V53rpPH+0yXIFQmpI6XOf/TvqYwuCoCgjecHTyS3j02B2MqcgHL3FbDM65BS/yOVvXwdk7pu5cWe
ZHJOWljATAEwgFUAjs/zlnlDtIPdGOFhT1tuYS2oQYixy7H5jqfgCJfEm6/RZCqS98CvjlotZNS8
ESLj2S238/pbx9wK0EOtBeXO/WLarcsErIHZH6AB2LpGzpF4mJqqEtYisYZqjNqz6qJohkGj3O7R
OKZsGy7RXpkxmJqimgjqvUqaLHfMHmGqSzuHOcZ/3WTvmKOtKvnUMQJ3iANkYVWfMfIw4ljWMSLW
JLBDUB6/urCXfK1rFWzLjTgI7eFAZnBWxYhzBPsdjI5SWQI8O/HUapYvQXMAj96X6Prk8hs4wdir
9P3a+yfVRENEFA/re5xed6Ez+ZQlkW83q+gJBG6kWrPI8Vjo/J6U6AKfbJ8sa8NifhEYRWwclll9
26K3G2JkuBnw8G4Yml3D4Jn52S5hd5zlxKjG0kwjelC0c3w/nCeDH33pYNqEQpZW3jJOxZnnjZYC
YnnbCSKwhnirSKipvL5c+8uZ3tRx3UQrz+RJPZXk/rG8fPGA5f4jrVsvMqq+i3+W/0yrUMFMV+30
qhy9Pst1fnU0uX6HgIxdk1HEuoqHugJZOJqL1YBvoY3hVZ4ebd3JrGngg8/NKl+l2og7udTezil1
F7Zm4yBn5IfB3ss1UI50crjZTi58YrIAVwFdjRAZuKbx59yDL5iSKCaCX0nrpHXdk6cwL9stIHOv
T+fOiELp2kJrVxhw73Xh0KVI4w1aPfefxrhF9NB4jZRZLlV5j0Q4WHFhaFwVEU9x53M7abGj7NG1
xffJmYq9l5JlkqDdjG27PDPwmgsPWH3Tm2AqWNgP/GnqmXk3QrY7wWi8qtSFOO79PiKlEVEgnWCH
jOFRs4F9NSLmQE1RKurn2dFN3TzTpPAzm0lCSS/5TKWjZIRuecsIyhJLEd2ZGCw2dkAoCE4wKy4j
gkS7TpTAKKxDQ1brJZEQxfMerZtMvMagSG3Fm6+ITu2vNGsD0FcPR2DaqvbIpbvad3CFZmR81HKc
LfnjfFLbTy4Frvn3mhhd1b8KiOzFjkeCgHlNLREoS2uR2W0wC1q9NtuzaAzCFsg218zJU5XfM4Ws
KfWoHCiLlbLGp1SY8yyYtvjh9Bqhq2Vgeim+PVumiqTbjAVA8csmI16ns7nt1WN1pxYJv1apUl4q
eEyK/AF1ZTFDft29kXPROSZfsbJT3lx3gaxzDlmq3z3Ub6M5sVUeFs3tz2oCvlgxXTQ47o8rdKHr
xUjs0AufoQlkescerh+CuyEXK16phMtIPC8kd3DwrYtMfEP7ygEkhkARLQiEKqNdAZwg0T+Bz0uT
Eq+i3Ichjn92V9exnAtCMfHnv3sNvPWXpYJmhUk6bWFP14ZksUjnMpuNwgO9wKf33ZZgVxDUSFJO
hd0KJNopCypMF/VrDuSN8iIgxTXFFbKGBOfbLDQrbZ3L1B5tIgycKI1biYCeccvoQ8encx40FFlg
RLadHwIT/IWHDDEXf7zjEZ2cdjh+9X/4a6fM9pr1BC9eQZvDHouR7RfhNpvlpWhVe8+C2K+CsJn2
j35T7sOhYxSoQzlYf4BrSo/uj9saFMIIEMEGM+u3YarOqepXFgRObcaQp6Co8R3PUJw5q31N2PxJ
5rorxzPO9l1hDV83DjdoeH+s7k7WMRgfhZm4L0fWzYSd08KCJhXSctpnbT7+ghg9mekB4XyxVcVK
p4ai4LpjvoKY7Yb29xYoLwyxfHBIPH2V3x4FCGjWhaatgCwvazJUU3FakTuGNkXCd/VSG8Qv7QVY
8Qq+T/IcftuU2XeNLPZ+NFYaoBf/qE22ye+vFmpCy9lgSh/rFarbo65zvUuCvicfuWR32pATC9y/
HPNavTynvcKa117IlQR9EMV9HaJRT7kh9kG+PwCKmD2v6+j98QhSmEP0qKRpZg4eJo271TfQsY7o
4tjP8+4xc9JUdF8Sv0bz2DX4nCRlRzGzB/bvq87xPrhPeJOVl8dIiqKGn3SBftyg1+NVPmnNMagk
Fv7pYRy8DkiO9KtY6VZlk5uCHQPC7nBxFHdezfg7pY4G9/NAOGFtEvz1SvXh0YFdzMBTzpYeabgI
krcEPamnAbTOZpRyHAcOrk4ylRLuA66txj2fgayq0fy3V1IlgQG0DkdA55XTqq4CPlU2R4iDheAL
w9u1HR0SstiQRs+xpthnOOOF1nr2PgbR7++/snIX7XAcgRGDBXJwpn2qBmKKP8oAsoIhGROM5JxR
GapPs7IpMoY8q6B1Vzmxy2hW5Yc+Gi7Yxjngl9rL7dxiJ/xvqX0YAKHuqSLNvBJYKSCWA0rFe0xq
lqdefvEiIn1Ndh+TY/TGpdH1PdkNK5agD3nfxrM8BBlqlIy7mcj6FYkswt3nq88bb41NDPRAGhg/
FMhOWVEVr2r6dIb8np2CbMRiZD9DKWggO+tWkiN1B9qiazl54hKdvt2qres6fDjZY3zHFOfJw0BL
LPypNC0AeumVHpxzJ4aYBCg83hHOZ0FS3eQBDZcuYNQXodamLG+P72zVwhC+qIsJhOC8aRaDwqSD
KonbE9DBcOVDBdS9E1Vkw/ijXwe8L1Xex1G7HoMMZsinnWfwYdJ0TYi6vJpsTFm/r8Sh2/Ipougj
q4WbhzveTuSJHY4t2U2R5Yjtq1D+7ugjnF8t2csC4c/5pTvN0dDsJnYPk6/wrS+el4FScSUa7R3F
LUmhMI0K55tdOYcVPA41MaCKmLEW6pc7yeFnF7FxqSfStYVBpfTHhfXkNlxT5BES7OmTlKAu4ouc
rBIOkLRxqid/Td97F30AALK/j07y3+yWreZsH7V6F3VpbbNjxRvoAI0joXrY9W32b0BNh00sHQX4
Nqxrwpd/cZAgdBh95lgoktm2Qod4pj52Cnej+Ub0ApnyPhYYjFAKS9hUfp7FuNmAR/AgmTbA4m09
zBFjuL1P0d+IIz7aB8ErbEeEYeTLOWIKRyqJS/OKwyxk8B3+257RoCdis20jGf+dHremC1qVQhqD
lePbxNdx1uiwP6/HJz4QjZflnCADYs5tFrf82L36jMlpvs0jD3J8nNDkuo8SkvguTBFO4H0Ww3Xz
+9K/jvy0q7l0FBwhmXrAcqd4etoHYlb9G3AhCP78jnfbMZWVKdxrbc5Y8YhvLP5BjkILNE24zYyS
ytV0mJWURrVhOMA65ipKcGROq2/TKhnBJHZwjs5kHnJPoNZLtCfkNd8WOsyEoIAgQ19IpyQ7asAA
qB0D+LHYdlBOLl1XWs09doNntc8WnqRHL3aHRaBPlbBg3cEfmL8rafpH0H/QXaXZlZIuEMcTdn2b
OyHKgFSEZvuN/76sKC0DDskoVYu7k9kceTaQx79DkGwlktsTGptFzxk0DtYYyHVjnMqUtwTFE7qG
L7gDGwnErzJ4F0f8OBHMZj3BMNj7doMTsiWq8rnsoG0kZ/LTVHXR97PR/5zcTwTFUt18OE+USCNi
rruqJNCBBl9wmecd0tUel/c7AG04lxF9bUiaPBMxOWGfVt0gU1kittnQtAT/WGoOChdvAJEm2A9L
NwVcDQ0poy9U5P5OEO3rsj+ioSWu7facNUYfIbMgEnJ+tgaP2yhztY2Tdk5GjmqOzBiU9ceE4e+q
cd484RC7Le5j7Ah3KB5I3XYOTJiO+ffRov3e7nIQCddq3JineouxiHT+rMZN2R/RgMp/gkkju2ET
pepEe2LcYVd2LO7a22nyy4MtXBKaWug2EMDsXJvz6TUpaxqwdER0hp4cfrJZUtUn8sI7VNM1xalW
R6M1N6xt23HJPEjS+92gHStHhXB1XHiQ86McjrQNbp16qsy8lQDpsvDc7N22/TDbD1okd+TGOPtp
9/VzvOS/4GC+7+O535DI+Ef8tbeYFlnAMagIo3en046ykIoTKrqFZSxSbmv4vv3Qt7YVw6qJModM
q2WS2c7/4PvsTaeOWD5bMPC5Lb9wgLCzDc1PQ3fXUyc+OOr3YyTB52JqxyFLiF8N0iFJ69iBoh3/
FgqwyDb/DjSSvQTEyXdbM311qEvuiAaRnzQt7s1TNOq5e4v02QoIZafozKsp6xoOz/cBj5WSqF0z
qz9+Ql7ksMpK0vioxiDcy1AGt3IqmY7wwsQGVSJtc4oMR+i7B4dM7oD31OT6c7LekCtEhVBZDzbD
GZgrHl9m5jgunI4UNlHxJ7L8RCX39uW0RqTs5Rtr8EHeioQED3mlOdj0SL9X/SUJ4tn+6IfKruA/
hMvSZQIr2ZH6Frjm/oG8aq36SiJb9G2/AHIuT0JHtURufr2VwDyWTzTByTsY9lpq2ajlcQjDCcHZ
qqxL0qt8234dcz9IVrA4zyZVl09h9QY7N7rwpEliTLZE6hZ8wGVXmej/J6vhbeh95k8o/vuSnoSK
VZEFqstOo4A1137oyL2Wm7DMUc/QjltL8e7suXVkvg/jkT/nknaUK0BmN8dJPLrKoYoqh5wRGX1B
L/KIQjyPpyVMtZL7pM4pDa+6dOjilKNT78ZyTT6k0wzWvr6iQHPOk2SKxtK0zujRUJtfIJCu4WqG
NDIhs2sak+xYvNCUfRVUUcT+fNDYhsBe6g7k8cEhytcYJOhEAk6iO5MNtj/IIN2+xViumUosstAJ
FI77aFpbiiw9RjGyQuk0f4r1USGkb17h6PLWReHwgfDhQNqgMQj40JMpgVxkPZyJtYojVLnzDNcw
MCIl519tuBuc8uigpJRSGyw6UT0WMrJu6AAZUvUo9qxOSkl/bm1EBPayir1FEBRWGoq42+gg8XNI
boMMk+9VN0K9hwkMaPnk5WWo4Djgfvc+Up7PsebnvrDUpB3Nuw6q2fJwEBHVDCl9P77Y0gedalS8
YpvGSKYMAc1VhU5VtO9RGxbq9Uxa8cGTyFcCtP1jMsJ3iCeDm02ieD/aS3H5QQiY+HLeDy5Ph8dl
CrwhZJPRCIMS/rNHs8T4dVlK2HCLieoAAlwmft4oWRtH7zE4mbbM/j29JpLALV41Ub1vNE0+nAbr
N65FgzBoVWHl0NT0QoJgZUlucahtGnbYhSPiVavudjV1TFj7l747/w25hJlgLU8X1NjMKJFTwOtC
WyLX5AD3pw7yrej0uzKpMBvUQiTBxCatOU4prZ1I9lK94ux0rZsDZhzME6UvwOlnNjOj9cDPMnXi
h8FEUm46GnkpUcATCXh6oKDNval3MclS27Kn+en6R9jHOJuE4TYOQ5lj738Br/CPooDkmDMdmRzi
yrXaFlZSDWxk2gPTVTd9kS0Uz7+lzX92WWGNB8PQVbB2Diauhe5TF8LGK8EiMk1nRcxI/337QiEA
sMGvJoqPDYR1juJfsXalZ1Z6OGeSnl4w0IXbGAuE/sqzkGr5g4SDWP2L5CQx9/FdgLeW7NGSiR6c
nTsC2AURQLTIvRYeKyXwgqiQpwDJU1MNYST1PfvWwI7HwwhOmYRUWuWUkJdm9xGqxr8W6KRSF6Wb
QyFUCAXjiwoNloChrgTtRTbucmhqHQF7B5L/O5ypqhkYM0an11B585oy0hjxrUuIYahdqwv/Y8Bp
UVCAtle5Kzql6ND+VNfQgPs9tRgioeI7naeGI0OR5nFKSLAExEPoXMRNNbbjdhXHjmsShE88hOG/
cnPOsusf9c5N9yovPZ0ZIoLvcvN8huZctb2PGIJJ8EZu4LmlosgtYbYSzhFYT7F6X8ifx2C1BB52
LZrLXlMvUQB3SNdQxFw0lE2/2rpIIIsl+LFDVFWc0vwjb4k5mv0EZOMdesGnb8ZY07ianzWQEaEW
hrszMlTgnHcrmMiZq4TK78bK6STDdPBDJcNVdh/OJka8dr0JFbi0VcLVOWGQWLkVVjw0UMmSJ2oN
qjhx9YcBkNB3Gzru1YRCD5B99pHLrcbbbA4C8dUrwlfEGzNULgT8NatKjH46aGFfv+/w6Oz7AOSP
Jl5quDpG3BHSM81M+Rl3DlhOoewFUDOdrynXRHhCeJoxHy8A/26EoCC4xR8Owhqevs1BVzPNw3CS
5lpgzJjsBmoQCC8QQ9jXQiY6E+gRYKaZ9nUFSQnqlnooKRd8oq+YVKnfNspj76G6r5WGiYpdrvno
lfb2UeTY0IXOTEtxxjX5tlqFxQMVTlMCjzk/6lfKtFvK55urPvBvdyMqKEpfSCB77UUDRNINDQag
2XSry4+Mv8Uprp/v6IKSeDkh5yY/S/K1+K9B6DA3hkJZNDqgeeFZgitYaubFBoamv8nnVEckAovB
NmkFMJZQXlpnFULLZvATSH0jjvVGJvPVNe2ISk2wkSEgoCqOFhRoqo3IfLObKZgu37YhLi9URex3
OZGG7V5OZU2GaYfiGdSUNS50POxEncGh7YSqzH2GMBOMziQbDkRZXuxo7yMfOeihp3SPdvO3vfuA
52lDcJd0zkzO/jhl6fXGQAEhWfuKn0oOIua8ukaubGSUaTFVzF6x3ecMokJaC3c+IsLynnYf1F2G
QPNwM3trmSRwz0343FIcqvG7Ozfpgav2UDu/3z3BqZrMQveva7RViU1444O+sLQYQHVfoKE8wX9x
8I16uwuswBdIf56/hpBX8JNn9cJ5leYdTr5IrkfV0uQNOc1uABv/f4PFeVXG6SOdQhE4SrQoJc3F
GM/fOjqXAbJDxkrdp1AzMQGRwkFjvqV3E/uhrg4M6F8vfaLuRBZtoo2x1GwfhTFSZSkKnzva0oYZ
R8wtdkZHolZYod0GNaYuSLUtAkFQDAeyGpVMDf50qi3fHEuh1FMHqo9A7k/KKTVGY5LNQtwHJn2+
M510Rup9z7JyPTRyBVsWOVjwBVvZGm2jL234YoVJ0Zyvci0w/ncuamjz8jK56VIwNuFiB2qOo7HD
sxkd1mqlGKdXy9yz1eYu5ezXHS70NzHr5SJwkvWQ9rxNMVhlwQ2V+QZK5GkbAmadicCG5b+E2F6N
SWp3F7csB5ewnUJERGDl0uGmLd03gNyEqBmDGC0vPP8RIqH4hIK6YmF+GIuVz4ctPhEmUWg3EyxP
VBedfj/aJTPGWqLbj57Kggre6uYZTLutIs1t2Bw5qUuoUzjCVpHx+EU4v41XfhU4BOV8Kr8ma1kU
94YuHzIP8hcGnopajFjNToeHkkW0jfNaUmcrrjaH06D4M7rkMwiZ/K1af+kmNNeYyQ3ojkaPLQXZ
IkcbPqib5XPQ1LiGw1KaqXhbbaIMXFC8HJtjC3Wus1saz4gwa5PplrZFDK+sJtvDQuxx/3cJdEab
ZEHR5sREveUtem5MxuOOtntuc2gnuY38oM1CKK1J0fA+ZKVreBwCxwfdtqCySWmoi7FD2ZdYugqb
Cjgj4T5Lp1sexfyR+bQ3l+kugsrWdCAzXEhikEFHnBFNnCqG/FgJaShddt+bnk7Af7ceFgVpgBI7
wd1goYSExRKPFhrMputC+ZxvT2lP6S6FQd/lOuISj2ZRzL85mWtfJgqEghCe/sH9TiqIWpmR5ZHs
0sP8AqhI77zak/uL82q7u5ZjST+/0xHmCCmJZKUVM6MCGIzP+S323irpyUeqOyomL7F4T1i5H/gq
w+eHVWsVqbgF38ZYt+Gmpl/m8Qx0zf909+4DqF4vX0sEW4dftSgq8ReEbXMi/O+bRrfBDvv/pdV0
gIbi3n+D3iha9E5oxb/7rtFypMNxWy+x2fdN+8w3O7+e0RL7M2m5HEubqXVDXXadIdFbyLDpj94t
hmEcu0TER9G+Fd5pWjvvHUxTj8czKk0GXmzwHrqpILTHHCSHm+QIRWRrCYT/3tmgk2r13NiNCj/m
YYhvEIP9MvoImd75yKn8Lv3NBJaeHPgmna5TZ6DNF6Sg7tQCLcYBh19IQl0plHnGhOMhVVimwseB
9kLwYnhTdn5VUAYA1yhPe76PVkkYTp0IhWdp7BjjU5s2e9vEJXO+CGquGOvCQNJ6PDI7mLjilY/e
N5JOS/L/S/1cnA5psRpvgBHc5PQGz74THP+DicMtP1/NN4gUTuGPxXslU8rWUnepch96eNJU8FJE
+k6A1YoQefJzk0Y7p2+LXazjOdBrfILaevblW0RgGsooF6IqAyaWTNGrHH1ULNAf0TKGZ3q5tznQ
URupXjjn4/eXz8EJ07Z9TIqOsdSURzjcY19JDpA7sqqpKqgKhm7klklrs7qyb7gIxfUj0BwssJLp
4ZoxU9Li4EzL1BXDDd0YBbI6pGtftM7ZKNE8Se20HnyoWG9zMq206IhmYpm+iXllrU/dD++3Puqz
fPWMGpgqg+haXigAZNqVHr5uXfHNQfBZ9ZapDVPiGdiRajAy6gqiyuYe0WBI5Lv+yk3IxkYFHmCv
765zdYZIxDMObOcbAcK/dFnsiELAmTa7kQqmuzlg/nXmUKRZ1wNPEd4O6IK4n/Dera6SNwSR06rp
6cygl4vh3v5MuEA59A5kyDGMoXqRhNMjykK9E6XbF53ziMd4zpzBIGPtheH96eMyvv4PgaTHe9ZU
TSv3t029keZ4JnDyLFAbV2+drqNO3HzRK4YTBd705FrrrxIwwamIClPK7UoW4jdhd+B02rXGMQWs
Ktbg5LpvtxjzEjlgOfs6qVObYpfMrgn40u4ZnDOsLjrTPveFWLy9EqVKSRGbNTTjIEk2UsL54Emm
U2HVe4TQs6vijzYkO81UwS/uiDw/NzPCYoAfxhEQ5ifDh9d2I6qfJLLJ0GSemS88/RRH31RTqO48
+2kAYi3AreSpZhEI0KFI4zcolbZWoPffIG3Tlg9GbceTYdjgBguuLncM5txJRcFpzR7JIn17lrQa
XLsiB5ptcUri/zfdQlO+018FZMf9w826KGAHLnwPARgURwzDtkibiAuJy8vRcOHcOmp76d4fqji5
JmxQJxpT4jNYRj8a0+yalf+gMGgaakRhA6Sao1GqA4zJQ516S125fR5ygvJMUihKbQgPondwHv1u
AOAlJS45Q+7hGVvroOtJ0bP2Xu+yRvHP5D94XgkmdjAdWkjMawjv/jpEQZQls0Jxo1pLXHF8GqRZ
LBTdN1BCjRRURS+hFHQiTNhwL7A10p6AJrVauaRB5fQVCPvNyLJw6qG8MyhoTFmT2zb1KffM2MC5
uFglAqrugmD4kUD+mQ0EIlLl9HHlWcqyJ5WpLGkeVZ450QQp0B1jappdCf1/e0MbYc4A0K5teo6z
jc63qydA7fi17hlOfVYIYawL/YZhV4RgB0L5nQQZJO9f6MLmaLX4gF5UBa+44WljPF1gjufomHSG
k+XuRmwe8HMSif8+3GRSufaKCkuIkzsIRWf6MAvpltaBKtPFctQILM1BCk5zIENzwvsPYAh1sSpB
3SaxV2Nt/dUvFdyYOUPR4fcjhUY8ce1Eu6TqOGgRWBVj6BpmlLJLnlEkg8nSQBYUTknAjvvLy4bV
fCodB/qWw0HVvH4JoWcbFR1ILgBNWtBSPlDIeM7hGu0sHcUcUEXKdCeSihG5TyekZokDeanBdGwN
HlUhLdyMXQ6XU1X0g1gwfzcEqGLWsqhKRKivPpZi5rP65PrnaYbIGAVGcXcBN7UlWIb8KDVIWGCG
LDD4E69AdJL9PvNRqdVuXYIsFIWe2jMYX6gCy90ohDsjWJ6aTkY5Oubqa6LLiYUdcmyxKCjuQUtl
z2Mx2j52is3wEg6EyyveWDbyIxUlNwzt3tUcgI8BYa4GCBG538bPWtWIKdgYMy+4lltqb4khIGR0
uquk6mAtFRKrdRMyC/rAKxdJzDaFHpvjYqF5WNYQhz2EXohjofH8fA76fCa6/aHL3pTtCgb/sZe/
kKWnimJLGNN+nE/LlVYsqD+5byZ+Q9eWlObvm3M7cBC0NSbA6iNw/ZKJjl8J/44gBteF3sIhbK6H
KVCXpRDEXgeDZMO6KUle2ImfZzpq8IdbxzHpr+R6IytRNdwFh3vV8L65MKhY97j9DevAhs6MtGhm
Um3jP22FMvKS74cq5Z1rZYzxBAL87xMz4S+cvjuw6l1mh94+D4EkBlIrllbQXGmM0enLlFLUcLKL
5g4JfkE8eOZJEBr00I3X7AAtIrWutdajqK6/szWSoISC+z4bSofbqEvMY++msUATpkkKpSOFUTvz
u/ychrw/PGh0+4P3rjbsGAPT5gj7GwZ1rIeWxmEjsNpauj/koZARSaUIxuBXm2fNcUjv1jU0V5YD
Gukn4Qhk2sFVvO6QZJrIDe6hTp0b74poTH43ue6hRrufouKQsmXs17f8a8+RMqT7G1v7pnN/wtbd
le3HOyHn8u4RI1lVEJWUtn85X6TzAKU9u8dREBvoU/sEKqQ/6oj219qhkBjLIp/Ss8wpqmDUs9F1
o0JlTaAduFSowodZ47HAJchLuSkx/QPj8T9YVtnaEMvaWzzPU+OhIZWSUw/4le4oIP66Ob4PLNA0
J7E8MQwocW2h7qBNEhwNO1iv1KTu+PEN7wZ5Nyz5nsHewXXD9C0gwpiusoUiz0YePVoN5sTt3B9w
YnPykQvoTs5+YYZ1Dvs6QcznFuN7SQX/KNgKcCvbs9TD880amwZJI5JSEjI6ZJrzEl3rlPqqCTgV
JzN1cuPldpQYsyQD6LqfYlCf46VUT6ywwLZ4hbjlpnFu8F+ue+qHzCnjUrnVYZzSPchsnX5jpYFh
rTC+ScEBPj8xc/6g01+agXkE+qWo2ynSiEiGPVqg1qb3WD0Zsu6ABWZKtChTNaTaJ1jgbaSqOeBG
oIKvzo8F5vGnOlQeEHJ/UyuwJlAhtKPiXvRSpo8xKnMTmeYV9P8A+uYZC4/1jSndK07VTQalopgO
yLSqU/KJrC6fGWMnx7QJ708XruRWzrOGAKywbUjaV95HJXVFP4JMWjgzv7uHOveJLFOf3EV9eHAu
gQl0YOj0kQnWfV1aGoTI0JSxhZikb+IBerkP336WEa2cEY7hy6fgNEyZC0Q7OicGPXUr7RurriRP
sY9SB3A6fOXI0vecr5Y+6E8x7jpc4UeHDEQ9HfTWV0T8ryNv7oIWgoQWg/6XsZBkgMPQcX+DPcz8
X82ahaCV9sDAL06rXVXIjkuE8ihNpTpY+5yo9b8l6AWcwWnLCZE9WFxL5t0mQIvn8KL0DyFvdNHj
niVsnad7e80+gVyKAdK6AOi0d1GIRURv3Z1B1kRKzQumXR/ZfYMb7pEQUS4yDQeIoErfpxcajZzg
KPFFXGaRnRlxWLLB3AQszPJ543mzchtWYeEsY9UeCuKNsM973C2V3hP+JkjM7d/AG7iYQvMpgXvA
4g/w2eY8IDAPgFGoAbINaRnMmr02fiNKkebdxGZT74Djd8Vm7KTf9uEyUK6Vu0N7EEJRLGUrsIF4
LMylriJhUsDB4pEgiK+qocXD/prPR3okmnKh23BjE+rnphDAzB3BbdVu5z7wQDXM+gZKtt8eNCtS
8vpNrnpDUcpL4Ydmf9phKS6Cgb5+wcmrYtMa0Md9HoxTf3HvVRqrBXm+zrv9D3OZHpwIzcXVIFFK
6N2YmkMQfmKkYbqn4xQyReIMCdm/J73yJhcHBLyABGyYfJfPixZ9351MW7YcM/iD0KdMJPdolLB4
WGW0oaZV3PvWpbLumQrqRsa6aQA4SxLxlxaxL/MRAfDst7lKehhVK4KZWW9d4n6Kfo7BQDwqhtky
olAiN1o7R6oWwvjS+FVvXs6k7/Qbz+UifjQpcOeb004cXc0bJQqxodTWoRxq1qBhhmM7rxH9m0fu
FOkr20v/+tNU6R5O9Jq3yaIG83UMwrR9O8ueol3EULUKRdBwAdScILNdftymNOJ8D8pT89J5pYhp
NRnYdQUCyTDtJYtqKorKMRDWW2+FFe5opZgW8R2+S0OPE7QmkfV/4WKwSE4iYdi+U9fT73OlySX7
vLoPHcJi8xSnDtI36QD8CYlbRgKkTiR1G8XtTEp9vOz9jX+W5DtVxQquvo3d1MAbIEpfU80BVspd
vRsOMUgOaH+XVWCrQ6gElxqgtC87h0qKH69WBPeD3/hkvC+Q3Ji1GPkvEEkVZY6eYyFYMbeg5/Bs
iISRX4kBjytWCYizsW+nMrBVSQV24mMqyUFfZeZCMsepKTTk1vkzcXvT2SbnhXpJIxXLGslNXZ9B
J1ZG0dbO5FGxRxR9yvn778xiPLFA2hTQx8QEvedFDjK0N86W8a7ET7AIFMuz7ALuBoirSn5WQMbC
w207LJwsPUJ3SzKm5g1GjfZ23MqtqNYTszOKsUQu/aGXTa6Pikjhdhn1e2FFkqaPVspD8Dedkdsi
HjyCocFlzwRch3tvDE59bewAHtOaylh4BwkFXgTO/yV2l4NycWUd3mNiYGvZbRYUi9eFXIkd2NBO
sJ7/e8QPAHusNf8jJyWx5ynwRulN7qzeDcnl3a8o26thwNr0dQuOIGesOAkVmT3bRZXy3beYvkcr
WOvkTPi85ssN4rhHn/RpKRNQYxpt90CGTf3bvFzGmy6fjG22bAykEs202eyrvj3m2k1bsFfqFPQ7
5pxuigAeB5g7M+KynHnAmxwr67giXnBFIis6vs1AOc2NcV2KKxuPT3fszGIxX5McX54A9vq22wqR
bxhNawcLLOCe5ebJ1kS9uykawAqyqlaglpSvJpgIl4mNbjRWfuZ8cYp22ykEGe4/u1qXobbrBP3Y
WMNHU0fmoQztb9CA/PfhImySQBr9QCkd+Li4VwAxzoAsPy5zDPeCR/57GxMxGZuS67pkA+Y6wJ/X
K9sEObqUUZ3VWxxe6pWsOGRm6E17oD6DK8wf3y2i1dCRYwf/cG4qOlWhRjqe7uA2yLbkRTU29V5/
kBwKtLjvjtwDnPrNGOYhTviJAzeIM9PFJF4sF2MpGqXV6GubPIOxci25Pub2yr4dEq3i3XHZfFhZ
os+NJV+U4Ue1+n2XptMNts3R2t+PmdEKWncDz5Vw5hWFW57mzvJHTx4WGrNFxSQA587dcK0x2CPn
zJ7QCTt83N4Ia9uzySiqTaiV0bbIfs029MBRnk5Cqg4hvBP3Ay3QujMlo4W3kv4QLygQZ3FTGrUG
ZXI6VLBvICfj0FBjGUfCeGSHDIZG/Mo32EX3GeRSXaN40YqoI1qBG0nEaUmgam1aBYzNbsdyRUM1
/bcn4y1IafEDoIX4Vfw3lJ52P8CDVJcVCMpZLLzf1LQ9ul8MFOKgj0wVpqfwudamiUHCy5NZ8hum
In20BRRVLBAj9neXoEc9zN7Dc8/EMPbfHDdkg6rWWsxeMUGk7Gfo4ZY3cuRJG0TiNgalz4R1ctbs
ug7eGdg4arroJjno1zyJK2je8yRMOZvfiTl/TIoUte88Jq4lota8zVvrlBoVdU8FlSCCg8KCgnWJ
+6A6H91p3rMwELWRRK5DZP9FjxSX1sJkgbdWY5GQa22rIITSqD7kQaByj/c55NHwkTS8njWY5wYW
ytPymi3wNNpK4Ua/ef5J8lNBEkXq+606vlJYas/iHKRNUui3eC9ADxIIrQLuMdDW/HjfBqNC/KEK
mpJKSQcODMuH3PYVUVV0L2CYPhjsPSfSvSOydKlUYt5fW14pXTvASxCikOIo8gjhbFfAJzy/bMeZ
GCOmufDZXNUFSb0FCF9rDI4HMDFi3/CmnRxj3+13foaOGxuMLHp+y3z8fd2fWTpgkSt+Ci5nLC6r
VUCHpbqc5vi918NpOkqIjZieptjIPbj/bFRqLHXOVZs9x7apGkQnTKk7Xl2YqjyVG3wjpKNwN7Q8
jUP4gfer1BN0qdEaLeXjiOfQTR+7t+B4cx/vS3x2PVb0u0f+1z4TnuCa7Kpnajmjf9lj2DmlagvJ
j0raEo+xJRnEgbqtjAx4SemUVEmFRvE1yK8VjU8N5LSJoP2gB0SliLCn8BtNarcVVTSpWZ9TY2jJ
GyW0LWB+LPlQsk+xHwbV3e9z1yK02yjxQWcEvga2NwM4ejAe3q8RV2XUwQ93seFnV46dtzZRHN7s
bvZFTKhtOhxooRPEH9cqzse09AZV/HfKi5ZK/KTBbZ/7atD1jIppHe0TNFBp2T2mNAKE6d4RtEjU
PHxihf1kXmh+4hgSrJzFesQubM35LeJRTHKXoJXbeWxULZaaM7U7LN91QHPUWMWEc1G9ZntXkdVy
gIs76fVqdUgPPJ8juKlgUEdWewgo+ng2kyO4SwvQBE9LQq9MFMuB+6Mu2mrvO18JmSqW1Rp5kkHc
k+bUy82CF3s3psGIgqJnjAE+W1vLkbPr77nKs58q2PnLjQcJOSbGoNO34y/xabKgPNbd6giA3ryF
a47eAbqaZ6cNX9AtYd+8xE1mR0JsEkb1yJyzaQg97Ud931Jsz9GJHQWuC6w2hxBdgJJ8+yoxWj7y
oXHc3lMpE5iXm6kxi51t42DUq2O4l9y9Z2K3d5a9rtRDbGsK7f1bkvZYJ0eCBy/tRsmpj3f832xt
V4ldyADhlw1rIfFh/ho27shLztNubaq5+y4jHq35/3q3k3sZ7F3OjjxtD4risdcKkuB6Sk92ggvJ
GToR3Epwp0FlwpfEQzlmJIk14Ha6dN4uW970/cykRynmMAWXuUdiZhOuCtV9LDo/VQZwze+9jpuV
DetIOYGuc1JWbaT3khXbl8vkTw7mICtdKsROlpHEbmD7/RwwpEH8VpX2TZaJ425GsaVFIWd0drYO
pALPPcplcA10QiEV10jpWkqjA1NQ24St0t284VO5o4SpOiyr9CheA0R6IvMoavziSa+MSHgIzuPM
JeJlFtJSigaefPc9MupeOEV58LhSSf531dzAfSKrnm7UXNhxs1JP8C5onPssvqIr5qi7hNrRID4w
m6ljlc8hc9mNHT76TCZwKKAcTtmqzEFEcKH6jzSBsN3gJI0eMC1sq5se+RFu6lQNUojOebAGFqle
DrYQoqK5GJO3dgqG5K8YbxC0nKCnebvt7C2aKW875SDfll0Nn4JxwjVOEl3dsmzGxfaSyhYEgqFy
Mnbf2mQuLBBkw/xDaDD5bKoN12D5vYcHYIwMNepdh+07R+IcKv86LIAVJnh8pINKZ65qNWt8xDwR
pGnBpBVhLpFmBkC+yC6QXWp1G+kPWnwm3FMINPxT2s8O5+SnluZrKayhUpRyGlbc32/GS1w/pVO2
Mqjb7za6hpc0UantShT4L6e/xt90u/fdWlWtLK1DA8DTkaTowYIeOo6NzxpJ6xpCBtAC1t5Zi9tN
TmfMZGiIGZbe8xLdMlz6TLf23avscd8xi8hnpCupO3dXAC0tTzIQPLyxsojZrC7eXYHuRjCMUgDh
uLoyrnnGnZ8BQNUqm9zVMt1rjrWwiPK1UYsCsv59pXxG6crrSnk3L1LR1Gn15Sf4CfsvKgi8ySFn
sATxfgtGSKWtD+795h3pLh4ApTMXrlsUjKCg1Ap2lIUQSe/Ho7yCqF8rS7aONI3NSfNA/kHzrtdm
DJFrzIj+W5qkgMyI5/GAJ4Y6mzFZuq1F389EqrryvgzbqjS7fO8P3pdBnBz/I1n9duCWnWcGx5Cp
nDIMBdOg19PdqD3bkYq1NOQ70a2LM8YZnudzuky7irH/gUOcaOICgF/6rw5BaL9OgbFDgKd6XUnb
IBnSZ9DSEwWCgJjafAGk1JORRcq9hRvwBtxZ2NndjzXL5h+7xiatozBXkzlJYACVCWZtWu8cHH5D
A8DnqGKf0v340VfRlxB3hC18lwkp0qsh602J/5yiVVIsiyQoKr0UMbe+F9kB6T2lpFlSwjfiBJT0
oeSTLsUEyc85vDxOtqjpnOGcv2cagmTivVRw9YdsU3cOMmdN4x8rg5VFxe8aMnHAhsIVB5doM+x8
IwN7BhtBMu2wvpTvA3/Ogffs2Sysr4E2Vm/FtheEHU+MwJMbofT2yVWdTIJbJWb591z0DKmLulpf
KIi+H2BAPXHy9U7YygM/BFH/4LoIWxF+rxV0TWDzAPpKjSbviB8zbZ2QqBd8WqU6eSPS7YHH1zs4
Ws2sNxmWDutcfuOo3lePtAOxEIRBKUMM8yxhBZxncxPWyfLExcVenQdeZCCkw52KDD+T88tuoeEO
FvMpxLM35gCXIyvPDdwvxJURrMjsfTkLKbTmFtHNySgd+qhm8RBFILsl4x+q4hSSryBiIKmt1T3p
nHmtCi131Uetcq0G0nUqXxPNb4r+nqOUtrC+Ux+N1gcKP1uWhfVePEhihh+msBRmhm0Hi16WOOTj
hIQ9zlNPxGqcUWZlrgrppF6I8UMIN42qvq3aL916r5igKRTuaEAPTpuMtyEL5gIiioPgoaExI9jx
LzmzFCp6IvkM8Q6xUPHEXzZBrZ5k0h4NaYJwkHFe01aC6yNPeAE4lfE0vpFUCxTPVQK6COLLCO8r
Oi9CwDLH4XE/UwaiTUlXEx4vniNTv0JhfDJBWZgqzF1U1eM+UXorhhiqf6SKqZir8cTuepbq6zR3
alBouueHX0nTKQGh712/KdCabzkLaibxyK3qovwEe6SU0rnMTjLWgmNfYhD1/L/cQBmZq5fijAEk
woM6cXgZYKMORe+458ZTzCLSFScJQuxmcy1yrocyeXt7BFrEkEnIC36CLXS0Va2YBBgt4d760LxT
utqeV7VSYaoXL9jfuWLZXrIVqgCn3ByyqUumuqFiKyTY7DNTm6/WbeFKY0reSlvGNgI7DmTvT/Sc
fqxU1Cw5Q5AW/bxRop8hz/mVgwjO6AUmozsenSsVL9oh1IOK7sOTGzXID9t/U1UfyYeCOhkJ0vb2
bg3/LOtQJ3SdDHU2sWsEz+i14qN9Eh8phCvPGzf5CSdXk9qlUes0NMttQCUft5HEFkzMX3w7FRJ7
m1BHazkEB45WCF5VvrADE+3mQccLW9q07RLt3FTvitPpOCM8aEqTTxf9OpYBtUEsE24WWprnR6iG
KQTmPPTj8MblufO3KuZSorRfcxp+0QnkuaIVer8C3yM1DlNDq/Grf4mVKMt7AwM/ClXfHRikFt7L
hSFVKpyInfzwmwuJ7IVXjuUuN3GrLUd/InIjWQV65QRgk91Fxv9ljE00eRAETYrW+qcWyyk9p1iM
ch2iW3iTeV/BotNcF4KLpSndARIIXLmzREgjrlY5RlYR+ye6TRHtUnAQ6S/XkHRXiHKmFEd0qm2H
HwaNc23oWaGrT6jnirswA+ezZ6VQRvO2nip2o8FtI4NISWf9AbSuFD3ikOeX7igQ2vzJivM8SxKG
UhcWmGZ+XQMlTNDqqBfw0Iv8Rb2vri2RE/2tEyXRnDY0QU+Fr3Ai0yldFxP/DnyxjahcwlSASqv5
zXOQokSN3q29J6MlwIH+OLXaDZNv7Ibht5ehcU3ZueiIOA8R1hT6GPxkcgLfXsxHRGZbJOd8DmfN
YAFpv36eo17DpRb0GTTrdm88WPjLgtTsMyFZZoEUfMNueCgvMVPf30I4eIBS4vn5lz6RNrexUDKW
SDl4bsflpFXsX8xjOOyy4IuhQqsGorl5kioAJ3+W6JETmn9Ffj6XkqD9tEFRm+fi9RStaBfxnDPF
YhpImZot4rkHwQYxfibRilz4AnAojacAcaWDLq4xvqDvSIKAMRS4td3SfRWpws9A7KubMH4i5V8H
YEf8ylIBBy/TJan16GlC4gmUahCiy0xGDfSfQqK6cAXpfxtVSrkkelx+JCXzAFsSI19VI7AGQ6d0
UY9JgNFYJAvw6r4q+sfkIX5oIJcxFdzOg42d/D9kJfwbZioO8nJ01aw5waQle6VhXKU7eNxsQ3M0
weaIfRPcDBR/WmN8jKjNed+y1QCCJ+15D7wzS2gSoKPIV4cwpDsTw80ImaPX6i9rfNUnFGzBaju1
B3+nwpQXmrKcmecgQ/f9X8JwtYyhucXRV2OP9Idc1yIoH/2a7/IYrS6csYkygmG5pTjJGD3eaqw+
4t4A3/A5YptcIz+3d6N5XWyJuAW52wHZyNkyCABJLG0rt9xXMwc5+n7s0DEUO79JacZBkEJ4ifGK
+ZaE6PlQMo63P4eqr1SPtIKa3efK6qhVuLSx/TqkWz7FheSTZrpvfoESIcWb1pBYtWtnweJ0IH9E
8Uq1SY7SCxuQFthXroZFtwATh6hlL1LgeI8lac7GtGle2/F5F9Tnf5azGFQl90Nmidrt0FtJ52m5
Ht0HNL2QDpcqqNO1wJdbZMeViIYk00Wm3QzMVnG/zJgHpyms+VP5TtdD1o9uH/FvKhJO1eeuhczK
h+kL1pR+aCsRWu7PZIIqztWnOc9r3fefipf8CY4vykMuFq3Q3Fr/BijZO1iCMb0FzJWwYH8/HAYf
rwRC8rBgxX8gEYnX1psNirpKCeMiNhAwyp+1XxuDTuAsST+4MlgcZb/LmfmF2EAJcTsjp8ARM0gF
2lD959pWQEklgdK25hCDgGE4Fm5cE9aCoADyW6H+iO6V+dDLXqwiVZR43KEn5WfQL/MVMJXIU5SY
dNMBn2bSxECRKrSXL+ciD6257t3/LZ8V4hmzg54vyTor/c/NhqmpfwWwe74JwbhBrvDpu6a5mg/d
jqbv91MkuqtLCPWRuCQLFg8kpejmK9Idz3i6ZnBuZGw8BYuMHkVKnrO3yLHAvMoi2l7v5iNcVxVC
3K9WbbLqQ4A68H/eG1tp9VOsB+iwY5Ar7Rp6MpTqHACAPW7ub5KlCYgnHQHSdmJ2wKKn49DcDBNy
V6651LgHAR6PuRWRGibKrIdcMXfSapZ0Tfaq5vozG4zxmbb3oNmMIHSOetzRH6FlqlcW9xCxw8L5
1tmJGpZbR+ipWupjE7LGicDKOF18CedNJ/FHssOprMk/BvZJactfz8a5/ZN9pnQBbUdOFH074kCf
mZ2CMhn8IscpVn5y/q+P7Sjs8jB18dSEgLRcfBK7zCDYrXz3oj6jbMSJa5u8Df0WC7FiFwkIYTLh
gJO7T6PvBBs5pnU6WfUelNfkY3E6S24CdSJaPmN4vsz5iKqIZ+CYDkuAOGfKenlgdTIA/uzHC6I/
dNL54VhFw8xQs80olCorzMPzCZRFN7t/zbThdzeb2Xlt795NLWL6KtgynGHUlHJNEARu9tjHdABK
sDirKqsr6WRGOVPKVSE3tucKX7x0BSD1vHCI1AggVx87FUvmHtQE/DjmmIjfdUJbucZCdTY6UEsp
RAw0Z7Hu0r4BNJ6RYUgniAJCoCkDVBCXhiVLZS+6cLqr9zBnV7vLQ2avc1EWGAqVFusq0fH3DmJG
AH0IIw9+wldpZHMRDzIbnnQmIfVwTToW1IT+tQNpo+pb7vI5q4o09iyW9zGRX+qbxT05De+bfmv/
DqW/9pY7VV/ptCQLKS0bKWdUmSG4H6jv62IRXKU9f29PxotcG0/xhkEz5VSwFoASpa1ls55gfPQr
8Yz9ny1hHeaknK9gZYD0Laf48hLIGLtk79xubjdjEzxzCDvtvel9qREXmq882znwG7ooGZJJHt/W
27fhfCSu6Ew72X9V9SQf4btzk8sZKeDCq0k6FhxWiT5TXgNSH+K5eSibN2b7OhWTypapAnBdXSEY
fhsUUxE6EbKRpr/xNpv/+eGhj1n8uwx3yQ0ggxQmbcM6QPgc+PBpr+SMUTyW306DG7D8nFjfr0Fh
S1BoZTbORC2hn11dkX5+mboA05pbNARf336yPlFdp8yNreWV00a7lj3py5bh8ZAM17SuW4++9p6f
2XtYRlP2xkpcso0wK7YJQ2o6ymd6FFwha/5YAaCssAUcejcc+OwkRGMhKiYPn2ZEhTda2aiJFfZQ
/tPOrRgTQKxR6nvxnOsOJi+dAikd9F8SQMuUxUb6NJj9j4iyJL40Cu3pMclFUzX5FROUCy3OEplA
QiY0j6r7S85MEVP1uaXHmPN08Pu4W6QQdaRmtA8pQbBs4f0QdlG5nk0yN2vc6PjaDXavMB31v4pS
X32/4kVDedffDRwHpHk/bWjeU+MEKL5WufnshISfIbUBeNXto6CreDSBFvJUhuzGzFrGLBZKSGOZ
Xqf2lXXleY+sGWdxpKGWxeXC4QBHca6gHUnJukXTGSMeCfU2cmLs1LOdP2DEms1vUX6q+/tTDOZY
Br1bdub+H4z2oy9XlOVxGrWYTsNX1hiNhwt58tbLLzRB52Sqs53TlEh5cW5rBygms8TyU6Ay2qOT
3LfHX2sxkdj0ar9gR2HA12GiH3/Tv8YKdi3xnssJyk0/7nFsImRcG2bbat64e0N3O0AZuKULw9jp
kFYDkbpTiPdF/uNK6/6qMNGhfoEdzCxlvitW06tZk5aOYZkLYMiNDuW8S2l8eg4dpeKCl0oecK/P
JXzof52yeZAu44rJheVIAg54p4Lj+jMppdiwur0BbwC0ZOKByAc5UGR9+UfgbwFcD668yNUSgDkU
Njf8HoGBbl/8Z2DusNr/Z3OIknx0GQfqMVeRiBbdfpuOETVcbFdHJAwqkDyutVxD0lDjaX8+1pdz
h+bpzUiirIFzb+jq/fzPrECo4Yc7Q6clc0EAGPevgXsxxG2YCDqF0VpU+ODVMyXVSGoHtBGKcfNK
/TGQxGcpusPVzg0RnREaoQ3jJjYKdBBB5MHgiUzBYMbojFTMsqh/71lonFwQv0WNSc1ThA30VY26
kT7HxE+kuF+n0sK9viR870nUL2H3E/dlfkPHCo7Elxv4S14n4xyKjJJ6NHFEshvT+fiWzs58ffd9
lhvH/FIxvoz4+D19d2tTj59OHcGHlzUNNPUOX2C5TwZQwLzq/K3pBh0XWwoRfGFxyLtRgxjf4nd4
brF/7kb6hQz+yr+kC/R0Ebz/qxGPa6sCpwcKbcY5SQd+smZ4DsZt7jCa6UCkWtbCwwyBZVAis7L6
+/vmmkG0SXo2GLWpxw6d5geLWYbCvYxcja0zMzeK1irV1cwGo6s4OpX4/aTNg7ericRD7dA01TW8
R32i1xKnUVSOqmrmMJNDDCRWNEkmLffAUJQyE5W2GvjGiyxF3H5uQ2JDHQXTLBa/g+ygGAcryGEE
FMP3uaatzDwYszbNPSEIIlDIvIfQy8flrMKoEEBmBelGLyu/TmaZpTYKgNRs2T+M+A5n/r5B57Ju
zbt0eIjQF78QfaylayjBg+GMlzkE8MAJjOJLrh1ZhKkgzuLLA3QWcSCXfuvFdtDQVD2clCR3/mJO
PkXgDdKk+tgn3PYqHIQETy2ba5w3C1d38EuUNQmmX/gggGajcKsssQEMZVLQEPjO9ZGZqu4PbKMA
LrGUoSnQBqh/k7J9txlavCJRIyUnIO8yLROsI8cD4oV91aWawzDa4hctIyiosK2/5RauHx5e9ZTb
U2mdWwBU7jap3hmsSgCLqafeWaliDHpLdTHixBFEHvHjhWgr+y1lAxaspI2m6FJuJbOcvrbnY53A
1y/SnAnfISemRPT6FhN0qnG6UFKSGWP+wzQ8Ryl+t6FpayFkOA7qRvioxC9CP4PolAwqyV0O7x8D
9QjLs05navgiKWsSdjVLV05ZB6DFhKwZR/JrwP5GhK0wqqqIRFYmpB0Ugibotb1wJes+r+eV4itR
sN8JuYdFJcvVMZnt9wXuRNUAcVLujOjwDydEO0y6dbtayE9m7U/Loqgk1b5kG/JC//yrUqQT+j0I
jXWwX1Pk/WL63k6elqSzamGhiIPWT/rQ2Sjv6LUdYX/claaCKSZfesD83TFSbeFZnM+Hj00OrGc/
qJw8zSn+ym/eduMKO4u6v8Y007il8yRvFTPmgkCZ+DBpCRD3Wb2bshyRaRmR4T3SZgGd7zLHAux5
cNn+b4lrzdh4jqUpiOZCm5A80sjcWxS6eQbtuJGPvjGE+EG3Nf3gqzT605v2SbbLMDvkjWiJezQu
vMAVnBrUMRXktzA+Ma/Yib+C2IMqZr8O5Cxx8VNMamPymFxtw56XhPlqvI1YnTvAaEoiggj9CY9Y
YaNaFp5Owgbd7LpImDp3DcW2/ZNR/2M9UGmjtUTLCn4Ul1yT5hWPv8JxXx61eTp1oeyEEEonqTMz
FcBsg3xaeyuEJXJ2WVMGdoXjEuzZIFjHmtyUYG91U+6YSj3/O9kojzsy9Dq9JDwYKXWK6RajYE5v
N2VccF4+StmA/cFuqEAf1HejQp54glPeC8SBs4BCS3W9U2tsH2ysA59mQqB1P8gWE0xcMomx3Xpx
W49m1h4YYTOxAKj8o1V5GuzI1Ldf1jCQjGR2y83SR433I93uc6QTIVphN9D1bapnVu3AbBDlZ2+4
g9DcKn2wXmHs0nbOTcyE2KXWDFMx7G4MP7qbyuKdSlYd6oXAl25+RJ002TzB8NE6RNI/5eQT14NW
OgekJkhG+ph4Sa0vQ9dj4mqPanEEQFq2e/ifNTL2kXktXnxOskNPlezId88zycGHpfRZh3B1NUo/
UPcMLlOKnAShI5/fc9oOnhH6dmZSOOon5LgT3BPuL/KEcwlltSMZ9DftK/1jCNnDE6aJle0HCE4C
PLaoktHABWOYBJcQD9hC0d7aTMhbkg4KtVKweUPcClrigazv5UYYiS8yRSabsv/t1El+fBvwoL9o
gHdHzQ7Tk5e/1hlKije31qjB8GhqsL+FfVzPZC38GJJYY0CmTTdUHSN/axw/KNtKsCUwrclktEAC
N2GphJry74bloI01BntRGLfBDrLUu5bzyvx33b+0XWeLmbkWx945qmgvcq4wJg2EyrxaTdZFt1bM
kDkkxWf5PJ87ybGVC79/I5tyRaz8t2C8Pyl/pbmHTaXkRaNAISxteIgjFSaD31J1KJZG/CzFAZ68
Ia93ry8QoOW2Rpl3HxhQlMvHI7AacF7nFVXdyIz56PqnUG1fbygNrETc45RO/hXQcbTeGcVnrlgM
PNSZTZNBfbhtCi3FBdpcztZlAzFP9YbldL5fTgB7bMTTl+6Wz5gyJp+BBIHGWxvVNRBrhbX5s4BA
cvvbKa0F+deN+GjWTNc5Gsax7fNuMP3YS1IfvaapZNrz0l1ozYD2tbUh9PjCk+xsZw++WwP/nEvt
pdsnG0H4ByLzdKV3GPMkBIQX3RSsKwwWUrDmRMg+Pa3iuRF7JdVDfcM+4GpizFnYdUjyMKSZ/xdE
/KcENb3WD6t/cObrFhb8dEaFz7/wWpRhMRTexr1uou3T0U+42yVYbE1CrdmDx1wO4pNo8jwYbNsA
BcK2vJ3Sg/RaDAvwmjDiM21SBnnVBJhuid3m31WFoB1j6C8keK9LWQkxyRpkC8iEItHSPZ8CLLRA
ujn+0VlDjlEXWeBbCKYPA1Xhjx4wEEgdVGVddDZViQPHKConp5YntxhNdqYeuTk5Y08zCPgRd1fc
58g4UGGpCnfyVPqi8ZtgjZ6n1WLWYNbOOi83XLxgqbAUr4lvMQK6r4R5uyTvr5+CKZkxL9ZJ6eVD
6ZGT5u6yhGBJ9GRuk2VORhUKNGIuUpP97WEG7RyEFslFzeZwkmQpfwNUEnVdoxJHUbYmcgEBasrB
TENftoTW/hDodrTCKzPEMZeEzxZX5cK0YxZoFyWmqOH9WewyQJrHrI+Cb3leJqa0ls9jDiH19ZW+
fQk7HvbVXpsMPorZqvaXXx0LnAOBiE4R5oLnv84ex60uzGhTK/au101kH71Bges28pavpAHuGMl/
XX3wPNnqM4kIPlgeS+XvFT4AFi7MErtNMY1OD/VCyyYSQ6pMMdpK8z8LWuLPZvT6Q49bsTaOupQn
AKHMWcRrsxWm/9W8IINrwNUbCqDWs3LsBkJ5jBs4sTR/nN6rDxVz5yS+HRbhONi/qIWH3NpB37WN
yL9peZEgKT+1EXp6C0TpAREDuLjpPTpudnqpw5UdMQ+9G7gMc3A4J2oUfUjiWIgK9hoaw1bSMmwd
CUtQoAPmdt/02pvPD5jA1w3bzaWjXoZUfZ8t+Xzud/hj0d18+BpW0x8flgijY1IFhxW7+YpeF3Ud
PPxcP9UrQ/Tdw7n8P7JlYsA8U276i+xnH34ArgRGm/MwTiBeQrKxN+Dsoc7J0weYFyWQprIEoXMd
6r5NW0yhhRoljFzO9XP3oVq4PwyatCDsqTAX/5JHlY4gOOK9sBW/VPmo0M2jAvmGt+Fxq5L8UGvr
woC9w1T0N2f3K2wnlzPi8JkWgrGLXlV0rIlZfB+D1Tfs3vuJBuyOeM2jFDGMJPcxGQFuyJ4tOcem
X6Hr4dFCfS/XyKit+du9m7W8x9wiVFq/h14L83gOPH1M72dyMfQTO3SMOhJ6AxNspGOW3/RL0Ckb
guxYWHPIVcU6aeZTFIQqVZyQ9pjxMVACsvTuNYrdqXTKLgMAbb8eCZz/6KXRvHX9Zn/dSW+Qw0w5
zEh7A33XNRTLMl2v7TAgJOH9tCxDCMXpLKwYqf0YRIjoh9WtT4sVmnlz3mkz2VAIRkOo1xMMlj0A
Lk1tEn66NAIOMgH9mvO13sAjxS2+GozeTLPwGWxH6+e1MLu4ZbeU/qzeK/4V2Ku9/n8tMMfGY6Nj
wH39iOSx8ww4E+cgliucEpnSDFsSJDiuZ2ypq0S9WpuefsiGVcCKMQcxg4iMajWlzkrCYe0sIdAn
WPZgmZO9x3HhsCxdYZd0wDTazsIlWUf6P1muCCl8pvEV/JrH8Gzh8g17wpqTO3grGPDRbZQoecnT
jppdq3UnMy3VSaDduU4bH8uXTarWIQykTQU3xOrg+b/Nj1By8Zb3CQ9UQuwxk22YEZqeL19eX3ZD
wRBZqhZKV5ZbRuZ2IqZAqa57ghOTtVB4Clp8ZUNelgBa3Tk5gTMGPAmVUDs1LbziW58BSmT9wjMy
MwqIn3Yc2MMk2RuhMT4AZN9yMKxznMxobIs5124c2PK35bygSkOhWWSUJahGpvFzPKqXApgoV6zi
e833EoSz4t23hw2H/hoT5Ym2h7k3D1Yett+LbLQIQsFsgltZlFyoFdimTjCZt2PlqGQAP5QghE6n
UjnM5/oQ3x2oTMeusP3HNsvMKYB8twV759aQD57vousDzhyv+MHoJZ6C9daPFsHzgMZLc6Qo9wG1
P2otL+ES9KmHnAg1hrpYrUcDRrtKho+yNPkPf3QHA31vpAcDH46iChg1BmWFP4cC8WgYy41O2XxG
YPqSng4xswnz/ofuevhKIxYOFIkChfGRWgLiUXYgDRAX3FVWAzQumrgVwLgvNot5dm/w+SAWj9G+
rgHq0EbVIyR9fQbtJiuPNohryNAgFLEBINQkGM1IG0Omfy7jsrxHkv1K3fA76rlj0jYQkkrmHC8U
05FAqDFzUGv3f4OkEAfgBhyCysaTTMZ4lBkjfPOmD2S8ZYDdXft4PUw4CwkiS0WdEMfqeQQxoyaA
yNRJCRRAqEgagsh/7bYuFwO0xxb3oIRFCivHCLRnCj6lqwpC7lqv7zSljAAqxe9Jiy3HdbbO1SBT
Z2pLgMcZbNhlRSlwsjxQm2uMDOe4ec09NngvGEo2sb41XQUGpO9pJUQdjJlMFsEDZwVppl0ghYVD
4BPKrqGe1wM36Mhx+6qeVSIIe3tCybNlLPSw95i3Hn8h1xRq6tbuBd7XBLhBX3+d/RZ5r6xhibML
gJ8wGmA1g+SFMWdBjbL8tmv7NBveYEgiTmjCgs0DKLP4W1bY15AOkLXv8TW2jTPJgPqFZ9TakRRY
3xBik7MzePQQcaOnIZSGGE/xOCtJLrk/+6/VleAZVb5275fcn5W4vzyaMRyPyQ8joB1aIHeydAZH
6Xgqk0ACSQBQC2BAddM3u+xyBlkQvdBzEs4HdO32dRtx/OUizb6DcMWsjxZ3tDUL2qmFKjNnMx/k
QMP4WrMsLJuRm4Siv6FJ1UK44eBRW0A3dvPOM7FT9yamh32hlz7OEL+usj55ndlxzIjkSUgLXEEM
zP3uSbEpu2fapUwBlhIFLbkJnyxleaCS2BB9lRASi5CVjgnbyGRH0qOfCCyasps4Si6SWd74vKOv
ahHtl7hT3i9p4EnbeMJkIJCOXq5zdjIenrXVzsKXz5v34UB4ITs0614PDBJt0Kbz7ufTK7+UNcp/
/B5y6ctl4iwd7hUmKicpwu2Xxp1rkCLbaBwljUO/BA1u/dIKqLHtvhBUcOBpGQ5Xqwkauo0lO6Y4
m1pIrMSEfC2GHj0+SoGMTJqZluPbAHNaVT77kshe8AeL+rNWlRy3nYnAJeAoaAis5ktxvHTxZNW5
OVtvfSh6F7fGytUY+9ChJabb6yOJTPFckDI1WcFfgLcXy9XmsAG9FXl0LptSKQrubAuVt66xgqJH
ypljM0VIqi2RLy9byuYVYSPzemTB7z3wonaLCp/J3xtQF+Jj8+rK/0m0VZjPvT8xidZoLagPl89N
cSRIJeSWqu+fcCZluEWksMZdzEBI+PzvexzpwX2cINTp5yh1SZhSCVWwoqSBJLy7dFDmPW6A38cc
9Qosf7q6pmWeZGDZ/TS2s6ey4LM6XuguRYRDcjA+xzcC/gu2hYHKL6JGwL9FLeOwlOpbEk+sCadP
mF0ne1RMhKqFwpb17mRurN6Uf3bOIbHNg2fyexwR8HjK7kwtIx5F5UwY/2uTeYjiC7RqSxQ9Yx4y
9b+slSSwy1IK00v96pPGbyM6eDMYgLQsLnPIZXj2/gI5rU4Hqw+Ksq0tf64m+bOla/UL6XlnmSAb
+nCLvu1aaw7ul/YCKmLDbb9vZfNoDdnWnQjqddcHz8IXJDzey06j6arm8fdCdXWsTdgJzMxRGsFJ
FcNbqMtCnnFktFFsjnZNyQnsDYn158SOmM87LK1q5JtzwI78q9Z5ykFDAwR6wshB/WtIwKizAshW
a/24O0kQNfLJ3qh89nJ88neNWUptnqhgndab3wVjL7SCxUVupaxHqhAqlCn4x5nMSN3E03q9U2Ii
OTlz5qYU5mcWq056JMrWm77/mutAOK896WSsVIobt05h5Oyoxn6Jf1Zf7n90ia5GGlsZ45YSM8vO
oo5R0Wy313K02KC3sW4NFCIrJ+9LONQbxBwWtmfUT+fPXo5W9QL9zaAVB1fwZHv4aWdE3qI/0tB3
qe7rsXyKLoU1uc0GeWkDTHwumS2HS7d/gNxk4jsEcGAnlbLrPWChSEjR+ERjFVbhfe73yo+U1thw
4LbNzhBn1cpvVFPjE/wvtuX49jCBm6ZtnLlBGCUUg7eGQynmPkVJvHdQfOYfxsntFSxg11ykx3AX
PqYe7sxd+XC8gG3EhXZkS/k2+XgbKPzlA4OI/QaSbsKHyySTfOkBIwtWNQIBJwyAHKkL7oUpWPRR
06fplr5EHNbP+Z8z1Fk+bI9z7Rf/lX/TtKJyjlnepjJK50xNQdnnjfbsZZvCi1RjZyrjevr506/9
qXEZh2OqeoX1q6cTYtbTUOORVR7Qw6o6Or3KYAzKl8TiiNfOf7GkovIFfYSOVzsy9pqSCzADZW1I
b4RyHmrf24JPOy2PpaRTiHgd3+oTIQDZk7DOruSlppR4p2CKfmA3vpFDvX7kNcuDjVdcigqachvp
E7TzGNUsGhewLD4a2dAiGaKZi0wgm1UiQOCUGef8L33W2gti9k1sZehiVnMQdr7luzR1h9yoojhb
upcl9IBdsUY62VThfzFzF/deJwDtc/OGnimDOFW+d9d2y4JbGLmJ8m9kk5F538KaFq52iTgt54mj
p+P9m62r0u9WRdFeKBDF3QiQEW6PjzaKXvPFLy5peK3JImnxQZBWmbDtZq4pJmSia6kDpMGoD28H
ZA9eYeumAyj3Y9sD46NjywipWzsnWA4E/untIjocPyZv0LGzHnilIzS79ab0OmST9r9lWHQf2fX9
kzqQv3kpJgOJfOIJJ+8l3tElKPvrAsmZy1n3IFH6WDegcxY3fhxUU4xQqK1tJKZbOHEY/qyHpzmd
8lgrx9NCv1zN37ItmNFsf3dQBiJoU+PAadDPtOCTSGlFBOVZ4bJj0oO1853JivJ5XfWYzJhJyfak
sWN5IClHzZljQ11U6+aTBRJQLeNLK+zOfItmGvk7BPDziS4lxDXoIi6RXOhyTcbbNYg2w1sbmyp5
LOxJ/Serot0J8UQvaG8w+8sygT8jH3VDqq2FA5CTy1MJYBSoLSkmZvUPSnmmZ18kNk4BWjkvmsfS
R/CqGp1fKd8kWQK5yhQ8s7H6YqxCg15j2wxzR6JYW9oPvBcQNLjP6LjrzkWPRh3ueMZkMSR/7Q6t
6i5LldMkhOf/f6B/xE7H/UekLDgfUYMP4SIPEZxIQYojwR44GSRSBSHA2jVd9e5dirCnwMfARd8o
eHMlFounQZc00oYoHlm5qGrmpuanrLmBfbFTL5NZYhYyXpS+lGNxCypSo3AtBczG96CD5Tdbjdd9
0mNHHTt/enAq2czPYFdK6S6PWo0/nFXd5JJaWAofz1RgfOa9SEk8fwufBlLTSxW02lF9pi9UfyF4
wiObRDeiA4aLY5YNk740D3m78iPZ9NV5x9mZnUO4yB4h1JDn/XTHbz9nUFDb6qaTSMJgmBHAWGAk
o2uloj+PdpeJy8B0dWx+g0/8jtM34Z6naqFxopji45JTiaS4iZdmh/mM/PQYsAbqBp3yVFrbDiaC
glt+2LpU/B6syVMgW2BmDTpGkHghPm5jEtlZ+UhCzoQxiuX/3Q+SPNdf1rPLnrJ3qvs+DMAt0688
vZ7Tm6p3c0XQ0LFoIGZYrcgkQiiFYRc5CWPkMBHW1zfDYGGtnq4vyBNG7e3bsni3yZRSPg8q/OMB
Rj2EI3X1eqgBVlsIW6FYC4euZnoz7+Ylsg7YHTYGDAdPS86bk6Cqf5AJEKhYElR5U5oNjYpO6asK
OjrabFEEVKD90xldUoWUd6YU9IWHAHX9MFFA3jLRCzeYZ8lnGqNkBbV7SYdZhQwhqU7ZOvXt8yxO
Mjcah+p2OGBJNrPMgtjLhbpFGY+bmuHv8Jy0+39WINt2p8tCjKP3Y6xSb/Tkld3kFZee6mK9JuHQ
RDPmz/oR8G+BZVCbN82dcK9mZWmRRzgUa8L6oH5M5qVbASjocxdb817zQmYSC6FnYsnUntpbVN2m
T9R9IEfPNz1E+dNNvEJXaazkwlzY7+3rtjIKr/kCjGCklxNhUxyBUuY/A5bM5XJL3fNafjyREORi
hIDszl5ilvWi0+jQT5saVfJt1MWvUCqVJN5raFnu0dEgSKk8BsXf77PL15cHDaH5kee4bGmdfruT
1qBh9K63deu+9G2xi5R2xsaAGjGJXLYDbSA7RcxFQBwFljTl9T99GnNCGCBJn/VRtxTQBXlUucY2
U4ncMk+6h1NmmBfDrMbyPYyutTEuWE9UL/1o+IyZw9Qp6gzpH2dp6cS2NTsqSu2OYFIxWm+MoNdF
PUadTU5Tl8ylCcdUlVh3X+R51dmkMcuAZgODFdCtveIE+fGxTnMooOT8q/fd8+GCyN07Nmi6qDwz
SLLCHzl+nbrIcy6V7IB6mt730OILt7l8966dYSLr6JLr5Kd1gRY2pF92xacFQcs2VZ1i8DRfDkuf
Yba3alLjQRdVXObJYnP6hAwEbfS8X+jO1tI/KYAtdudYp0OCoQdcj9+pFBg916fuuhthRyuRk78A
SVRbueAxH9EohHNtg6nDyzGXwd2LZdcWmSnXm0REURSgfZqrtrjgA8gufbSR0KhS47qS3kauwk9+
nA9By3KQw40uxyrDf+LQK2m5491T0XkafX87AbHpMNvvOY9W27bJov2yVROd5TDVsueFlv9ohoyP
SVRePxKkZEkf7t759cprhmjZruOcCBCyqyn0sBTNC6kWil0TV1I6w7q+ZNxu3n2mZBRWNdxYBDq2
pPqT/XE+gl8ppNY6JqEkeNYKIa4g0yejmPN9OSVQd4vzTWRnvhBatxvVxj3r6rneU4FJk00vMDmx
dodYlkh/RoIyUfKNc3v7yyosJgcPmKj2Pl333+CRs1cHr03zkPcszRslnMJbWfKtljX6ZmcRQakV
euFufWRf1x08TbWeMqgqB32Ei72iN8Af5mc813jwHDK0iGm951sG/7uzGBDBZinr2yABwCsF8Vbv
Y1gsqVLo/frGhCnDRzEM2Wjl2xi1Ulfv7oucHT378JCJxQJvp6DvZyn/PMKDWDhSNmoZkSSfyaWo
4WsA7VrgtlaaGhSx8R7sD8dFt5FAQ4g4Wiv+XOqykdyoX+zDIJu/YQcM8S411Ds68JTMeXz/ldE5
CLYLtA2lnwZt6pA+C8bNvCRHVVrbhBvWNybPzxuie9kRy1DPZA7k5T01YP8oG8kPKiX3Nif5EhgO
L5r+31qTitYyKOBAOEN/0lzejFr6sg79eVoQEJlkghaBTiGcMpzxVBtyVXx39zfdWZMiPJM2Me4c
ZwAHVJeK1qcroOPeJxTTRfdGlj5bbYXS4mzdjOpNXiuPWarBPhh82eaotxcgLu4TTLpwCW0sY3ik
1OW18Q0xBA63aM2D/gj42SCQTfu31W5vYJDCO5jXikzQVS+OQv7INYCz4bzStsdrIJXdWa31MkN/
Va/A3+AAI4qR/Oh5uIT3WEycfp+crD+03ApXbsjHbfNp3PkZMEyWuYpXT6y+jr/ZoKJ4wzBsVECN
gqsncDxfiNVrKgmcN4YcsSAAZsBC0E3pWUZqU/8EsvCgmPbLb/Zb8y7bI20iFsW5eWWl9a1Cq4lQ
9nSxZ3+UkQEVwmOchO5JNJxSXtYtYaC5CHBwTaLJHxKeR10ALshZw3d+AS/5JkVvNsov2RClhXVL
EaL6p+WNe5/A9Nwm7LkvX3LxfzWccdIUzUmMvY4Ad2EUGza2eWy5yQ51Su2EiSJMRYVKUJ3+BOkO
rwCJQvgSnLznzolNK/qtRJIgCpo3ZksOihaat1MyunBuBn54tBe8rSfRhqiYau2GR4A8E9eGJJhf
8GgwmE8stCmaJ33cW9UJq0OWerFv6b8yts9HMC5MJD8hznVXfoZom9Bex5Jh5d/ko++9ht/m3guI
Wqs+aBgeS3xJFLMa/nIjAU2ZYxvL0YVLyufNOTweMys8uXQx9qNwc726AabdH996XQpUBLR2SNw/
LO7XIYwXLq2AtmVUMevEiKmeIa5CT1N4X64PmzYOTTwQz+872Pvi/YjEx205CW+6DAv3vKWLjhYN
QqOf4TIY+aNTPbVIM38ug1UBwXJwRvqCWKtr8iQ41QlvBPGRM3CzagnMNXnKftwgaqgihmPFsFxm
pS/4CmsgW3JQJgB4W9OCln5O+wH5KNYhZWCBF8gDU8VQA5bLfzt++xoLEPy15p9iNP/kX+sdYDPQ
iyz/JS/TS6Jb3XMvOUIpB8ErBRNIb2rhZ0Ne2qjdQngilh5uIMr8Vl9PgmZnj4yHEeGTmotb39y8
5iLpYBUTrCJKywYCmO+RjoM5HpOQopFRQAIKQo0OzEtF81dqQXRYB6S5llSKIqbJ/YGH5GmJc4uU
mnE0TouRqbEi7u9ygApsVc5URhMI6quX/uK0Wa/m4Hs1vj17JiRFzU+RngTnDl+k/u/toZntmmgM
5GR3oD++ei60ReC69U/0k73+HIxTV6VBNBzJxnQbD4ZKSl6Je1qgpHFZPLK5wECiYXQwtnc2M2ku
/O6/vEVVoibdCT+fn1ZfNBIZWm9Zw8NkRPFoyy4gi+D+0LtPacj8HaCAkh4sqOvAq+F0NjQoa9hI
mUoOPbV6YEGof15OZAZ25Uk1eB6NH4ULNRgiS+y+Q8FHUMoZPyF3xVMyzu3IUwmILSVmRAxvz2CA
X+j23djNrQTen0ilTH2rf+zJ9/uURIjktPHxmkz0uRMRULA3dbLEZAa0BvqlVXxTqiuIzu4jbT1e
dZllh2B8fHpmxbU82D8xLGLZCtdrniTOdUIhNOj/Msp0VKejNAfB/8zMVKne+MzRb2hvMM5/R0u7
MvKClkR8NYlO18E1GPhBRLRxwLlIkgPcQx3HGZISRRW7zDte2g0dp6364EPlSXH6PK6uA9LUCq8W
q9CGXDskiVWBpCG/8iKS8vfS++Pcp9kLmxXPPheheDwxAL8EM3G8605FsxoiQ6fBuP/dCvFiv4W1
t35MtvdK5TsBQsOU3CiaUgyzEJxTtNpevx3nDSHVCssqlRM8Uju6/DFkMnpL6UL+WBo5RXrBe3u9
62CkVHwpDw7+kB7R++TQXs6mOjQO+Z7Hxx1V8fFgMBh9IsywrhwiiWshxm3DNdCQ6Qf8rWdKzXn/
Jd1zRfVPyKjOjgsu43AJ84SHsKP8O9QDRXgUNjO3KqgLivNh7KmBPzLFGi7gK57z0OEGT4AKuTtv
iv0YMQHXaL/eNaBb0YnPL3Oe9JDU/YWmx/ZQy2J4SJlSA90Fp4NdIytYTvNA3IrIglgm9AgIzO5T
hju3tGkYtmLotpPMHSmq4MeKx89lKsYcVx+3YTPTIt8coyGtV/M/PF4avnjs68/+J1RgOCdvEmbk
uxW1mgM6Kw6DCHf6U3uaVnjv5jn/8qNCwArCLEXs8DpJynvV5zxPEjsqXBkYPC8cR7BIjAA3xOSX
lKgfrdbxlHIEB78Gkl+wBC2Tl+F2y+Om7o0Jx3esGDYB0fZphzAzVUE3JsVWkrXZq+TR7P8UOpYN
M84g/1RMol9NwX+zkwSoyhQb4mM0jHtYCBVi662nxRDFECTgz407CO3VtFYBkdIQj2ghu8YXos/f
5vWyk2RRW/U1i+7Ub5d62KOA/QNSiAwTpq9kfI8MloKwoLiKwCJAKbN+L+UFUvaMB7tddJdVeKwQ
enywNnVm5G3ShKTBrW/t3+WhpnySsGPGb/t6xFXj0GWWtfUcDm9RNCvOw6x9O2V8EQL1ttRESIGI
LjuSxiIYBv/c6bKFtBNUr41/jef+NLSfrdSggV8L4F1CJhHEVijn8OsIHud5WXcamjLyKOT0IlmO
Eu63OpvjGiKhxfK1IEf8XSdYPn8/adhDmaDaDszGx7ChrALsdsa8AjpR110Iv5wy+gH2H7TDwf0z
7rzLyCRNSlh+9J2EtZThsSQT34M04/Gfkzw+uTPvIQljElgzi3PvXvUVapqNwv3p1QpXnLr86qmE
zYd9lJSPFJi6t8l1bVdGjGmmdsiV6nSA73sza6g2WjImq39OZeDSW5RZKzPQXevrCCfogiTuqKeh
W3rhbdCyGwooepKkL5bCOHqAOsPEogfjblK8dnxgoNJ1UbS2xwQCM343FyzwmirtfDKLmam6l5dn
V9mPbnOeMT084kRvmCo0QyTW1qXvKl4o2mRiCLq8o+R2jTaZ6rn8k8dd93QZiSKIk4vGP6ufV6HZ
Txa4ztShtB77NkVZj/5qLoL+Ljqpjo5Y98142F2C2HIzxm49vecfyYAx8qnW03MtHALCN2xGXvec
VxB26ZPLyq/XWsSH49G77bcVOCX3S6u4FNHGe+EzCYZMK2QOPXO0QbPJ7rnj0NgBMipvbTTcNpsE
7Ysiy9PRgcXpYF84PbG/KdkOqa4JpumU+TAeIUgw0f1aHCatgMUz3MWjF4Lu5RrB5qVLHXZq9VAs
hM3M7GzXi5OWd7OQlKG5UOq+dp87/0VskXqCbAvUX4O/h37fANwkOqdXC4IviLbNOIoGt1z+1iMt
SXqze1a3D9f9fwUlFiLIj5r2LY19YJ4zcSi49wcTHtN5iGNrAbQ03pDEe7nOq1kyH9u5nel8Au1e
7STlhEr/Ag5tcCPRppjcdjaXu8rt9Q7ET/sXpOBfiHDQmv3BfavSsJhfSx2CoeDo5AlTwiaNU9Om
w9VnYUXyLwRDplV8gHwE2dRFYFpS1H4CqvWSbBVHOpltUBG2Sc7GLH/fXbK2kjbYbi41LbAI7cwN
HNW1+9H14Z9rP5vN6vb6UsTKjxBUR8gMb6NoySdytL68anl33zu7aKReemgaF6NNYVeHb1rjhEmS
L5oy0wB4zQEM+TzRasoWN8nuGosOgESZDRygugVowKr0/OW9DXEUNzL5KYiALJ/OcPKaJV5Ov7sg
RRUE3+duhJy8OX4UlBn7F8J2DP1vorWWpzLwRTGeM+8+Im/15f8zJe6tE12eaoZ1FG/3zvptsnqH
368uen0CGXFmALxt2235rVQUhpGqdAha0hDfxX/x8xz6wbEK/tmvrMfBtmIpFxEdFJvjogVZGttu
/nOu6phf4l7dwVVBwLVJ/MekOq8P6dm6tiXD3T9XoMGE02iEsbLr5+yHLCDMnt12gcO9XCqxMf/o
T2tuemBnr55CY1alVXWU3viqsU3dSYF9FheVeR9eDuLnEPS88cK8gNvNI9fEPp3SFPpCdW1DJfUO
dwF2DGStAXF25KgXHCp9i/J8NoOL3cTT4kLLa0N8gltYTMFxJTxqkzH9vLNlLDqtEpszUDHfn9OM
VESZma3BvJLnxFmc7g8IsNZp6BsDm67MoTdu1/BmVNuceAQ6hqFZlJoSRQ5sL6qVN4OaD49ax24S
wKcrzMDUYmPhiF5tELbeKNQPT2SwuFm+GSgt1+AemaQJzMzN4ie964MpnTRqAcGsPo7Vup28Opse
ohVu9+qPYq6EQFYpOXBXiIqARwDjrplhZGDBCaXR2Htz84kWPZpTAyeBWLKb4RqnGTyZ9Z1BqFDe
X4uWA/FtNizxsqqPFxbhUBoBRlh3hLJmUWsiYKr9Jrr8xvOewOl0/4nAAuUYqhdKXGYLuhDXVEuM
npBnJQ8x2vYIcmRMmCS03YDvE603YiQrxbXu6g95WGfD4kOIlZ4PlgoqtjHFJpXEjffcV6aSL+k7
fnhumAicXi6rvLDuFIEA2jCBcf/2NANbXAiy5ag/NSPwbpx3tGYg1Vfa4m+GZPAxHFhB2oJqdYt1
+CGh3kyzLeA0MEGOlVvVdNE/jFohbmg+flhq0IUgJE+kzFVf0wTgSmxVsKi4NmvrJXI4LMomx8lD
yZGmPdTjn0lnFCnShirLG+UCy2qPfJqaCirRJlk8v0PWTs3/75h3NhzDuB+srF5upe+YQw1SZ1tQ
mU37JOSZXDOvYWpJ4Jf0+QbEQtb6huCd67Oufoho6grTvVvwG0v7YIA52fm7RROOTVFdwKCZp3+S
4ZPqGpA6dCeeTipdbtubo18CteiLv6Hxv/KkElkUSg/hVtJ27PYM+XF1ExrxZrmF2L6THMx2jG5x
4edLsyOsXRTSAP/QvM1rQLvFHXtZaMxjNrrNgw9r7cyVOOQ6LHvx/7WkmDaTrBUOkKdO+MscB2F6
oR0IBrCdoXvydWbXMwrC/VfZfMRw0CGX1eQlUiINb2NbM01OZO9zsHRqJOvgLVVpVFaLDU4jjRDu
LL7vK1Xh+6rUzKnFDJqpb0XVrPNrw+V9jLKLpf6O+p3WL+NNyMqlZk7hwxQCALm5YJQZq0AxBgcZ
NEhPLForUcW3fWx1OWRiWJScDhRj8hKUpwyCY7p9wByiCfuNHATAbeOKddNvGZFW2tMTpyD5VKP7
wxTBSS0pxa514+9b5DBChDIDI8CWhZHl0T0eiIuZtUCvZagucE9l6VxBUTgyWDDl8aB50jNPuFgA
sBeCgys8KdqFPnNtUwQcFSjgAftFKGMZs1Ct6ncoMKmGN7z58hvNJhlYFLNLyvsQSnIiPLiOWkny
2YVn6AByVkzyndImvaFQhOqAxJ+7VFJnf3vv9icifD+gwIBzmw+nTeiTlUpUQfSN52uNDO6jTijj
rrTlZRe6YZntdtF3/C0O36cx/zyu41Ek2wg3eyplB090P/z9qWwVMous5xpq0GVL/5Rcox95hL5A
lslb6g0Yi/MrH/U1uJe19HaEieb1tDshJujEt+QJ9H1VRAhU+8Mn7UvgDGvfUdxAEoALhRZRJiQF
Cd8HbR+ioacuHb30Zye2uGRDV8YQaIk3Q8WIPZd3X7jaH1pYGavbGEEtn5cHIh/LrBg0KStB1ArJ
MVdRwpvhKp696kPZyNSPCc2xLHHCUBQ8r9/OyEh+8k0ehCyQBpg36PVc3Xdc9+8wuwRFqQqGITwn
K3QuS0c/weo7bPx4KedsCR/Eme4MSBWh6gdfEOMDJPRhkZGQcaJcDzAJGtPvE82WbzmrgvgD05Bq
9tS92vDaM58bqCE8l9sALDKBh0ntvHtaUTzk9dEGid3QMvjpkdvQlX0+FK/4cTqlHhvJyAcQDFkv
ioZFEJ5XrrZVSUZAkLY4vkCrS0Sg34jwMrtNXRMNvCS9fKkKZwGRfGfkqZ7Oo3/qhDQw0wwisTZF
V9ndNzW/P7N7LPmTUoJlq9a3Ud+eeGn2j+GNaFmbJcH9GLa2djflzznVz1KZeaXIEDf4yAS9hpsa
Ow7vOFqrn9QjAbDNJvZwP/EjEMFqMCAixh9YyGiCwXCU7RpkaQXL0OPtKMMsA/+gMxQYfmKKTMDw
MAFGry8NoOPiLiAQN+SpzfvYdTv/Lic2yIt1nZcmu3j9Sn/LqgPf3lUUkALoZEMs0G6aIqynvWIp
DYmLv+Qp1X0Ss2gRHzTtBlrGkRKwOcMMsqdE5/1hAnVUpa84Ixn/jIzEpBkaS+Dt5oEs+tcDOJ4P
V2jhbpblbDyJ7Gru+xHjvwuUONew0u4UD3SajWC9vzLAx019ij3DWji67oObghNSgMtwFxQb7w9f
VVGcyMU6TSLYo2APxliuVSBi7Gs/RDa6LHNYRibjONW6t+uhjrwfeQHhNSM5rfynNdsOrbc/UTYT
l7T2ru3igc+340sFT+xMe6wXo40nCB5dIFr3VUNg10bLZHV/BPs5mpfzNLjFatGXnMiI8OrzoQm+
zOqtahQspTR5kk25uw6MOwnXzlDwea8sq/IUnE+vJeR9kiIj6pH4+K3jDBCNhRBY8I17T9IV8tYu
XvpVxrmMF5L1gKa+apnOXC1+cdHGa4p28dgaXFvVNr1t4UH+3sVHceXGMFqtfpyGxfsJGq6Y5iBo
eJirZoSmTS5F8m5yS5nX6YvmbEh0mWlPhm2PvklRcu3/DI8zd9X/wzumNBU7chOuV1Rwi+j8bN3/
tXeEN4nK22zEHeQIjcFyxjUk7LQCXhD6gazQlp0L0SXSjnjVo0bx1ym+tFOJP4C4O7CCQL2UEJvR
ZX5jaZoS/i5zcdmvfe9dIthqlJZCNakoQzwdDetGAdpyK8MWgxg3iWEMto8ZcjPvsP2PX0I3x/7O
i/QTPu+qcztZTX+qXX5AwwDs5jIjxM2MBPx1H1Pb7qsN2MYc29vmqB57hKTO7TA3nQYfZWTilTgd
SaLhtbQSGTjbyzD1XhMt0qgBeDeJomTbZM2mwASYhGu8nyt6bxB+iLghv4+5cF/g3xuyYb6fB8Jl
i+F2sXm1XX1PUlJGLT/EgylSOCHCJ6YTu08us7MwuTGotMvQTMKT6NVfzOtTwe90MoxcpZoUJ7Aj
cJvca0OZZLFvhMDuo+PmG4xFKy2QFIhjCJowCry9YpWxNiZbxN7A3eNpKst3PaZ15lsUe5HT6e7D
5BLDhj/SZ85gJjslf/yfkIIOKEwKYRM/N9A1me9iZKiAxwPcgloFYnGygkEXQuv1BFb9QdEnGBF6
TUP0l7DNtgZnJsKS7a3Drvy5CQphMaiZbDdpm/9+/ZU50JDbV/OI5Pfdb6Iqb+WbEgo08kipZ7Nq
6GOkIX30OyPgwLAmbw3wXJ2XC/ZdJA8lOg7dMhfziZ+3plTVqa2h3wgub1ZGJwhaLCfiVcT9bLT7
Db9cAvQU7Vl+ingLhmXHRGTVfVLAwW8AJ9xBc1Lfeb9EDZDobIM2GKq3IaM7PE3G3cXNTEVI6xgD
g6UWchk1JPItPuq3aCHVExaYXe31DDTLd2iudTePI5TqzXy62KWx2knHQtL+wOSvVz8Hr4bMob89
1mXjpNugwITP4O3diYVkMUL8WRehkMa2nkAw+ot9/pRpOCCvJ6GAIB+bJXFLu5me2FZbjAm2ig3E
GwcYpwp59l6uCQKdRCiRn+KHfHnuI2y4wuhFi4nEAqpMWwzhKGGCcBA7tjH2pomWaKezQLqGxhWE
V2jAYj0V+tqmbj8Z5sSrnA0ro21h513FE/XJWjpEC11bAHecPb6JI3UzYZFemzf1pAp6+sDtHiH+
7aPRHP/pcQYTL1vTI+5dmh0PAytVn0hEHktFTxRvCvCZ69a7gR7gDn1oKFyryR7UNVAvuHhwUYXo
SRH3lRmrbbJ2Z9KnXnzR7+FAjP4tB22kZy1wz2BHQpb6MJhUdmjMS9T93dLYt08rmXf/fVqIPLuI
tRKo9S3t6tN3IcRVF6FaZmMlncdcH5fxAB/zHtdpeFEL2oDp4wa23rTNXIKzX0z7MdfGaDjjF8A2
nZHiZLTyUZ+y9I01o+kQY1qZHAcdZlO5Q5h8v+8jn7cPS8Rq1dflQwK2DXkrmTCjkdi61KZB9ILI
zmYHsndJw7mlOVFElNwN3Jai9TGq9m2J3yNZbf8RHiVt3lfaghm2Gpy0buvDT94qS2BdtJoa0xB8
kpFlc/d7L7VxYzXwoZxB/w0COmt/QOgy3B+yB2Vvkayh46MNNfeDmVK74/GGlHguNhBREg+5bwmw
O+zLqI1lMYyRwAZzWx0N7EgSFzJjEKpB1xF0H62Rz7AGwu4v633D7QWDaBOHkLgn3EbVO8bBYunr
zG1KpaRwvYE9RSXTcLKsRljVHpyoTrNQ06CDciqtSDyPwkjylXHHR8K6RxmASO183zBEBFWiygZQ
I3TrgHM3DF2FpaqnKGl8FTPV6DVUcwqTK8WhURWrRgtVW4W4+r6X820Z3bYPWPqpnWqGAiGyZb+l
t7gTZLSWn0+ke+cFlI4+Eeo6qdBrZcgOSHx5xvdPYxm9/n+GkoxWEVF3+t4xN2Nn5zSzsCPsS5C6
swwU815d92dJmXGGCimBrsoM8mMbp3PalyRSRZAKJ5SOcc6E4NDj1rfaMFw46tl0eKTDEe1oERsO
13qE+Cp/ld7rXVcgEYxJ1c/uARRhl+9x8hZkkXF7QCNAgyczB/8JhfeP9zi5Ez/d4qv1Pa4N895S
tVpCx/YtXj36HAcB1jqwBkfR3H3lqkZ5oH5MbRu3vd/o9AJAmCbNeZH7QIQ8KHrTFx829GgMH0SL
q+hn2/05woX1GGDR2bAuixwJVfcJCgLyiA2qbDdIKU01UF1yYjW8VQy5sqxYAjwWowjUaC7s5dP2
dZvYnp3KA6QfMjvJOhLmoTXaTVc/BLe3w//r2majdRoiS9e0kzV9N77hMF01hSbqrvFppdrHHSJw
5dAfFB5fCzvH+ugTEhNuyEHv2eOQ1AqU/bcw+y1E+k1AofI2T7WLNmE8wqMWD6mitkeX/uLxq+vV
znkN/YvEcnvEJ1gnG5dr9x7DOtZ4EoQgQGjbgWDnxNAEiEd2McfiNPjh4kksF4hPqb4kHAGVUPST
faTxbdNqKR5ueY5lHfPJROfHHIQzD88yhcHNj7G7L3OoN5eTEiYlSTPoqsVydRRG2Eaj1dmg6QSJ
E5acrfx9kTiK9DGxC/5/JJc9mWheKCYEgrBOvxRyOPCaUpr2QcNXLH1vi8B1N7+yVN4kp/rg7eUa
EL9FKN5MtITXOWD8OlwvXq29nFP5UaikMfjYgmaOeX244YbCRIu+BVA8MWzsThCrlT5H8kl/bqFq
qfrStXBcOJ3Gyri3/h99aFtSPl3XGkfX5z1t/O7yb1AYZeMDoyaQZbyUg3JFKJkynA/Y7UauqPOc
qKjQzmoTTs276TBjduqRTwpDURaoYXjsqRCO2HxLjSPzr0DmZfMBn/4gh8H6ZLrmM7pKWEFBiNFn
+qEukKrU6cFK0sW2xuaB//MHcMB8nM2WOYuRuIGkm6D9x8aMroi9jutMpHnvs0GB2U6a9Rzc7CL9
FFD6y+oyi89C92exxjrFXBniXBfnuEd0MOckQLM1oQXAoymuw2BOZ+dLrDaxdxt3ia5RllUUfQdD
xOVNmUSJBD6owzcwQLRRhXQ+G7npLZeudqNOfwJFG4JZ+FZ+Qm5ZUPIDNbuw4sLMVWCEFAKpF3LW
7eJm7XVEcvpZwb/OHwnXV2KvUBBtJyu361srM6ETZBzS8ITqgCKvxQPjp3JJPzLjzjLujojrjr8H
LI8ieiyQrZHyjuxNzhi9J+OfFxrbPFHLRqrR/C1VfVzijRtK90NOaivrFPR64zal3mY5mQ75phMw
6mGx3sxZrT4t3RmKHqwx18hxZecQYpTuZafew7O9YcqyuEP3eO/gXm7aGvXLL2b+puGR7HKfNWpm
yOQb+h/c73sqxHCJfi8yyucGm0Hcr2sVa09KdxF3Nlb/dqbk8sdKPEmrtR6Q29bMq3smQHldx9v3
NYBzVnftIa3kW6g2MSa5ZseNxYlTYhDJGWDqGLmUWDnlRLk6+ziPMpx2Wub3nScd5bSJ+7s2KG7O
PIl4WDPr4QPiCd5JbBD+DwE3djhtV+YikNd9TyKBe+SWZ2VzIfL0D9/1/9TWKuRtsv0DIBohbo9d
wHB55Y8DUbHcIYDYzRvjgIv1pqvbqZi1Tj3QS0kNrC4huDVwZPL6UMblrqpLgmpejE1pEb+N9m+j
i9F9ebDE/xcAgSlmKihC+PB7s1Azp7kU0rFCLVtQ14eU0kFWPv+WxHP10e/1YHUEktcIDE+ZAYpF
zBS9t8Mo1ZMcKxQizerU+fYfm3f36umhrWrgkQYhGwgj2Hp0Hr8GH3MELyIA6daxqTfLsK4TazG/
vm1B13HBa9gC3Zob/eseeNfhXTP183uXQ76EKe55Kx1k5ZwOWqC4q8iJJBuci4DC0MOnArUWoo9y
xMC7hAus3YbcaEC0vHWv/h8+iEquekKKEc62R6gkx5jNDRM2piZGXbTqoMp8pNMaOLyKrbx870MI
Mqwwon75M6DgV3OriTaLYKjnjPctpc0KtWqfIh29zlQr7wJoMeZhn81Q002R9siSPWHClyUdcshF
dIRXs5vJ86/XjjBGf5JQ2yUcPyw4hewBrNAEHh4VBO9XEeCHUdlVz2DGWUnsr01FjrWXoCopuRun
hu7MKcji4ASBWeAMQr1NG9W8AmsejLnrIZN2TcwztSe+3CRFUaywYf+5BTa8OwpFXjLoatp/rJRX
4fuhVe+mPdSc1u7ULRavzi4BxlYYLO8tGvpw6I9y6NiDyaoh+rNmsWVObnEb4WyehECxOtXTt0wL
kvzG4o296q5UD3YmDsWQiPpeXLYojWj0OVBMe3U/uSFzgQbkrXWSsu18gjNL3QM22mBML1abjWxy
dcsWPUVqzqbIMGPJRrxvvX71GMkSPKX+Vp3J5kERM/WViboevuyUUoXTDKvzqbcscgiAksaU7TOH
XYttBceVdrxN17O7IbPxUZWZKj6KfEBbui/OK7PeMNdYZ9yfv3HMyQ7DoYIeCL6/5w38hl63g+kx
cfw6ou30GmITEZ9E/6jN3PF3OT12tP8iMEsFxuwevVJBy+yqWrA/ejRppEFZMpx8h3ryo14lVnZZ
2KfDRYutVKzTIZDYaGQ5lz4TLJs5rsTQtmqX1Dbk9uwjJnPCBDFYlndO9PRR2PhZSOCzo7xaZ7L8
wpztcks7hk9/gSO0Nl1ONbF1DGST/uDXdz7z5+YEqan0XC0YzxgdTawCDv59bDL6kXT23UDI2mm8
146OJbPm6Ge5Q4cvcFLVuhh2hmnUYnx0QXvokke1zRmHKZ2fXfpiyZm0fqgMkizCx28q8aNKnSNA
a5JAyvlaSDDEmIzc2s1DqwPUQ1YVbw98I6zqNQn9XbLMsm3EQhglQph4r/XHLbjKY91KRqcKK+Ot
e5qAhCpNAeuahkNaEoaCljdBHRjb3kUWwdzDtTrKS5IaWn3hMXG7nPZDv0sAY0pT/4kITG/iD4iJ
S30ZLsyuJ332j/wt+Zf6ptKFcVzOCbZsn6GnSWf80ikhnN2c2QYKP8xcxyNyRuepGH+COMFjewUI
IbMbPArXiP+V989kZn7S/eAXZ6laiqOy3WZ77EHoYXZs1B8+hszMWllRaGvRKrH9v23KNFahjX6s
8OZspQTmwjqAolXXfa/nI+GCW0TZFio7HZ92A3YV6JiXc9fvbqJnyIHrlASjoedVi5ySYzpl787Z
5A89RwjMdDJ7Xi9LwTRdsqvIU6Ax9T8hb0XbrIkMLCdDNQL2bhKYIAgfJCIwkIj0Z8jZMTvV+TL1
5FbMROgstigHmdFy+TT6e+3zNJ7CWuxMc+L5w3Of0jZUeZEOf6pGKabQ+sj2+VXH/D5diUzDxqoa
DeOHLvMsdbmZQkbDCU1OiQooDEXTpg1tfnP7zMgICOq0iTGdWeCYGNSq/Rc0C/rSSE819qPsyAR/
sQmYMplVs3Ojd3Y8VV47dKgAXQX3k4GMfiZUK9pWIBbhhu59YDtYc2dUGwlnDV7wUOjzkxZINZ9/
YtXO99SvMOZH0iuCSmu/TAoRsG+XXMtdUmfSxZEXOik1b4ku4hiKubc8ijALyrLpdM+dNEPygAP9
6cmWcvaAGOuDS3q4HcRxJqDiJ0yx0WNwXI2OQQw1mG1I5NB4QGpTLfqv+swqUaKMosV+ovWCIESR
yUnuszegwfgHmgAMNNulivQPSia7MjuBm6LOBzAGztrcS7v7WNiivRxWWRsxnZF/GBgRemu/FeVD
aBa2q3X8AHU5xK0fG9u5woeFro495OlNT44TDbrx5KTHx5cnH/XJdOEuvfxy+Lylh5cChdQxegGy
Et86oYY1ZdagoAYOdU1BKkDAvjs1maDR6Xd1Xb1x4flU3K3F6RBjpoavqp/Gawagd5vZqRb/bmw9
4c8MVIyWdtw001nMfgcXxNp5ctkIbIhSN7+cSaSjy4YH/yVvKTGMxGLg+FySRSt6GAUxj1HDWYqx
CR4HAzWkpNUU5H53vDniCoBSGfocQPStKTakQbSrCn7Yi52f+ZOGOpvFilS892KXrxbrgjuMiK2K
wRvQiJnvwG+5UY1XwRpHsNMMfT71lpgd2xC5B6XE+ydBnLykWJELed12vaRP9pWTOtlefcBE1WxS
M7nodtOCXLoEhYOOm/wjBX+0AjFscLjQWvzgKVFYYDTpv6hkiICQhxIC42ePui3k2XwYSwNhdMxY
vKGvXE9Jb5yPB8ZMTH36I+qX2yHM199btByod+3P79Ti+gvj0y3TPLZSHSW1/0/ugShZ8NADiKbr
94AcbATSIa0BuOIhqTkFB/WvI7IfaX2GPO8zdNEZhNSODqFkkqnuAJlh2GZYBJmDGDgIC5L8Yk37
gu9dV91Hyk9TtYhGLUYIturTQA6ni3r/t5DWIFgjWbbzCsEdE5ZrgcxVCx9NHSyYgsaDWPfKi7ag
wNXiH1AkvTEaLbfeOn1svdk7nFNHyuA2zrIemLcJoY9hWL31hOcSwiBmpyROnIWcFpQWdFt6r6U7
I6jtImg889E+ZekNptXwnTRdNVheAIUlIRHeQC7LkwUqp2q8cAhZMmKt4EspcwH7uTUG/a42QWYE
ycRO5wMDCg1AT0f18fkEM8/iHd75J0M8LSkBGXhsuT68CnPKvmr1NBXixaakWIhSNhsE3NSVDV/8
L/lQ+ogu7YxkyQdLUHB9cxbwTP/O6FpWX0qXIVFoR4iXHcMH9eBq6921RfZP0KuAXWsh/72roMGd
mLPaWLtMWWD55IW4WsT6BjhVTznViHQCubQKLOXrIVG18SiHXAJrQA4vzF/NA+Q+DWacJPhsKhXp
+JaxFdXeMOZs/rLnmJVSPsQWMlWfwKjOkNP6nxKYMygWmZRIe8shDd5atKjFoA8WpZvde5ttR6Bw
vwXhfboNDvoSIV0nfPRrMgxYDVKSUIj2xt3jFsylK4lKIJtWj9OLKfTqPoc+adGIMwm+unk6nM5B
L5m/X0omtBNsxqYp3C5LysWjqbsehgw5vfOcn2Ox7WIsT7CazSukbw5hCHzst1r617MQykAnqiNY
xLhfzE+kg+OJI1WFTSb526Y+3fWu4KOglJXeZ+w03TghCNuXWbRryOJej8VU8saWBThQ5CQ6+Fbv
Chq7YXKAcqkqKHAh2PY59KD43nqbMCVOgUhhVUaYnT6+iufy0Pc/2LtDqfP3RD5K66Xrp5ZO9nq1
qGmomc4ZxI3saXDHZLlwiu90WVgQiR5zDGHP2crde6faIvv3oKzgm7m+JNWOsaA1drBvrXYKkUgx
kd9cutm3WKvSdShGLrUxMceTyWPq7xDrIm0fTQ2+yTX74FPwKzjty2LGWj9Zox4FGswqVW0uw1fK
Wy7Jp3Gso9O6h3MoEqlHcKWZ5X6O68u5s4TMC6eEqP0WwMjfUAq7geV+U1RGeNQX0O87fuNH8Pub
0tjlOErEfGHGlJjlFwFeE66+SKa3KPoveFGqx13fC65GihbJvk8Idd424a7YrxV5freLf5Ojfa1O
8sffw+fkwkakGdPZ+b8+5fsClCJ0B3pgYeZI+47eG+YXf2cNDW3ulN5DbfxVhL/VnTX4DxYfHIDQ
dyFFhJHIpW6RaTHd8PAUOjhvGE0dxGB47fYmXynljZxmFhc9B9hMAuH4iK70eBLq5g71Iv2i2+Rd
Tx5vsCLT4Crn9YHNHQlliz0aSHLRaptP6QraP+8T3hST7kp/kkMcalCJ1w9VH/itIA4Wk0SyPol0
0BguWxTWjcnY6nrFnVQSiYtwe0aCzcEnqxdR7ys3UembnRzlJiqhBPEVWrNqJessdri9JvpmRSoK
VbyxPhXDo9gRH0HSz0p4vp8/4QN0WALhmsQ60/D7t4igbTu3Syhd5YHTRDS5KXkVHnaYWM3JNWTJ
OYjj6Kuj92e8D9CDgEEYDrMnoBzNAd6ZapPj75dvGE9pkHkE9c3jYLrrIP262iQX1q1S7IhLD9jk
eGmeua695HYxJwgYC9Cl92iiS90VyVAfnaWSx4X6L4TYJ/7aqGZ+ZmrjIw6TPRdRkNAmG0QKorbC
dM73O0+Vgb8pkuyzaeUxbi3cshsqUW5n+g1Lh9yEabBhLHgQv8PbSI3qg1MhRpzVvtsHtsEAyvUc
C5PsvtrML6TiQrdHm3zaQ1CmCv6rvsmKzSepEJyKf7jgD3Tl19FLtBwLnqfc7Dl3ybl7Rg7Qab1y
IvHVdoVaL/Fjrq9VUT475vnJhMr5tNVkeicdRznZhty47Ksjny/1ozy1VLVlHrKW6db6nWhtZX71
JXhdoveAWs8qcCKQ0ynqT4liLJyfPfJsVtwIE1jgtmGJ8db761erTqN/9S9EkQjTcmBEL1v+WYY7
GTH6FM4MGXTXlzjAcFNnqiufZwYQ5TdypBbUX7w0Zbpnee6ugEpdrodbApads2FHENSNnUZwF16+
KqAIrF+nCjRtbhAbBxYpddDab5Z3Nj4zo8uoqtxgP0j/kFSgrMKGY6joP8P4PQVYdy8hvZV2q16I
zzwOLoc4uDU5G/WoEb4VUavL6rxNfMK0Wuqhw2pTXiyJPbhj+IFGXqDLY/Jd2wb2xvk3RINUKpQB
+Shsjysy9dv1RMg6ANlXE+fNjxIMPh9AltSQv9ZE2OAB7Y+Fa0hnug8TuQApwUMWoWELvIV0sKNm
E+8Ireu8NCnWegeqQd8+QAQrFuIj6CjPf0S73iA7+hPk+pe4H1JaE/1otRL+HtbatbUT91UglgvR
K4caEiq/Vkv728WQIN2MW9iTeNbQB6OZmejLA6CEe3qflL5Ox7OSgXlYnDVdmDXYCpX9HKmGc5pw
O7Mbx3Tdtbgck/7fJ9vaxC2m6qiMKYmMxJ7ZM/NzXCC4EhKUmZUf3VR/CMiNl0Ewpo4hNAuA+oRl
Jb3vwedhNzL/E9hWkYFfMOdwYB8M17HmPVC0YD/RHF2w/IbvSugmaVUEbcyrCYC5GIFNzTGxWKk3
cI9CQLlGcJ/h1uLKqcqFQeyQTBVSLfNrxUMPmTlRapbC2SAQIpzDpTrRESfHEfNwWDjZbO+ZeJJM
Y+9D52fOKQq9wam6+dpZNcglgejpR5QhMd+7Pb92J3INs4qqzt3QiA8QtfGH7jwZRbhkWrRYaLUF
sIuQCIv1lvOx144vpVzzU7og2VCuad4xlttQGsXHQ9hUNt8vvRPGkqN5XsPmnA+vsnbriSp/5K8Q
9EvYJvPQjiYu0GzWe6TcyFhz+J8ut7S61YM33KpOZddq2lUPxRhTz57iRsvVTALotU2DH5MCJNed
cxSu56a5CJeAf/fWIAXtfdDokVN29agPROvJ4GKdCu9uPvZl66yBo7vCajuU0OzqPZe6J6nMCbUo
foCfMKr6vOX62BeufgKK7+igETKgWtSUV5vylU5wW1njcbDTiqxG1ULxIJzq4JgtN6hvXhqeiQdL
HpE2XwtF+ohZ8rFtW93s7ByrE10Oe7Fwc+4Fzo3PPC4I0ltQPBKEL0I2svQPRfTxgQQro8W6pZz2
JhjdYxuJVSu4fVPcUmYKUMQUi+4/AfyxWiWTOJKFCYs+4rwGOIz9IjgNLbWxBLQlEBLVAo/tdbbr
ynsdilhCRenWVTUkcpr3dH8d7/pQAokIhJS75tWswQHzQWfTru7UwwmrSiOMW8jw50crGC9b/Ch/
SHED//oyC8p00StP9SpkciCSHlz2+h1snpcTfDL4KoULmmE+toQXiiY3kF0xRWVhNqXn8yMJFQXU
prqa6l7n+e5MnZssnXJRxDUgzXLCoGNPnUA98jD6Qms3Y2qY8YDIK4IgD6ASlmh+hvZ+sVZAeedK
6+r8gMObBgy/gS1gKi96tcHqH8X0TryhHef78esXk3QkWoKGUHKVfT623v0Jzxre44mlFiF6DdDy
QQTn5RTw0zDL2YCFCizv//PEUnnpu+cCOULHveXuVPAbqqKvDzt0istxq+hpBta+awrbuuyRwO2g
caQxvtcNSWo/AObykMOxqq2rV8bBM1KLeJnKhwhray3sd9eLyjIxrhWy18fV0yo8t9n0fbP38uGI
g7FCfKMRTttxAJZ65QoP47bspUVlSiGybFSmG9MtIKjQOraPhmYzp86bsTs+wfIWKb8WCydAMS+b
oMhIxFskVB/wfWDYtYCRnVqhGyPx9WwX8jCWxruf9HhIT5Te0YYDB+Rhb1C5mZDCLt6e5DpCVuDi
/TkBEekOU6ao0tS+SwbNHDgv6ur2rNy30piukymghH2X8uprEIUOqydDCCtyLgJdEHkQzsGs6iKP
p6mYzQaLdorxt1UCTAndCIj+gZ/7PZ9wNEdVJP8KKN0n2yUGQ/9GivsaBNnb2U+ZM17DoQTr20rW
so9L4+FR4IpHGIKVJcoY+/wZwZEnime5tThjVaqlS1NGAa9EAEyYqcdBxVuSbslHzvHrKWdAMwKZ
J+I+2Nw8mOBKo+McMbcs+Q84r17MK7uavOFyHvQGAZ92HdGh5dB9KRbg+dAMoV4RSG60RN6ypsfz
Rjwn21GCQG7JRXeaYpULk5EOIqgyp5S/Oy21hbybOtXrJ6h2GsQrpyKrkV3jLALvQlTzAOiSCcLJ
4O0Nw+dt36mLttChIwHqkmHogG/RdWYG7b5pRACUE7g4Qc2l+WpEtuaxzw330yyBFSqwg9ZFKDuA
QaOljKKyY6plqyNoRWuac0Kl349mBCVxP+QeBYAGr9LoVIxcDpKYAq8EdlvVAOE6H3obs3jAWRFA
cPMmNPScJMVwuiqXscG38QJe67zucFYYtRnb8ZO0tzGoqPv/mkETX/xAjYbxj9JTUQ6CKUvJ/h73
BGOyUBImNJ9amK86g+HjLQXm4m2w3abENj8q/PH1+H3fZisY7lUw2jz1QR63lpGcTS4YGnRIM4z3
5dV1XLQCK51TBWCJtm8ROLesc68MMR4Oe39QIkoYhHOllPc2hzRcAv5aKDzMTjsrxWQStgk6UXZO
3XF4R1zl1BQHMx5FrTVlEuBdkSlDCzZTZxuhv3/r6a4/VQxPfq6p5zpZWL2uUkakgh49rDyOMdFX
AK0kG9k+qdO8MSZ8IZxaZFHdyWlL/XmJMivZzC0I8Se29d3NZnB0aTQrrcNiUdNJmAtxf4IoSszX
9+L0js6BUtWHJTnXMPg55lLdhiQlwnZfNkS6xy9uw/QH4UTarZMESAzKTKTvHZ50IcwYQB6RWOuv
TRbdbe4v+oC5E10keGR51dIEALT2hIdN1jCAJYgyr+8ohETxd1eiAbvMX9HLW1UO9bfoHRKN/S0T
RTMbys5COzE7UNUHSLnD9NMKIUzCDPs0HMq7ZMcSHn/0aa8XXkRD1ed8ScnR7i3QAX3EnDlKZJbe
S30sh4Byt2lpbSgMDqeL6bdSGhCEbscjPLBT1IcfOLdsAGDSb94EsZej7UQPJ5085Rm1pmJ80nb4
nJkB+m5L1uiiQvN2DBg2KMncNXNFGNjQKMjRzjkAq8bZHn90d43O26zHWa2/1ykJgqXgXXzWj6WF
ZWhcFXrjUeb/Q5MnqrmIxfDOykKNGh6fkvUhpBZOrqnmcqr22Tw1kafUAa9vatxr3lno1HkkmqqB
YW4JNJWwy9BZuom+rtvtyD3pEO4+3GuuuNyP16jEFvO17VJC5Pv2WseoldGqauqSmhq/E52w/+wN
HN4fS4aKm77TxgJw0Z3EVgWxU1hTMUCTLdRN0iI+jV4zqsxStbxtoMHgwhuFn9pLs/Jus4bfjnjU
Z4sB6VV6Gz8brwzWajw+ralf2MJN2QVkRbgISInX+YpwkhwzeTF6GEmaw63aG9bjdDjj8F90hkOo
1Vt3Hl1fbh5WDrsPMRDesCjTFw0ugUeJtytuCy2B5Bqt22SFNJiaJFR7L2mHoHHhBKUvKfVBWSFK
vB2XrOPc0weQZjaWRPQSDFu4oMm7tXlAOhzAC5xlkutC1KXVzbw+Ysp/HfRL7kVtPmDT+nkgzpdq
bzhkIUo9X0e9rNuRrBGtvYasqTtKMWy9oyj/Mig8929MoN1r89BEu2JrmcD8hHrucyfpfCFDPkVn
QXll5kDMIOWybd9sk/pPoy7lXpAFJ307xRYlqNkhTh310JlggCeuO+OeecMj0nOQU7hlAEdp7dEu
aluQizFfvyMVsd6auCgF/ir8hQYQYVgeI5HtajngurusIkStZ7WMScs/Hece3UgH7NX+tnY2BxnX
lAtmb9l+fgLaKml18TIcuOtN2VUnv5KOXu/6175Qs9M/gJ8vmvo7P+0hBsRVUXz2gygN6GorBU7+
jw1KWHfmkopnOdWI2bajFPBC7GjgttzhVV9ufGWDPPr6U4+9k3YdWkJ6G0wFYrSUDThgNwanC1Ws
01ACmUd9uaVuyppnYEv7qy/GCrQOuOuoKq0yZsaRxNUtcaZIPHubaUMrR7pKvuHrd4uhQ8VYwCFD
uiW2u/GjVX32nqBNJMZBsGRkqZsdjUjZQG8760+cEegroiuekTAqo0MeDSOZpz7Sf5bT6TW6w+/5
osFcG8PEo2jVkxJwV1hk4hzW+x+aTuUKADUrNlW83ylKt5bpNi/WeHV8RYbCggebQNwiXkdje7F3
ys+bzU+aqvf9yStFIJFzaOxjWgC9izq3izpK2wQfXAycQbUx6YlidpKPkgR8vIz3+hT1txikyELy
qsfwn+gBUxU35e/bvJz/N/jKV/jE+fO+/ViB6T+r+gB2L0XddqFj4p9XFRV3sdh/T1/CxOV7mjtf
Eftsf2TloPU4SUeX1rNQes0jWhgD8VIk/QXC1CU3/QMf9lhU2T8CgRU66Lhwm9FDWYWbkyuExi9j
3s9hynCGgyySCSTnfxqDkhxqj+0D+lux9jr0fnsyDeKA0mIOxtbzDQHNQfeumhk52rR7GCf6UZSJ
HOtnIcelHZoDwR+E2UU7snpudMugodLSSh2p8C1sV6SFml4VsWgKNJXr4RnAJK4YsmyBctS1dv2+
XH0PeijOcYb8OX3vcmJ1qJIg/l5V+e8ykA65KFuUtmUE2OtmdMDLExD8aLkj6a18GbOv0rTVImm9
YExA4yoakK/l5MGITdZ2oGm+hHcu97YQQIFcJwhlU5qLWz3rlahKiUM054jy9dbHPNHlcKlfqZ8r
yTyARLRYNaucRwgRioeGWJ9G7j1xVELE/3/lO+MECJSzQfMPHkmHtk6gASkufARf7xpgLEUPMRv+
Tk9DDxJYOxdjXMazfpVNnCdFDY1XpgakrKP3AtZa2bg7bdir6OnVUvBfgYVMAMvyr4lS/PZMW3y9
DhVlpDqpqqDjTgDADVdDU0mAiQNsmDkTiOaNYRQUimvGjmStz/qCJRWHABkmIi9JAEkpHP8hqho1
lPxWLKGmp1qRjhNvhu5Nm4HI9dZkLJIxi8WJ0n0KLCAskBzxMScpBX5vgt/YNL+TBtTz500kZRyc
eXEct8inRSZu4hXgHS+O/QVGohPqNK2jT/zqFzCutx9i0f/i8h+1E2s+YMTsrU36BkG3VQ+wIHvq
uDYgwYaoW53WfXehEzKsfNy90+sOjWQ1g3S/1ewnlkb4FMd8KRDsnO/KDUOq7DkVsFr03ly8KyiO
/B/kge+01IL0pwygSp/E6blxTFd5uLhIS9N2vkLvhO+SBku0fTqT2KnJNnBu51TuK9hPISn0OOJZ
UsSncGCVuQaU7Coa2QCb5fZOR1+8ei4mCmW7OhAOrsPcWJCf58cgnWg488JXVAz9s3Y4F72VLOAJ
dL60JsZrAgmJ1hccCqn6GZTx5A5ZkFDCQtZAsSWAxmxSb6Y69WfS/kLvCOfxQRXiBOgW9q97Xolx
zF3Qnmor9dMsWWC7NWj8p4RFer3uPjjT1vb+N0jm77YlHQmr/fSq+fdIgWQ2JzikDAKxxatbZQEB
k6hkA7fLUxa73LgsdZjVyII6ArKiFngt02q7vbF3wkqW1/tUpCAy8Hhm+AaCGztESEp2/WMsinNB
Wkj3JOaNS01VElAVAwsYZwfnSGBMfrQGdH11NHmCfgbo3TICp07MNWtMJJIYKWohFGvMZhRkA4dI
0/AbYlMGkRHvnBOH+qw8JSUyMf1xO7HDlT7OkWqnO3fQsvrvNN+iaMxJUwF5XbyquVpmAWPuk72V
V4IAy3qaKD+k9knMjcoYYzNdae7MtYP55/8N996fZl56AcQnpW6JfMB0y7sPxnCIj93h4Ng+v1fX
/bCQ4v170F6yCucVQK7iLRQvv5QWLJ1zgsGSDM7elaWtzXxn1HDC6RAFOPqhs8iNR9uVrtnXdxz4
pkHwtDkTrkCyVrrKxiPFEaGCc8xWsoBFnSQsxdMiVfBuT5iahZB7KF7Pq6BtxnxkR3VClxeV/PoQ
od/32Sgp7AC1YdqzAIp5sj6HWWPHxa+KXtIxSpHjY+9TpzdHp1Jyw1c5GTaB4ZGU1vZh30QJS9uJ
LBLBsfCEb/QBFne6SAs13ejv0divLr3XQ62w3AdC+k0N/TvFAgGAkBzGx+B4DPg5eSE+iNEt1BVE
fntR0b2U8HUE0Q3rQqHGSyxWJWqupP8u90UN19SBqDtkHY+MAbiPJI1kMQ7V1Mmul1SdJ/0713K+
9aNOhZyu0s4GcbNOC/CM+meWIajwTdJrwX3WXS9KeWNK8cxVyCsRcAt4XQyEKIbntXvKkQpDuZgB
MkE9qdf+eMH0Kge7shokOiRda5scfGw/5bPGbJ+rBys0cfbbViAG7kXy/8JxTp38Kurq9NSFCrOf
KhC8kWx41JkbDO2eN27vE2XAiyZfai41K+qRx17O2oNBE7d/LWxgI5nTeQEPGyBGV68F9aktO23B
v9I5UnZrwU98QZbUzLwFMQAn05by/Sgix6MwcnGe9wflClz9uKKg9BIsAtmhYopjGTiqeK6bQ/NK
rfvLyw8CiBWwfG8XgSJjyTAzIWmIuOtKWAP86OOVK5KGRE8R6/VyHf5pRHPA+yrMwA+kxFPtGCVj
CQXORJ8GtgaGBij4XmYXPhX12gOtVPwU6i5yTJuyCxOuDgwhR8SGjrKAdfT0L3/HpPicP0RsFjx3
FJIMreI3lPGJwsX6/bvbs+FZ2t6zNC82WRET1pruV5CqGoSbxP0Ym46AxVbp35kAmVBs41+fYCts
nGgp2joMyHCu52fl9w4ckgdYQvnck+v+xfqr4JhKoU33ix4SnnGYY//+PPyggHD+WCaSjtGT9sfQ
A6vlp0UCSbXUqnQarKWdijyl2f8Lca2p7U6sCtu9shxPNNmnXlBPpTCEvXBNatozf8FpHZDLWTrm
nD+Asx3XT4pKmk6Gs8UMi0gH8MM/mLaRbFvu3HNUtYyeo7NSiDWlT8AXJNU1K2X5qvOpExGjZWRW
Nyun+QGpiVbWcGNtTOT9SFuryZ122MZd9vUAqqBAcAv1VoKjEtkhPV9knrSSa5E7892YOhMgFSmm
3M1tIAAVZFvhEDBV2REHmQVJ61HZSwwDubPrG623eHluKBhDS2vqfJFW0CybYm6F/e6LWbse/pUS
zlwSwx/YMqMajRCEIYjB4tLT8tQP3WwXCJCwwqgE6oKqNaEZf41SIEASMgCTE9Q4ZJvTH2viifLQ
K4wsUpjwHQSUfzUtxqkdpMy1J06UZC4s9ug4+dv7XIKoGI+91KyhFDEpL2a6AupmLFv+cgkiORmo
GMl99E2WlTWU8dqIDFejiUCpMddj1CpFh2EgZSw1C2mPlUDe5MbQgpnfVA9LnNk/3YYwmUxgigpP
0Mhn6sKqdde6w2YrmzH6i3mLspp1p2rojKVpMIX7hALi6pOCvcdckoGiemlRU+JPuaZwmZo4l9An
F+LmklaEdsUONU1HnUfeOxlwUVf2UHCtHygPC47yNRn3C5SLIADM9vpKQZOPrBx/4jaHSNl0FnIm
H7ASv2u8duFz1L073v46sr73wYJXjwuGN6jAxBeKK3zTCK45bnhLKQD1fx9pO6Szn3lMw9O43AB9
dE8E7dNkYN2sdvRsUqMlxd8cOApZR4xloxnQ6ic6nomOYuVagRGKUk1NQlOqUcSchQCYSpERqqB7
Wf9JAIxjCvGKef4piDv420QlEpAHwlUN4fURFpl9T+uikV0SeFVtk+TOWYLaBNuCp1Z//KWv7gzf
jCr49A5z5xAbRSStxD7JSioA2SRMQwE+Rp0S2z+xLCG8YKhuZG2TND8p4WjOjKYBK/7ombLqsQHI
WJcYO+AVkB6C20TuAFhayhfYzzIDzd+7R5swBhiXX4iJLojiXye7F3NFbz+h05FoQIqF0JgHTUyO
HUGTDan53NNfBOyw8JmlrqFueX5yAQU6Wd0JU2uABke+ppew0uQ8FtsgC8splDEn8PtvUSYiJ6jA
xb2KbAf2AYWwgg5VwTbIljdGoqEU2WkfsIzONT8RtwtIwKowK+LLMyG1OR43F+9ecED0qrCoB5rF
F1HbJ9+iTFa4yV3lfolDblWtA8dM3TNdUCHYbmbmQA4RcRhRN3EIAnpEhba+EL3mKXNbGVN7D8Gn
d3Z0e1LKJ6Ibj1tQgoBj420IXtNBNWQr/z9y5A9uKBK7deRpCatkxnRWHewZxaJCDbXVWS21a6Wi
/NzQ0YItubdPEtF87zMcxgFPlxhbeelzXN2QWhzZD7DFS/8wQBqPC4hxMcdGZxrsh+mTcKN/+Sr6
JLiWFc/zoAiaHUAzyQLGNMqspAyQq76s+SOY3SBFIVE/p2J41sKDmbRb9cfHcDUPbeIfT96MxhA3
F8DDstMui+WCN6X6xXZOXP1qy4amOhD+v1jUqq4eIH2v5kmR4GFzkpVZUGdrdClpTNKTeBfwjyLV
A0BSpwNPCCgSFhFj8TQzWFACWZ3VsulYegSQ6SIjMXseXH0qys8IxoEMYwxd4IgjYSSSFi4gf+fK
+LsLYpfPMvk0zvJdue4ObIgF0ecClfmV8m6j+QJRlmxCGW1iKUC+yMjPvvUjg8wFeTd72SNFFtq3
p0YotYFGiEqFdbnVOsXUYm/+2xif+wT975YdEzV3aPWUUKlMzMZvxKwSnoTA3369WZyrSeCtCrjq
y9Mxxtm0E22jOLvlv8cN4oFNZmJhINF2tffM/EFxxh5nfTXJy1ULTWp+c+S9RkoFJoiitTtD+X7X
g5hxbwLqeibGvlp8Bx3LnofTnwsKPNK1i0KbzPBW6asJF1J//IAOeLLU1gcjZ5VOwZe+hS8KSdRx
w1h/XvbZPsQKZgTcmtDjhXTeiR28pX8gsLPlUFb442PoXNSG5Uv3AEN3B4DIdRKgTRuxATn0xbw5
I/8jj7NIaTFsp2pCXsIM/rrnbtPueSgbAZxnVGznVrefECyFyVu0qY4WZlSgdr3xrN9KySL3hkBa
FkavTQo1Ci3wD6cIBHxMBQe4UV2qtUfS3oZWI0kwi7HEjyc/Vz6nyK71AlkqF42rOXebKL/qYnXL
YoiIJGDcjCME6s9Crvy51Srn/YkWlhJjzD5os9luEnzimWqU5a9pd8qM0yg3xotXIv1Sga3ysHC0
Xf3xw4dbxcZRHpd4jj1OatpQrtbW3aLvL9uwU+u9UQS+HBw+uDLlZoni5mDfAUC5Reom/CrT60F8
lIQKxBLizs8xc6My19Djhi9akstaS1eXQnRPbmEFsKwpR8uzXNbExq4aI7ilXQCgRaLY0P7Hj+vq
POcuIrKEUp3PGQHr68eZCRq3t6hMDcOm9AIYQO4TF6TM6aajrfZvW5htixhg/73l0txPpTvB9fJA
nPImVwzFvuPs4QcCcYksRVFgb5Cj4AUSejOz/vATkYuBreq0rPsGPuNcdd9YizoliXKfF4EBS91g
aVwr+r3EA0xfgwptppbB5jrmhdK9pEpZW9Vu6ygeW8T+99vmpd/I8tsK9LKtEgViPEB4z+Ffir8Y
87oLISJZcRlxwY9mj7vzZuDvS0mGBcMPy1v0p9YFQD/LnOC50Oc4j80+Ro1hAZ7QkIiaZ8LK28FN
eQuyJdHptDHeGFlLnBknPLOH+TxuJYJupXhAogwLg7hk/qxrXlg5k+zf/tHTDvjvttbZ2eZI1cy4
QSfhnU1zJFm50jfqGbZjmpBE66kqXk3Umo3jwyf6baRXVaSOhmcygj5SNylKyEZwQzYbVOlrkvUj
g3akigw64oQarS2pxcGSDzRYZuMD98LJlEnNPn07zsSgZH/oqNwK4IrCL59SvRJk+9bFSG9aPSvM
0AgBk3LtNUoGT58TbybedfhyoPaTbSvDSP5iV37kMfXn5qQ/PzZJ3HoaeXahCFUy9McoW9ilRnGc
P4QiwFbi6S9eySn9xy1TCNRoHrBai9+AveTG3B7oeVWIWCbGLWadrtF1iSmyW2mnKDdjRoxsc52D
63npii3cOIVvcv1riN2Ld3KmTKuNgU+Q0yskaojdP6yKPW6FiTlsKYDWeiBJ9ME4RKEaF4HYRR03
ILXk9J4iiyk9So9Vq5Lz0V2Kte7xXTU1+pxt25L0WhQvfQDa04H9259JEwDN3GhApgLK2w4lMO4T
MT6/qc6ip1Fl6GZwpWDdCCBzZ35FhX7dCdzRmAUr/tdjMzclkn6+viLf6Vt+i/CVqHjthq0MXakB
JAX1d08rfvnx4J+8NLqJ+Zrgbr8qNqIyiBrql66hA7XDBaZgW+ttx84+iGsf2TFqtkcA4J7EuAbG
VpZYS88tYUcG0dktNT0O0UJ+okCy5JQsQsAQloiSSFUyhUNPDm55+F2kmnS8jtrzWjm55jm2zngM
p2AnKFsuqvUj6giLE8nqLxQBQLO8vLREIAXIbp+vciJZ2z5VcuKNVfbdkO//zo2xrhMcY07BuLYH
hTEcdRo6WsxBOq4pvDsuQJj71QcfSzwNIXQ2QUg3SautA75D5jV82aQZr8gWbPeBzU8nyI6JqKnF
jJziwaQ4NpzNvahx/AplR503kn10xQbEKf98h6yndSoNXSSaqtwYBI2pRMfiMJlsviI822HE5B11
eVOudXbK4Sd5yYgC6XtbBGIJOSkf7ZtqFJM7xV1RedLJ6TPUWloK6E2d7ubJa0a7xLaPfT9roxW1
hDOpT+zfW1ht7RIMaqsrlMlKU/TnpQmFpIjflsbCRlVkxJ8REpCYWqsRIreqAPSCNoAb2hU4Leo1
z2ezLTdj3nASJoFwaTCNiQWl22iu7vTiez0wjjQAyoWFJZ4hjJ8s4+jzqBPvzWQO0b3ZA5nlyDL0
gluPXFizuuwIaYTGwmk6TdAmpKzJmw6wDgGaGXFx/9v3UnkIk1WwEqqRwOmtbMJpMt0K7bQvS98s
pYwp3BXRPuAw2s+Ad6/x3SHnfdBwM8zPVmzDsMj1ipI0XpdyfDIIHrOHq75yM70iDOzjGf65ucK9
E5MP5FA2R6Y4Y99F3iua3HN4gezAP86XQbebpXSrzZyjj3RfWUYuOKNQwgt8hyPqp5pSxcIuvba9
eLHuStvpMh1qsf5pUijP4etioFfsvOKYchjZy42cuu/X1sp5sk+IuzTvT6WXcEO+nTii7FKFH6LX
u2ntceDosH2QKxERH8Xkw6V9R1w4kIyuw03E4ahjMD5F0m4i46qVAHBVUrNT2jXjCY0qboUfz/Xs
6QAFV4cQbwkAjpf/BafHKzbWvRlMGUs2WrZfYgVUJBij+6Eda3PdpbhlyR+EeEJM+HIns9NI6SNp
bv8Gvs/HNDxg8jYHVI6b34+3hd6Jsj8LE3u4XaXE/SCrG1e813uV4kudQ/Rjxnz1jsocq9iXo0Zb
5S7BWW2SVO44BSto7dDuJ+J7ybgnASBzd0s9wmqaWDT/NtnD6OthWe/hWol8DS6NXzMgj72SFvpD
CBKHsMLDiQD+q/voKszqmLj5tMUzAcBtme6Vwz/bjQLrFJtov6fW7CbjrUGfShKN74jl+/XvBxZ8
UFJ4ciC54WUfmK9r2iPkiqdpS7tn5UnCQQlCDqxN1mBVjHBsPdEDvoeRYfPJ6xwrYOvaUL9K/fRh
0XkWS0Vyki0CfvXQH20YtOismC795KzSY5BEM7rhTDQpaCMyUNS5xwM6J+j5ZhJJ8B31rkCTVmFr
TJyFy9asHt5g1/Dn96+IIqclvZGpTbAgPYOXzUBv11ZjdEl8D8gnqZh4JRoajto6+CAnBM0xfJjG
3/OISSY+zR0+cNQh7tzIntX4yjE8DV1yfna+v5ZqOv1OdCRB0HQBNld2Kb7tDfYj1SvnR7WtwS7A
GBFu3njO3TsoyFFF7d5DH+RX/p8bd508KK8o3AY4VQq2eU5J6OPtEQWGl12wALXxDIg2qZtrZ8bv
o5jduaNoTYClyCXErU38i2wG1/XUjoBCiUiDKWDbzCLSKUhAKROJLDSp/I5M+Zd0ghS8SvCHszG9
U4FcXp0dmgfeKhUALQZymstcDapibp0zoVi44K614aKgMEM3qBm83GeWAsXohwtWaoWWhlUrWuuL
0sAijOjdSqqanwiPOVrG8K1Ec4GtLUxaJfqXHlWOvUxwbqxReMZ6bPyq7OVGYA7gOuKeMTMnTdKp
tN1cNAuNoLZYG7EusiMm/pQoFWkrc1WjQPKUPeYfGWO8lKwUMmbwI33JyobRUWtB6d9qH/CcOjVX
18CukB4QWxl11t/k0QGmvq2xhoWzZEgrGDMnLXMxlWHId/oau5CWWnzllllt7qGxg2FmuI85dM38
iQVXYB/GuhiQWjRRbpjkMcFwXHaK3G/HljrjO+yx4pEy3G2Giz5eFJ87zAkZAD796hS+R8CyaVoH
ZskEvVVZJBxg6QAbwQaHNGCponNg8SLnyj3bDvhxLaxn0f3cZVm4LmKV/lMgUt0s1r/RqkLSbBoI
jCVkr8m/g9PaY/j2JMhwVc7fnt6+yR/lnf2ZtLcAeFJ5rRB7kvMKNqJ4/UK50MMpHAI102f2XlxI
sQSgeoBZwRE+qfF5hbU0EHVRr/PiT8C6c7X4spCGBB3jlzXoI09V2ydighKRfIVDRoWihTeCBlNP
7xsAWk33ZreA0fv0DbWhEtRuAWO7YvKk/LsFOf0n5Pd6iCyUV4GCLbGv9s3NlifRnnDSnRZ5yEzA
ymjLMT60U1Qi82Vg4c8bY8p0dDgjEdGXD0oX3a9u3aMrwylcljnewjKr4Wj4bMm9MFEiOJHxOD8f
CRNE+VOymezSKwK1MfRQF6h+3jSL1aX7KMBw0LxzqLicpawsyNGHztrIWjovEMKGIHW1v57O8LvU
f2XUU5MVRL3B2xk4MgSUS18izPvBvoYnTPZFmC0pdO8NtnUHxV3DVlBzaYgzE1Jrs9pRJRP/AVCM
scSYn9POAqWAzPnLGUjPYc1VszfFFsGoAhVFA5Sl+EipXkcoafIsSLiT5Eiaakt8SnvxCQoS6sNZ
oyN+eCnJ1XRKfyGMvwLbjoNzByI44xTgR1gM53tTkmO2o4jfoaB5tZTM7zuIga8r6kLV8sqAIwwT
tDWxD4LhJobc/NqB9VmL7hG+8e27MEnI1i+r/1ENjt8plh7M7b2UUTJurXPRV9zob6EwUxybdvM/
OIdPdR0MC80r/ZxiXpTH0irHYmGmzlA1Nm0wnHyhkPNsq/9O8PUKmKpqCf1fQBuOy1nDue4ClUhN
nPpEevxM1Uc9o1vpvIgggbQOBTwa5ZlJGipqYkH0z0hZY7vDhkallc2kulaZMBrEjph2spS9l3Q4
qv55gNntTysgQeVMTYT1yzFE4R6J0F0MYJeH8t1A8zZH98NzdBfp2RurNUN9PTJ1lA/EY3P3VtHu
hnTGT3FQz28p94KL60cZtIhuXd8eZHYIP6fBPDIyA0SJ88lupyBU8Dl9whj42R0hdXjmK5UOEa1a
PvhTmnR+Hj4zUTk/s6bm/EnbnJ70rGgVhcaqM8jACzb60cCAtrP8HMFi5bnFWECwLy2cEm99ZQhk
VuRp3cdYgAOq2I3EtxroCAxSRXtskwmiaNWAsWhSMdDJftIWJLnDWt2JJNGZ7fhQWlK6i7AkX08S
KBCN4lKyXXKd3VaJ5x0QpGxeSTP15tzjZN9+VGwZ2CaCf6G8T/LjwX4lsrnG5a+EilD/OyzCsvEK
umuTM/TsShQz1ajf1BZ5PFqa2BkeqfSPALAgmePuRchD0tHiBCqaFx6KVJxWAyQIAh75U0iWAj7j
r/uNIgPg55EuevOLkUV/dpI9FveMTFTSzHrY5+IRzqS7f4+NrYrl2paJxJeGg4fkLpbM7YFHa+hn
Yu1T+cuGbpbV0FB7yWw2rgsaiLF3zh9Fvk9n9qDKh5/30J/1iA5Yg+kV24yQfQ3ZQy23vMkDOcHY
BBSA1E0mESuRub0rEn3gyHQbay45qSx5qCdL+lokTu7TGlKN/Kft34jVextEe6Lvf8AeejPGpzEe
vTDGxtvgMPUe3Mf4rj/1QXDHm/q6Z4RyidAoiMqYE9WbtfLpzC3pMsoqHX/LFfF0pJCQHPhCE4FQ
HjbGPPnc+vAeMg7atrnslwc5slv0tlcwKE+ecZoq8y0WZXrttKGHR3w6DBgv6U7JjRbuye8khX1p
X+46Z8wNhCSmrbtiqk9TA8gBQ1vKFD6xI8YP5zjMrdbtlILHkgnqJgCyvxTd3CjJPWT3QcH2H8h2
ihFBzvtrwgUdMnYRX3YYAG8X2WWKEuoU03EUxEdO7fPXuznTxzoSY2civE3ZjTEKEUbQHADMjtz1
H8T8opgEKtRSdjK7XGaEro+/OM0geTkeoMCidD1jFc12mMQmw3DmI3Q5KHGuFWVmBB1Mq0nRmUjq
8xOKF/C+PptWp7+GIjkuqtwiscJgB7nsw5kXK2j0r3yHEjAmNqut9URQFL8V1Zq5PrhtDm4bQbrs
T0nvyhMCpSGKP5TNXZbQWOrMTnLMbBwkKeAdez4tbIssPT4QVMTNRFH8o8cwR7DjtbOyXieoaHae
FZfc8iFk5To8ee3axBw8YOQE79oTxhXw9RAAgTk3q5jDmmGQF0+2Cw/q0d9QkP9DU8UJI6Qq6Gop
IQb9qQ5UKoZDhDJSKH4dDTs5/NTw9X6VWY4BvpMMDb++hp1wS02RaWG+YUbGfJ//zARSQT8oDmD7
X1g5LRJNqvO8XqTyan2CkJZBrB/40TguwnmieHi4t4g4Whp/piZUqnWw2d1o4MChb9BpcYyZsIYi
thTrxjupuriKiD0FkfOykVsZH6NWdP6WMRPQ3THA8mZcgm62kO+uCvvjg3mMpRu2ZEUFwM8JmkHt
XCGQOFrqUCLmbft9tesHB6hnzuchsfZryHdQU2LeOWXZ2e08Ap2D06u/eRLVU0aW0FdLMXvMV5Gh
qysBy7hF1CowdBBNaaqix+tXXHnoLKkqNFICDAR0MEiEdxSmcfAqQ51U420/XwVoSHnjQ0/cmOqZ
cSG0Sj8I80QluF28irenMywoG8au6ufYEJ7dZg/aEBvlpHv8QMFAkQPf/CThl4oq/1XrqkHHOT9j
RsyPywb3afvujMHCwFtts827525cWjjeuGOHm5DZU6zzh2BEN1PBwepWTfEBE7CRCzrTXbTRP44g
oi0Wr1J2Ud8VAebsCKE/yfuc8gMnsNwiYJqeFnD/S/NDgTWgYjmecVWnHApLcyr3MOltuANdMIvo
0tsFCP/6i8pPNLw1d2zyehT2hLZvUXb/AY+9jNIHqfXIl9I/Jrx8heHARfqP0ASVvOXypw45XVf4
WQgjXb1r+Zp3PLyVJ3K9C+KSeWTN1GU6oa5UBjRWS83l//p3ptOEKa38tCgrN7W3oPc0jwXJlXHE
oeA55E5I2CJ6C1i5IjEA2iEhNmqgKXYGIJj0GM+QEIqK8HSTaLhwV9ZCTYbwABMzw0M1vhfNVe95
WaJhJpoUWGbsWd4HS5Yw10KLUPvp6RnBD6fHJ7LLGbi6Y8vH668wV+3eURl6V0srYvLYd96YS9p4
oP1T+XOHFQgpykum12uxyZDVja/5kxgygBeo3t0vSbfmuFiUP6Jw6WSqLJUZhwOv79z0556fVon5
JlWY73i4OjYbshNajB+cMV1rSsf2AwBseSf1OAJ+pJ1/fcZ16QqWOGNEguoJ7qXYypH+mM1UInXA
ariIXw0l+u7coViGSHQIdNrgDgiUc3QmiZGOxj5m92xpZewSeN//fNpwElcFMe/+6SfH474jI0Ns
hFHmtUnt0sw4KVcTiLIJx0RtLflJx3kOyJTSbzwXgtcVwzU27XdvpesNp8S00hDkFwea/CKGp4Fp
z9gHgXTkheEb/BVkYm4E0sbOTwddp9095KMtcL9He4lPDQel5Y/F2iAOl/YZ+OqighxpJpL6uUuS
cEU0ZE2r1X5hMaBZDKG1YrbduTuRjmwUdkfpMVyHO9pa2q0UocsQYhhxM5vC+uffKBqT1B3rovo1
+JccOTo8nLoH5z19cKBY0pZwS455+jUh5f9rbTl92RnXkcAF/KZf+LVCCRhhQ/MVvbDTtyMpKiai
Qq+5N00SA5iqw/OjO3kgUuKTJtMXUao/4b3Pw0eZ4YqCbaC6YoTMOOKoQb37uU3yclHqXFtbBDy0
4bmBfomtrW+gxH/zSaM2zjkPXmJqYRSOyhllCVWHNIxWzcB/Vd/C2tYKSxEAGpdj/rFumAi3asIZ
8kzo+GFQOzbfvNdiNRStJUwae8lso3QfdKYICSlHxJ8NjYmmomJc+d7cwDgHbunCZnlPX7Fztkpd
KQ9Ch9sCeWPf12A7V+UlHyR+7PhVcEBgggluFs+Zt9LdYv/QpJ9kK2L69rekPKlgs5XhkOUVAEaq
P9D3EsU5nVIvynfL22QEu5IhGnd71zwnnVm9Uxr9dtCqKiL4mJEGf9OGngGAd1ETK7gzR4r1PdgL
uMzbeElVuEh5jtWJBbvDLjzVKox3kaF70aRwT93PC7ATSTj2c4wuPM3bVmDDoiN3KenlBa4Aa2tZ
Bi24qo8Ssel8fo+8O+XM4ywUcv4oJvQ5bvgXF+sQKVH/NiHqGJjY0TOqvT4GRw6HjATLsYFsmihq
Wu8LbZ9+OgkqBqLSdqQDvGJkg+cMfAa6MIs0aKzibAvaJI36pwMdEpFdtCCaxrtdp9+j9UCTk3sm
EqtlVrIeBW7/kruRzp0CX4QyetP2Fn+O2gPu8Vyq06IZ1IDqJo+WeKO69fgGFecM8J8ztkcHfU/K
0cLtjBi/t5kNX4AYJE+/lmvgF6pd9xTXRTvaX+Ukny3Pcev62EX3fX5bPsbtQtj1hsgOzIhbgItj
dIEpxt+Z9lrgalF2pjQ2rRUDchbeU1mWSTr86xltInGWQbRL7WlaBzPRPXNxk3/Wt4f/5kuUEJBw
RZNPvIA4aFNFOht3ulo/jH9Zi0Pnyp2PQzC/DJvK4W5pjG5hZ8YOcJmK++dj9FvvF9ewPhscmTts
I5a4ZiBfMVbqYSAUXz8qMQM30X2MI0EsGXaOgNu8UhegpSZF+g1V1AhUjp6Ml52uAW/NTdQxVdvJ
35QXZJFa3gpCnenGzVflYKxRx8zSJoAJrATHXgqiY85hK6bhAXNNbjGkLahRAHIC2hRgiH/asbty
tLu3Rzq9XS0W1y2CMGYpyGJSAEfYQG4xCDwuLfv6QvTkSXqW4eQiXghruKN0itLeSQqTW5/+ZD+Z
K8WpBcc0cAI4XnAnK94pCWXO7kbevzI+KtuZYmBvkfn2riK8Dd1k+z3gHYZKYBZJlqzveDyxY/W5
7eauNbhB3pbaODDJvaivD8DbitXbN5jpzM6ihMuxBx5ZntkG03a173wzJG+v2IS4wigny05Bpg0t
6s1i8+OBB+wXrYiG6Q6p3G/Tvt6sKL24VQ9rMuSZ9oahHKvdRT6qVhE+Gtgnn8BACSvfEK1Jph2H
WDkwspcnQqg8eLtCbHO9CXcBHma1G0dxRVMLahrJ7C2JVPJA1yyOgm7FECTb5x/So4Zdx7XB2Z8h
uf6w34qdi5Mu6l9WUc9iqnIZL107gvVJxz7Kf40tb63xL7AFdGhk8672p3uiZkZvkB3nbLoOwVQq
H/WRfv0FjU69HJjs9/eGTA8ePqv4kVVDWYYu4TbNKAC6GCzOrIiuwu7Nux+HMndYBlCvCPMFErJ1
DtLiZGSfJ7kgqHdduSv7KivjhrVVMrbL8wZCHbSYe3YpjcPKmM6jdJwvz8UYElrHH5/EUyGHMrgg
MKAwjG6LknBp5gTPAwo7ZSqbDHTH7bx+edJxtXGzoVl2HutfXRK0h406laN7ZHTKzQBVVBsdEix1
8h6LQAalfpmmbfrsWgT+PvHPCNUeR2iL7ZLk/dq8ZkXmJnrr1TUvdfsAkKwnCl3lWuGrEo43aUZM
vBSZr8M1Y7rE1mTyAm+DwzwLjT+SOQX8+X6tf64k1K7Xj0V4cdlxh/1cJQSUeB6DRu13Ct3B7Rl8
NHQLTKo/ASVtbgg22C0jphdw4qTOwEf0ZDje0iR9FVwTmIrT6Wq9RdOMsY8j6paaB80YqzyJVBoG
ocftWx7FVNNc4m7hTTsP67c7UhQydv5c4ziIW3axLSwrp/LpKrL/s88xjcseHSg72QqGoTWHLyWS
o1iJcF7e+YSpBoaTrAMQP9ZlGQYlKJPHKPIklwrTafxfJRODK/kefn6qh/Em9kIA5TWOsimn9SqU
LSeGj+P59UWoOYpvDOalMsFj3zW1gbhtBS+xv/ip04Fgp6LqBi4xrcrxXZN3V1k88AOv0Ubzjxkp
8iCIEtpVJft09y6W5NbfTH0FOyklCco8qLMX1EPLawXbpFANhciN3ShuYljHtj30r5lSfk67FiaZ
CBTudxQKt96YeVSW+bY06jk5eF4ATsrf2XKEbKhbBCDABzxBbQKDbm18uuqvFmBCq7iU8BYESccw
O3oNug3T21lOkoMrM9+MdbY0XtKlDo8sUUqBecgARYFF1oDKbNWl2+rVvJx3u/Pqh1pQfGQL7cxT
UpdS5892KUAL1NO4tPPzJl6OrFyTCI6cuw0ORn+Gr7SMWapygsuZJtqVS6yJ6JCeJGELKCIviEJ+
sizfY19eTLhq9i4nkt+xe8HvU9FPdvTD38UMoU/aFMo93iMU5iIGsFRyG4d+IAvostLgTlReZfq6
Fp6epBfuAaPJOSeVBXRvTb57ZnFNUb+shHrLtuSCsSDpDYdRodbtb9IMxoQmCUtHju0rrjYMdQm4
CupbznmR1tkZe0c4YqgemaJtWNKOALJ5S5qOg/rK5Lqr7SQlrTzgZ8JjYforfnV4Ds+umbLj4/Yw
iN2OfxlWOUaRI9U5dq0yEXIgRIpaKIxPj4shojau/aAovj6bKmPcOKqU6u96osuycz4VaJnlJ2p2
SsAPHwylKO4HMIV1vms9j8FmglU10VMrL3q1QAEtgxZeSAg1LK6OqViRBzIPyGC4Xo3FLATkkVyu
SKWJ6JfpkCxnrAoR0tMI1VSutvhkiLI3h/L364sVfDsL1oSo0Ximl0T6bJlNOgoCxcWcfQ9N9YHv
iVMfV5tXQf4oUtHG8V9jgi5dto7FD5wr9wsBZTSyCkp/lUtDeuuRSnNYxMziODl9QLRjVBbdEviV
ctLNl5mqctqBYojgg+Ffh2jul55yY4YCFDTGOrOJXcobIX2FDAhGaBd4DviU3h+LbCAWlYxKBPO4
Jh4ou4ReZoTPzlf/U3rJeFDyegTpohgfBxdBYF9SYRZXPEUBBojsUFgP2W8M3ELzqsE83325gCnG
E7E/5phvK/X72YQrXxQGpPXlqBKVNef1DFJ37QT6JsAwEgpESSLIsiyWt+ynWy2Nk3iKkz0U32g3
OxxOJf8F1knol1Tirz4h30HeaPP4TVa1qkC11e3q8mVzEOQctn8+GwAyxxknzddy+zdg/0DXtBCL
s38N7v9YeVt3Utyj4Cekt/pSYVlhLzIJ+xQdmVyg3+Pz5htnReO78QQkIL2hhKDPkivFp/PuO17+
SfGvV3pQuEg0LXumutZ1SSpq/M4C2yME0EFeL+xK0BzYwYPuLRvj9cTLLwwfSHIAHe/N+AX0TiNv
eJS4cSc+C/wiXbSpKDfeYQdP7rGR/bfXjtTk2BIZluG3ABXF+o0sbStS9cuCK+XDvpC44UhYK5ah
AspQHPGOlGMsZ1X32N97i4oqRstB9muJK4bwwgM7LjZjixVpb+x8tp2C8T5w4fze0nok+ZwvlGdH
dQP+UJ043NW3IxZhDO+xgIpjFf1S+V915l6n5+Ahft37i7wFxzYvk4J2BxLVIGwRDcWoqKFEIaRj
9rqzCkRt/Qx7Ljvuq2YNu38W9J43U5brqbTW1jYWQstnb+gzQl8eGm5zrhWv++F4kZ+jqqPCfBdO
xUsghlALpU355KYC99FMnPHF+2Hf4TmbFZ5NnuRjo03gM3q/2kJxxxHOFGo7KnuFsFmtq1JABh+1
EzTYNEGr8moQcL78I2g4MXI9FlH+l+akd9DkHgwe7WCIWhXFtKnxGV4Urcch/5dHdoDXW77OGT5u
K6g9CBaDbDsjhcmPCnpWUcv8c6zBzR2ft9Xo6GcQ6K6u0mM33YigL3Jom3or0hD+NXEkl5GgXCZ9
P7EibfYev7dbunxat/tNwXsikqb9ATohBLqOa8ydVAeXTFOqCquTWmAmo3tXccy7E6Q2sDwbdczc
z0qLY7STftszY3077v5YrGs4uluorsEMsUrDdnkfS98cKZ4E8SWyFWS7SkSEeFirUGU3HRz7WBE3
w6TOBEyQzu+dPGb0xkQQpZzKmcNSgshLiT2n+3UEkUacg5J2cYMWSvKBj4YHj7K+v4fNEbeOWUND
twkK6DxutCOH1/ytW6NMLUtucL3tJyCaEK8kFaUMvhB+A0qZfyJ/YwAzw18/Y+vOJP+6o7Y2TgiK
Ws8v8cLSgUdsOpuIOUU8VUcjdVnyb26WRHLlwEoFCiPwrkfD8FQjhbSjL8rMfdb+hMGc91Vw24hY
+Axv+ubIjkKDGprz0Pyh2XDlc+6Kq32qakOsixkEWU8ZWjts/0qJh4ObKmxe2ue1RBx6K4vHPnay
d4D04/IKPso5+bkPlcxZeMuBZ0PXBMj35K/h6c78u4v6R+x/H/C/xJ3hG6YnHPvJ25qqeJAVdcHu
6u+zLDuefdc3Dw0QhQSgbI4uZY3LBnucTl90u3HVx/venP+Z9aupAH64+jk3RyUqK02upcVf2wVK
5UOzWC6rbcWcZzarGQeAi/18T9rTbumalDgfBAslcht/pnH7bJYSvJxH04NkItSuT6ciGlqUBHiy
EUU8pIgqOJLrnVWqPJv4jY+tm6xJWoYzern06KwMK4xoJZVIWfzIb2kx7A1ZrcHz5USsLTl4ajON
JVeyPqamkrU6jSX/PjeFCY2bGp1LbjHCUlgxiBAkotaRKhQ4fanvZ/KoiGzLDjhxOCBsO13f43wb
hHWWU/htKhEr7zlwjIXjRbz5ao40FBweetBdoRYdTUo9Nk9njwu8Qu5EeteqnTbm3Xk2Q711Vu+j
j4eBaW08DnlVCCkg6rkBo3fRLQLz7BTqXlFsFT3xoz5d53IGuwQ+Upth8R9L1PaMpHEI/xRNe0MB
c+i1U0f6Q/KTbfxrKmH/RS+O/f9fmHakO6QleWySm0p4uPh3wCZRwfawOrV/ML6lsK2wQqSStpmZ
dW5/1/o2nPqoGcqYz+NBETh2l0DybMjmROgBM7426bUNETagSR9N+epkUBmIVHbr649PeZS6cUJN
npCEA4EqrV8A1bntSYxXVr+vUMs/iC9mEr3Vp3ODmwktwaBLWieFvPA0Xou2rom9I/tT0oCy7Xz2
2wqd5Ten2vymbWRWX8iXe2jo7HBY+H7lwjRBj7mmK7/1PoeTDRy9c67kQhwfiVXkc4lpA0Sb8MUV
u5SXDmDwUvUWfe2/mgMz9zxLRTiQRNKYD4sgCzmrskpmpXJLW61DpyCiH/Up1IkwjBvUZDUz34Co
I5a33BdAIWE+1iiJ2B+JseS7qSOv6YeTMTaROvvnbjtP0FW91LI96wSb0DOUMXpi4eb5GgPIGrr4
7ICxM3jrzVQaHKXFFxmLA3cJ3jbKLqy8hysoAKoLvwYlyNnbb+vf4rRq5lAmLKfjn9kFSgZ9RCw0
Iuq75Y0XnNOOOA+vYyzfhmQH/eE27jQ+PORVlVJp1YMG5nt5NRIR8JQO8h9nMZPZmv8JOa3K0GkL
ClN0L6mvVpZdD4N633dIsYfYcL+BmmKeCmnncNzxxUzkruE2y6ql4+PVh/UoHKJfZ3u0QGRKFJDV
vpC5PCR+abVc703F7XYHYxwLDFgi+hqE5i+4Bxr+Ycq9XLWM/diml0B4HnhK9IYaN9MGti6GA4tV
wVky94sb8GLNThSuMq+tf5tR+d4zNDW1rlxS3GWE1cjkeHm4AWkzRRSZY/KNm1tV4tnB5UhrnamP
KtzonC2pw4Jg+USxke6WYTN0F+fwYgxOEiq/esCpappqwBKD1RvW/M4gkyf1AypD/j6Bb5QYxGF5
rQ6/9Z1IaK8tLem+M4sNRkGywzksNXDdfg6XvwQo3LCK6gFqbyFa6jDjWB3y+QBq3KpIrGqSYiY+
G/00E9yBwIezugZosVnZLN6pAudJiq8XQWEsD2yGcmk6hUsyB//M0I1HBetwlNeppXx+0Bln+cvS
CHAzc9OTiD6UMRnEhBpvP9qUTRJFuJSh6ezu1mEbqVarEE4BsbXK2KtoMmCzeGeMjEt0eTVL857f
4pPQIZsHDMGz+xPObCPt9ecY/5CcymbR2YDv+PQRWuiHf68tZfHFN6Ydx7y1mHHFUMF8HZXd5ewt
eDCEzPv2n1bdpYOvJuInunQs5Rn7zbJzDR+0pHn0zRweBmo8dcGI2zj1ZMtpGJOuBYGSbwSZF7y4
Nihxd75/oCLliOLnmPrfgdhGQTDzSRgw5LY14l2UY0BaeYWjjQLWwMTCstHEBgclS7uG/FO2K57v
dYm+JDV6bLzzpDX4t9RW8mZJTYKVhVm2IoTzTnTxk65+qr0alhqPpAKlSRin/k6Sm70h9CZbyzut
AaHOO+WDtIwoJrxuOlTAtVAzVsIMZSWuZqg7ku7iOu2T3Kq+zy55xbVew7R2FWS5ba0jjVMr8cTY
ZlpqSx8ZgTq/otukYm7rc+/p7HZJASraT5Ngp+S3evDLQkyDtUjhdLYxhfmaEXzcFyvfIwyN+ZGM
YKP92ma1DTFJVZKxyeEpDYbykYAAZL9sNAr2wExFGqkhZo3lOfwdq3rMjhxH8iu8oEdU2mKF61oA
Gs5Y1c0MsiO/SUQgjXOyEuGj9GIrwy+QtcmHJBsVEslg2oUilbINAqY9ixO2kFLgu8Bc05+ioHZf
z/4C5KQvL5vR14miMFK7ou2+dCMc2GMbudO/GCbTL9XWnwoUJvliIVvaWfglwcg0gcXQ0rcST4xM
4GKuMAWGAKKf+QsE+Ew5iolAu8+d4pvZbJhytNva0Cm15SDOHT3zRSrVXlG3jIol3lTDdwE7q0kD
tmQJBq7+xWZbGh1cEyApRIiIQ3PjfLse/JKE9jQOzuG7OzZyc9fG96uMgSNbgCAeIhG0GKwKgXa2
/g2HNiIWCt8jFPtVM9U6/JXHK9QFTyROFWNtXOozDYETmLPrpnCCSc2cFCmAYOsgCJknY79J6cZK
3/i/VsQsWjr6FWMOAsl2aJfjGHVEKyd1ululGDsk3GnwwJvGmmtqe/2xvEYkTIyFqR+yFChpDMgC
V6T2xSGgqLocN1QMCBiUXuQQjmzwRlhIQ7ra3KOxr8K2ky08RCaF2SJX0EMQrHIbkfCuGlnPty2T
zGzCPK7FnWGhZ+dcNY5yleBkeRmSyfxQGN/e/k9yDsYIe2ZFimOcmzEEGB5nfippcZycSp/L3Dc1
BorjgOLDB+iSI2WbGLR3k049I8rvDRLFAL3OGbZOF5l9GWUMvvr8atLqhc+M7nNSm1dFoVXM35rD
Ysju/iAjyc0yqPT0XqA0KxdOU3oo43hlrVZHv+VofNYQuCaMVvDRnXT3SrPH8y4dLFgRRZiJQGk2
6UafMgyCPzzKHb52yf/w2/6lpfm3Qcc4ZRH6TWTsFrdfEirbF/+09edZSWg5bMKD8J0cR0k3/eAg
TRQfUku4VxZWeieB5ahDlfsp1CrcxZPVV2wkPHgS/Iki1Nt8iI7nDRpdRVkjtvNxaD4SyIGgifVs
tbIRTtRWz4C4CVOFgR5T10FhGIuUp+/2OnHemvYugOIa7dUwobGzhpv+lL5QNSasAWhLFW6Fujdu
VTBiBDwi+/I1UzeBRuo27q/pNvpdT+joXfAuSg2BPStdOB2snTxUaJv9TFyg7BQvpSy/S8U383Bi
xvEDrVV0OUkwDg3WsYnJqaigScCi/6h7Pe7NxQo/2h04XpR2hMbO0YaogxCMI9B2lSCuRCfr5y9V
5FRKQZOpTV4XFxwyRY91M7ipo1HoHAYKwwPJQEPIO06ez8heENnmxDMEc61K4grRurMoIib+K5oh
oLDf+0LZv5ZNXsLs/I+twoa+lkMeibliDDNwbc7IeZ/2+OC8Ujscn5zJPsXW7XLI54mS+1vicpYF
sIkYkFO+puy1MUBQiHES+bFgG1JTcv0vn64n3Vt+7eQcgNWuHhB8FVEaZMIpOtu6Qc6sRcWPNkDq
QfRpw8kLuUK+jM/TqYsXOVsEdKYPkx/v3EsMH+46vpJKYry1L0uqSQB8VCG2PlL/k5AwIKEGljNt
dRtt7B/mIubFKw6OplUC6qsp9hfaPKlBlpaxIkJL1UrbIGE1yQn5/r7XPzdSKBlH8T+2me1J7tDc
558fGCWknZk+XZSkkDaKEnbYJOh/xCPpckW/W6s4zRvOt500HRJJrcHxYbv5+kS4QmHMn1nNAfnj
ISMthnKHlEurmvQ1bo9nq5gUztEdaHU3CuQ18CHJBiyRqvK37q4Au8/84gsVv91oGC1U+sb+O0Ve
KQxqcElxzQ5ew9piOnC+Iepign2yfqjLdTxTuFuGAhZQS4weXn6nem2SI/yib3Dz0hVBlU2xvA5o
32bQHHEEEBnFemRrhZ7lWciPuWRgh3H7kAaqVCdpQtOomynmnJQqG6FWmfDOfxva+I2LP4ObJPbi
4/O+prM+PzRphZlSRIoTZA4aWqbfkK5aYsSDWI723Ty0pL0n9bOgfCbpFz4DXwJ4C5UTKke3VUkW
yJBu4AtCO0bpQLvIxj7x7QTaNdTx81utISqvsRBxbS79yumW4qb0xWjQUlLATLem0JKgRUjjZR66
yZXy+FpTvO/0AaHLB1/dClTr+byhWnzLuhKZ1np7JqSHxHjV2ZKpvdnwLDq1FXyBecrnruRKSsyw
lXZMWNvtnMjsXCydyE8/UbAEs70KwvH3iWj+5Wsi5A/Tb6nl4j+4Tus/vOJfCWKx61dNfCrwsaGI
bXLqFG7udR8hV1yC0iXC4atOc8nBtdhLp623UOV259OpP9amQgdykuFbudBvELF0JlwKHuFSupQk
Jn54uUR4voDHh9FtLPl/1MzWmeaVQQQ1qPqGmnXpMCH6jJ32JOZmMA6TQRlO9Bhgj9Y13zeUxQqi
k+ovPNXksAwzlrA/JUKp4gXU7sEhO6aUUC5YSET5OQKkWpIAzgRitA8HORVUOs4Y+Vd3QaX/s5/r
8twhGPNhyHB8SL+C0UL0N15Tp1AyoBQLqTNN0xJ01W78UxP48zJ9Y+0rvylqHToY9NfkYQyMo18V
5Uoqni6BNvJfRSRz7EwM3jZChIa9Ixs3GgrMa0QI2HJ3VEFqIA5S5s6JekuDzBlOLzhdRWl2JuBB
aR7JSwf7MQfyleEZ9wWP9GMEqDVHsEromlFBSbvgfURkFymJef+9aN09s36hRU/1+3sULMgpIYDs
s9jbFaW83+z6+IEOck2ww0J/8bAj7iSDIb/Y7Wq23cf3qN4BHnSPXgEoz0ZaPtFIOJ8yCG8gmX+a
fuoR3FoAcQS15hg2SrfJ7QGNJaw4TbDQWZTJFbrgKRVvAlg+0Q0GKpZx5KvIIQ+Cu/UiUYCXnVOh
uelGVRpmX84wTSzRRL5uz6o3nrInV6qeZBjEHJSO29SA2C5ovFoy4ImfUpDVKk8GCkhrH1UYKpbi
HoL7Uv/q3r8ppwMCzvPY/jwy5IykyKf+ikgBNgG5ame2zleN/83G2ASVxCNaOtZl3+c6zaIYz6cf
huf6BX7CbfBy0tYF1yr6ZZzHr+/gbUFH2eWm+FNnzpWEM6pA0zN7xvOeL35nSduBQuvOU0076ZOb
0/LVn7pnmMqFKvw2FsOqA6o2PxysPAa3i/9uUYp3ukVlhEJScUX8OsiqfBWRLMLWPkVgV7aaSlef
H+apzbcdKjmTl5fMdHBo9wnyk8L+xhvSv8vp63649IAqdZ0+n5VYVBuyBY71HvAzDNz90SV7BUw0
8aTD/TRk4/afcIVGeiW73rCh0whA1/TCmJbqpfyY2VLAu9CPgM8vOvBTSxBnNBdoWdQ7HITy2rMa
GGW6W5sdLm+Q8N23oOp7SWpdbtzS2NkikPA05/8yvCyC88ECyQY+HJdTkB+z/eT1r/D2/oDqZrj8
+pYW5CMaIWUNRE5yuwgnTF0zg1hFIg6rEFfJJ2/pesL8tCK7WkvC+XAF9iYFAiyUs0+ghMjTf5LJ
ip5zRg9sL5Uuqk7nXmcGfvvrlixO+rN9SEHiGuu86JxPXzoHxYM8T0le3WvA19qoL5n6+FvcST1h
Q6mbQsW1SGm5vVLobZbSnj+3YdfYVN/49zX4uOdLMxHEKiaV+8YExUPARRQi1urVbJjDFV55qfGn
mHWcRec1SGUWrSq8vATOPAZSaQy6a8Va/O/Q3dVWOrGydLcmsRECfI9Qg/LFZBYTbNbHmJdFxD63
U+i9D3sd51PFbu9JdOdPC09anOWOMqPmrFcsXEooq/r/+FizernOS4FnoO07GBoV9u/cQeOVGVja
iH6mx3HMY6xuzaRsZSaLu6inYALnpveMBdadL4uesOZRSP5wmqfC7IjcSzKtdZQiUcpmEQdHV3Ki
oedwNo8qW//+ydZwKM7pySjK4DCZ6oZ5al7nqzYzNUw3kdUbD+29tb5EtD9jcUh6gthT9MafEb9q
nxNhAwxT5CO92XeRAeWnkC74yFbyi1GOpsFneTARbvvlsXo/7MyKHibl6KZz/muaECJVQvFsKiJ7
mADvHK75ZCUzFABVBJecDwg4eyUCi0p3s5OPD5rIM8kH07suArRAiH6bwJRVSKDmdHwtraPQQMx8
Rd+jlIvGw0O4PDlekJTigw1B5xnhep7sek6kpmW6YUqKp08TxDbQnncc3AaauG8BVVaqJcMizePO
MTVanzBe/znZfjpSdKyuZ3hvALOpPORwSfNubP0YDs+v3TPcAEvfOZ7O6YJDaOfkBVf5qPftAI8v
B2CLgh+ybRfh2itO8GARHaBcsTRIfZJIGBwaak22TdunWqOiVM5Akdy1eZXh3jnzffJL+i9VMXqW
jBL0k4pcmynQIKhsFhOidC3gF40VmRU0eLE4MAP+nYZGu1bOK/CywyuJGrCJjQFU1MNOJuSu2F8k
OD/e5RXForN9QoTUwId+HJ8zU+9d41vq4VFEzwn/jpt3phVyfycuOKWkqW2jfje2nzmwnD5QANCO
yp6qyKHyI6I7MueXAxiiBI9K1nZbSBm65Iy/dVeeIDxDy3aYjAfxHTh8kmIZ3tQel/461sRWHyY4
+tAnx1aZBRkKQoxvpjFSYWUhuGRBHHri5Aby/eK+khBpSMhD5buC/LADaJvYfLZdYfKa86Z20Ivq
mOisHN0e1HCzMZ+meJQyHacGTrMlWtdtU18kU37rXwYDJGZXv+brR446+UXsT+MPjUbN1qvAuUGe
uIUvj4Y0KxYBBO5JhX5W5nxeSyFzLTxLqQVcZfw20qFz3ra/dzFHU0MJhprZmz3L6cf87MDyyeBQ
2Yai1Q5CqBE7NJYEM25PjMMpyHSFwGl7PsDClkLaSLcNJhmr8M3lg+U7StpgIrsSTyb+SnjPpwMe
kgO0icicJvvoXzE0J4cNhXCRySiHjUXILJPlNTB41w355TRfFJT46n3crWo1bHhZkPvECBSmu6qz
BxU4e18xsyV7Wcz9OdDhhBJzroF3agcWY1y/wYkyfrZgkGhikyT8F8YcuI4RxmJvPKZXQ2cdtLmT
X9jMHn0JFsoZ3iisjoRwywSiunHy20BaoIDYE2H3juRuGpPxg6ydPtAjB49bFpuOPnzFhEsZjpH1
CoilODeekqKPaD/xj//nsfz7K31WHx+mrYe4suP2rNCuNudwjaEKt1R8cu11i0dYXXO8s7xjbfFr
YNKyalI57JYVxTgAVP0lktSduCvajPVylYSAetNCASkqMbELIpHjznn0yHCSDhmkVDcPk1YjFxE5
XaYz0bu0GnW0vHufyNXUI0zaAa0+WVmxdZaL8Cp/z8Wjr4XX6VbwZUOl5dhDn1Ld3JR/IcdraO0l
P5Da0ygukAKdAf/PVn10p7Fb1cOE+uwkrvfxw/nfDDNs5O92VKs5i84HYIoLFduV0Q/B7dyD+K1f
N/CmHIQskLDzb0qvkO1EPifKCXQmzQZLnOcUHHgUHOe79GvOxYbieNWN+rugAegcKv17MXPLfkCd
JWufG0FuQw0FwfU3E8I5K/z7Q51PAayJM/n40HKklWhmk9QkZuOSWopV0Xr8I+cN1en0zmFgLZPU
Pc5z1pWv4ListHWox0Xrpimcd3sUc4JlwVzoxwQ8DnmYLO9ZCTbPDEGysPLMPQJN6VTkYqFU5G6T
lBSb1kOkRYvDf2oP63D8CvjzXFWPBt96QLjGuqHK8NgF9PlAWgKnVIRDsfTlNCrE4h/yUmL2NI6V
TkcZCNJtTJW+j6Mk26alcEJA1wEPxjwqnrC2ayeKOV0xNZCaKz+5oPKS2nj7l/zNAdUNUmrDgz3K
mDchH5tgw3LyjiqknmOac1KO5XPrUevU+Vv34c+0+YsOr8q0RZk0ZBxd8jGASe4x6BUEm9dkLfpE
K6NhtTY3Ani6mWllGI+Ckjki53Eh4sejC/LZVC7v0lweoh70mwkzjbonpVUBhwYN6UTNP30mTeJe
+MFQLyMBCFkeg0pXKHGkm0dpBL4QS3/na/LNXNAjDCFWg5WWkBTu3fKPlxm23WOXLOH3BQYS2dN4
owPdo1X4kB85e3b3ghf+m19NScuFNKtTeTfrDpugVMowAfWeMVSzzAVGvkAFWHGO3ahygdMjWIBZ
Ku3P+YmDdxURE8ECgT9lZsTK5aDFcpCqzfNL+/LGZh57ZpVr7IppRnPMXmD6DNVRexBL+30uZHhZ
ShNL0sM8tswztsIJmA6/XluFrMG7alQB9LQuk43MR1Q9jp/qg/lggjz9GDQWryYdNfy4FdOds9RE
7+QmAiQ2xdAL8uSrO38P+5lI4I0OcCPJswJVBFduU9u2Ty/WxMOXqDVB0rlCYx0RU/9aEskESXV8
dnnc5WyUvhbfRiFuwvGnShn2Jj6QCKeEjAxvBhumMfhea7b5k/up395sEOqRvOhynqEg/rVRKvdv
3ImCKbVbneQeyJpqFLPwD+yt58Iwo+IsrVGskSdphZmnCDQKgkD6QZFFChiwjv3e7/EvgK95nfUw
FCmBMAQx2HtBOQpv9eR8UDIgAt3KHdvGMgzCJYVT6xW1BKoZBfy2BdcUYhbzAmjNzMGp4W3CHE1K
7JhD4CXB8vvaDx5kREuSfPcTvSzHkUyZ7jQt2N/nzTi0ZfqxLa9xfhnYjSC90g8Z/HpmLJnGFX7O
8kT3lwKdczkqZUWkcZvjxjlfBQk+9zBeEDYa/YL+X4O7IKKwUnfoUVkb/EFergNifgX9CC1DC6FM
tqbRIighfGyDuAuRwXX+lNyOJVUvMaH7r+1Os2vvBCl90ls1jLTfn6TKl1FGHlPf5qphEZ+WrArF
hhiZvMs5mXJJyYLJXJglXQKakcFuDMegzeT6UtEBA4X9TOpUJKffVOT64N9jHaKi/5v/tXrJRHER
9ZtcpP18Lp6v3vqyrqEIM7ezFLA6KbRskCXU8DSUI/GLpW0fcOn5meopwvPQ+D3+72PNQ4AC8JmE
vNdneyBHpzQarRc7E2nbdP9j1PcH6DUd+joMiNcdHl9q5ZRKMB9Klg77KV5yZugQD9hL45gqqWHK
XALcA6op5PTsSS2ZCluBwd57oLyN6F8kOO56HLnVssm1t5UhXvzLvr8OIVNeHhbpE+hePHXcxKfO
eF08Xi0SgoD8cdduObAzkxP9WU7Mr+4dS4mIN7gt7dtSnQ2I4Gde0mIBlrmfdW4qZuN9XuEm0V3n
wdgzx+/dOj+doErJoB9APNRzcecV4Y8VkeHCMmbFvS9BNfJR7WFlTDd5viT0HYkThEt6AD4Sih+Q
3aDKrk8PlzIN6rAmr+olX/HKkkOQxZw6c3T59eECOYj8RwqW4EwrwnkNdETpnLBInCEfqgpsOS4w
UmXVxRXhJVR4htuukw9Fv21dMycrMy4h6snhu1tznMXll0vwDDB97O25kDRX7NpVPQo1+T4hJ8df
aBFGrvVUIyBK2Kv9+wVoCKijsSe/qhrGIU3aiBkn3RFOOwbP90m9ZPBQf7NySzFfJf3p4KwtG6sM
hs66Yf128kH3Va8ZfcbSPSBB9bqqG9m/94tjIUrNU8vXOS4peKkTICdoiRJQUZIWnePHzMfAT4UJ
T+AiOkDHkzBzVUCTZtvTqZf673h7eBkJcTUxZKdlbngXedA982BCfED8KkVGspaYi80c059uOWAb
wRCCx+jYJOzYSUi1eO031vIzw5deiyPEhT4MCLXv4Q7UIfQHMsLt+49uuoJ4Z6TI7MYHyEQQMvUY
22+lkArHjnPWtaStF0iHxMcYqC6N/grcMVbr71RhS4pDUqId2iZn9UpwlIWs0Na9o92tUCe2q339
e8nRtXLWWv3OInIGWmdd2sV9heWaa2qQjhNxUjMhY6h8PD+4lXNMgphcxybM6eNJQbHkDfquZe//
R2czrr+6BrEPjW7UOyzZA3TqL+QGwmRz84Hup0LUtU6NE2ywfRCiOFfE0yZcDiKuKSD+7ft1BSgV
8geyHNCAIhVi3H0wnzHorb1W9rP2WkrkbqJEjIwP0uw3+kSXH2hcNhdZkEyvtYMqSBVKeJvkgjeG
1t96WDHsFpKtxaKifN6RXXH/F0mbe5axQgpAp7v5g/y/ewashOKyYK3yizqdzf4r9vDWu1UMoTTG
O8SxZ1oDKsqEpLsaSZgUgoHDbYlG5FLtKf9rNgwvYvL2Q1reOsfu45vUhVlFWhUhwbXPGt2rHTgk
YjDe5TaeGvOOMuifoGzaKwPoBLQPCk4Ful5eBaPYa/holk9IWwQlfHG1MR1HnjlXD8GzCV1km4g5
6tMKa3jNSXCq/okxy5fGDf6YFVh+X3bCOXcrrDFbL8ZooD1S5WtRpdoBayorpbBwAyG5MSej+167
jrhcwOGoobNouFgbpovNyiIKjvbdnwPHxAwS2Y4G6BqrpsDJ9AqEFKU41rl1IVIfjUBAIyzgkOrq
7w+YptL2C45ZRbUsP58kA8Oo4OyUFdRTxUukJtCkI/uqn317x0+oR2eX0oGA0wJhDKdRSFZN236f
VpPgTtS73UVJPgs6yNHSBDIHvynmrZQkU8yiYZLkLYOdtNTmrpqvrPA2LkSc35SoL6iteagNH+YG
G3jh5W6ei4CD7AAy6oXAu7PrLtnB2EGKXdWlhpunkECEhKTXDV36lpJQNBLP939XfBWQ2UkWmqJu
MtWw9w02TpCx9xGfQ8UnR0Df03DSkCUYM9kzQs6k63Yx0ihEfwjp97QGuOvShmnRcuB7qmpr4KjC
C9PAiCgKYuzOl2MDxbRVq4fAaxrumEQGQjBd4kt1fBdVDIK+B1U4WdgGoicltXThM9eV/Mz8EIXE
Ev1dn3YDukuHITMIQhRRJykj01AuEx32zj8U4BX2ZrL/2Ox/Tupl5AS+unh3NpEVkk2K5oG2NxvR
MKN5V2vpn/1XpAXW+ExhKbnJZTY/wbnG6QXWcxD6lbx5d2VJseGTDAQMsD2ra1B7hCmKW96SrJpB
sCp/aH59h29Z9LBCzi72jXIprL0t3vy7iYiHS8ZjN/uUY5lEf0Fg9i80FpNVTPpEfCg8L5PS5u32
aU4Eg0Efkm0wcCgOPAXM/1Z3xWxMcNlzE7jhFgim+kSWdA0erx8NmV9Y5c2YUhjlX48FbO64c9Bq
PCUbceJIlXhRI8dxge0lB0wLDlW6wQSqyjeFirXbYjLRy6VnPls8bF/KD/COlOQuWAWSaCEw7RRz
4X7m7UwFBPNBm+EGZ7AWlszoyRSQoafZGogTMND3RgA+lpPIITPp+oQEnPZbWXai0eKMsvrE4pxU
65gHF+1YIW8ghqoateDS7os68S/swA8vbx9bnoykrhqQkY7s1fmTLC/jxVBhbkxCKfnMf0GhS4qr
QxdzgmaczJ6OwOBzLA/gND9aAyfuE+EgMTkxkoSxkuUArLcijcoJ1hAIff4tSfIqQ/AZGPsb4C+j
PMoZkkQsfX+mDmWyrq9s/F1Q8rvsy05cu5qptkeninLtMDGlAqD5NW9t/HYaQFV+JTN4o0IoA25W
KZcIDPk49CR8d0koBsK/ER4exGCKOn9K+KQk3zl7eDSxU7Dqk13n/IWDx3nt4wqqBVx/kTLJjy2J
3gXIuMYfu5+BK72n1am/5eXhOY6GdVm+D23TbLVaVbkuxwKtTkfLtAgNSmFxj6hsIkEYC//ZhOFo
pxHOf9e5b4jFOgreyiCV0qn4QIOKvUJtp7/yIGsnSxWXoyMRQlELBv5Q/4FkTjRPqrDYBZabmsCD
b4oHPwqS1nLwgikEzEX6er4LMhOUcBhk82uEnS7QJn6YjPEesfJG1j0HDmwsN69JoAeVIoIQynNK
u1WWmAX6cBLNj4A8WA0/y33hSsI60OfQkWPFfmWEIoq6hcWEcphhkTTawRyMQ6AYMiaZyNh4umvQ
ZW7s3CO286BPGvpA49EkhjSmi+3Gv3ewpjZ7ztH+8DJCid28/x78kgI0KeUA9Y51d+baq7ldojDh
BFrfxNQ6HY7m6VirMx0ppH6oc1iZC7HI3DErVdUipzoS+YB0aryvss6w/3gBnQ3Dj8gbroVX0uHH
YiV/AIr8Yl2GGsi1pguciang/mXBrjfnBbMitLX3YiK3T8gGRfEdH1AG0hjQsEL2H1UPiesWJFYM
RoS48/WtYiv/4MmSba1LwGRpWX4PRgYd8r0S095JL+mqWHZgJ3LNZFdpQ6vPaQZ/SkYPxzTB/KkS
+OvLMRCBfK3frfkFjT/ujkcIGJBuAUkLsNpRxpI6cK75FU5eLZv5xlYoMvXEqmE4p863Xfjq7Dtj
Ha1sKsbYUirYjpCJNCZCA+vp5w3kKVVJOXmYyZ4hRE4wugcCaUK2kbjpL0ZBo+lTSTU9uQ8zYT5y
dSBc15+g2lLcyhcmUSZjRNPCR14QQcBTn+sRoELD6eacs2/9tn5BbTr89WR6lgPSRVyKv9i7XI8i
O7JCml7IF+OkeSpADIGQ0J7ZjDFfzDqYX1IHqVEmQPF5tl9CCxvK++zdQp4Wprmu440u02G1gLRr
sSdOBqfKyZ0c062x7b5PiSTpFh/Jfs/k92fms54A/A6GfEzB3hcxYXvdrdrVhZvv9dmfPp//WAdp
vMULYA6ktNAqbLVihLbAxbdz2CRVEHQ9GybUOhd7+f6buH9KEWlsqIn9te7nT2ANyI2A2RKbDk3Y
WTNPpwjVHL2Znsr99n09Bbpvs/t9j1DkvpcH2C+YhE661NvR60ZfQ9pZCDaze1oZUASz/a8C9iI+
mGt3Mhbek/Hii/MyA24mNW5E/SC+6BVSCOWG82Q8wqE9sX9KxsUh1mC3W48DHtZOQ4SdDnwnwAeL
y8cATPSfjA/AU9lKyoV7KjJSTLZIH6rVkjXxqPzRbrWLiQML1+q/aKY8EeP3V0uPmbx/3fs2ygZO
KTX+cN+PjDst8HB9m4NIaCGO5d9OkxvUm1lFTM/awXrfXb9HE6iBiZkZw8asctaGNHSrbKKLflHJ
IOY1WHWjtZbQFlAUkH4paMz0GK4rUzr9LNohLYIIwdxmFTtCrjXkYgpgwTY5RiEP4d7TCzd69r8S
61/iCU3QZbuW93XV3aBfzkzgUbHc/otZQ6z0l2/uJkQYwIlqHsdErGqMHEYJ/vtmLSMrRiEAg965
3pxDJfFl9undWC2e9YUUykvXUwGKQiG8rBhFjVGDsYEFcR7VWv5l3sJ7bz5197ecCRubFF7OpSvk
XQh0dWFNRdtQEsZ/kokt+hUb4o9TFzjpo6k4fRbS716LosioA63DSgpJF2ScFdgB0KLASiL98Sq1
MVvIugVPcpqB5w/dAXSvP4JYki19LFwtoiKkOiOuI/7/DH1d+F9A9mLSi4H048JbNE9Y47kXLOaX
ExACm32wHI7bd89y5FxyQoJ/A40pGzqWgpeN6Yscw4RbLRX8437pQmxqP9cGlTazpw4cevVHgbOn
/irnSUdgzZRfL77mqhoKedRNtg38J/6aYd6sXXleUibqlRhybHPesHyaZ2J8Q609H5NIItB+4Z++
E15E/JesXQJ4vq7cHYAd3k6bA/onJiAwdez6FnamigxkQ4iMTrmF8eCBgA9wcw1PJpdc7uFVtmeb
dhYHXENiuWecrS9+nZCC0uRIIaBtVNv4wn9nOFGdKA5V1J9GGLI+PejZPuG/NmxzDVKtFdZXqwCF
JuCZvYzp44HuDyh0RnS9/Tf1Su4GY6BGLyjTm5GDc6rvJHv08CAF1r3MQFYc5exUUsd4t5yyeqWh
vf03F+Cos+6ZO6BAbjZes+BV3Ym3SUkE4t6voqSyvgAb9F0/WNFjJkZtcB5SBKZ6XZo4zm5CJ2Tj
gL5iZ95KSHKCp4l9HVDudveZmMgqROQpXmIu+cYwEbA4+0CGIcPAGgA+jrKOHLfYtMGvw/0RhFFd
q+wvC6vSelJkHLfO08CxkZGJVwq0Ke162qIxux4i3dSHqbQsoVaxQ7817yk3TGNQfE85VYf7yyFZ
jNIZA8WrAhYmHR60evsMu04m+xGqMhJMrAEzbhL3I5mKOOvMd8AqKIKhjZ6ep6M4s2b6DfmjIf4y
15Q6T398fP3kxrhO+SH3MvdUZTuTLJHNDBm90vXSssmIQHqw7dNHDRLch/d7ABNVcWdrzWPJvUC+
2uZSur0/5sGhsDkQAtqAjVB592R3E15VLOfNagnda9719SrEt6RHP5JwcrA+ekqMxSY5rSMuYb0s
GEg6fooE0uWQ13Ma9Ao5dkuBWRtP/LCaP1CAooCAZcPNWzRzSLAfGQ5Lo4ax4CHcVBDhHF5XNmNc
VQhO3TJum38IUFLjI8xGddLPWKmiHgTCKeE0w1d9B0F0i1Lx/yXYdb8Sz/xXeQX+RbrSqYyuediz
08rPYtQQWz40RTFL9So8uqY/ylIMld9L/n0Y12j0z8QfsA05UIvOy+6HjBcvmZY05qS5P4Bb+Uob
VjmrIVbk5Kpk8PEAKKyUwJUfQ7073c1Mdkk6Us2DTsloaegkz01zEDbWkRyQA4lgATFF57GrO4xV
s8ZUdOPHc4D1r18UJ+9YYhO6rg9lnyN4WGOOA4UoU+U1yoxqR4XiQ9/jZqadyMkEOozYEHnfjTHQ
T+Olv78jibkjuBqz1ZcC20tgiCmRIKnyrrKNsFRzJQImNmUzvmHAhHPTfTOfUnx4Caw0sBPMQifA
2d67HZgQQG+D1sm4G12/NJrLUkyClG+eNvHodU61kcpoip79dS3oElspehIvIMFmK+K5mWWqE1Tj
miCU/ezdOoLmeXry7b4Pn+xgP5cEh59Hdbx8IJ1Oy80V8vobBjDdhDJ8hlv+MpL2W4mcvEiEpSdo
axUvcex/F9wrIwnSWvdva8m1Doi9FBuJ0RnRFQ2V70mX9CCpYpEHplyalMzUACVK77HZNvg1APei
YBwXig3JwVgBZihR+KVV1szLvy8SWK4ylMcB7/GtUmWO3z1njIiF1hpit2Y+Fz92Qvs7sZ5R3/WW
romYdYnIolnOVUpZcxv1I8cW6BqEU8fr/UWWN2O8ZnM3+uncwPT6Zk3kMQG3aArM8GGyYJfTLMTr
ezu/Hspan0Y1IUxoEI4vhIAjbEnsDNZ2DY+uVDqE/w7+QTTnYIY5l6ol+PXN/2rUUcLCuvgeHoLv
BJN6XshmYEQ4tXPun+TCfOEzH8O9Kn0pnJ1H+5MvXhrWd50eWBtooeUg5Mjw1+7d+S/n93JEr3Hx
ECrjAwZT2WK0763D+Bfl5JszuvF4659pme4oBVLKk7TvaqPAEF36iOfLWRZKhas0enNEgsSoKdJ6
TDMM0ErO6UDQK1p3CGhvdPcWCGaYnMk6XtFLYnoCEnY+WVL4isbFiww/aaFxB1JAYUSBjCsBbpZn
nTfqUqaoDHpmGLUpKqHIjYsvoFMg9S+zRTRMY3y8M+6v0JEE+GlniCYUVmvbwN939pjTnv+dg2DR
+HaSBh80SIuYXcUNgpN8CSbkw3H1wnxRXm5NQvRDdHvJ65991YTMdmQKHi/V/RM3Mnj98QTgikZG
zezlf6/rb/4cqD828Y+4eJjFzhe4VMlwI7+smJF7i5jY3FJlWYrXuKMn72xCugAXxXRApcMuFInL
AIHpyX7/DuX68bMjzTXeHn35KCGXCFPqoXxC/mKiE8PY++fyriQpSaDwklNgp+IGAFy1Bcjywso0
zdk5ScpqZTCNpp5raAShzkEwHIk9gFeqGjDKgrdERhW02WooS6PpEoGQbdMn/2dSpSJ5I4R7TpUe
VsVEx4HI+00G+UmdXHN0Jd7gm4b7L7TfYsKI4kdsOBFds0qPnBFHGW/sV5jpWW+10x6F/b31VAN6
Iq09w9QWeLExd0ggEAk8rhia3T46rJMU79oA/y02vP1m4emRUj41pU+OORJoELU7wMXp/3TZmjMY
6p/XYPWYudylX37ph+37QOBsNogKDq0DXXRoJrHBp1IJPpXX6CtIvpfviswZP7gyvG0sPNA7JfOq
bgaSC9ifpOeGuILNBPQuEB0Uz0TQr7s+S2v3qdx9v3xpdmebDi+XYCOJgQVT5Zk3wVcoEQbQ9hti
VMDCucCogGq5a9Vq9j0X2HCvbE8naf9LblYKyGmKTneYvX5pVcbFooPCDQLMpGhlNCfa5wKv06dy
VFe3tsea7zlVY85sKOn7YHla9hbPdLwxIkJ8DK8pZ5mgMzrNfrAMwUD8Ohd1eTEs/yceuNrwoMHZ
1RxPyMB5ZD9BsQFC9RVgK066B28SmS7LAIMTup/tO8wOyq7DhnmoFTSBTnSpClc5fQy2MXJxutvZ
5ITK9scCN3+VaBV/8jDnq2yqs8fZgaifw6xnuEavjEblq5OZqj3kcp5cMTYB5ZTbNvEoa961nj9T
QRlcK+XglrCXkB+Mu7yii+og9hEwmxZhnMXYTxpngn8pDpbxGg93S2uC+hfFG4BOQUH7TiP/JqmU
f418+MpkmzpA0vEp0qSyTeqmCSE6svnBmBVn6C1lxOgqBs+w9UKaHxKDaV2/YEcwbssMtiaiRLM/
l0vJr5sLFg56FPAChlD4D1GkOKuLxJgc02blbobXkqVfJAfNFtLXHVoet/+5RnMhL6dz6u92LF7T
q7F6QQKMgJ17uhpx15qZ6bWWTl6H1ztzKraeMv1ZKj5U1jSzeXqrRaZwm+6IFObx8V788frp8gAv
TK4YpOvaETOzvLqwifCJIN1b0QIYPoSziRiUgwpuG/YCy6DimGb+KKqtW41lXhSJ1N2Itm7M/kt7
LiIrNn5g6MdXpVXZl4mQ1xhJq8y99xANFlA/S4Fd9cAXwhk7wjyu+gKgOR4uIHh5vqO6ue/vcDlm
CNrMV98DcWgtpaiQS4HMv20ZlaLacCYQmT6MUpCH1oqp1CoPde72Fu6uSYzDSkHebaPhusvwNgYT
Lz9SLazxBl+ijrh09UPawiiYl0m3RvCUm8s4174s0Qt44RJ5agtK02vgqj5TMEJAt8kKkkfHO1Dk
P9AWkiNVVf95YNr4PNeC1b57qGhN8Rr3ODt5TSe97LA9/BC/TW1xGmH1U7aO9BH4zFS9HCJZdWlf
dN694BIZmooEFwuCSFQKD3kUQ3v7sHd2OVyPKnhyioyHum6/Rcp7klhqbuZUb3w5rbJLfoXnmm2V
XNu4hJ39+I3sPQx2yCBCy8ymjYiigpFxRacTieNHkqQXT3yJAKX0aBt77JTLqdSVN4JxpuJQzFiY
HjLnQjiYE8dDgSxQ9u/lmLpXHa2BJszS4Va9wp0Lx2V/G9H/w7/M65/rmNa8Z13Dja6opc2zrWi9
OCh5YjhUTmyxrtIA1hWJZkJaguCRsRZETf0I2OhSOMXhO6ATYQM654e59to0EFsm3c9WiGR21JtK
nrCO47fW/lePX/z2ZCjDkqYMbMySeDgpShynR9xy1zDJbcS8xka2L+N4iTB6Lo9T3B8sM+N8+28n
y0+6913tk20Z2RQ4AG77F4JA9w/asF7Q7zZhrXwCg0mc8CFMbhI85xCfnWBxlHNpubrFuM9g+6aR
2y1/+hX1697B/+Wl0B/sX8szV0fxartdaKErWS0aw8n/X7gMAHRhiupPD6RecYqLR0LZQbyiJhMr
kNIDPk0vJRhP3lUGmzxOPB4KGMPXuqU8HRFK6Hxz34hnhxMxbtyjhOYgXQBvceJllhiIMOZV61lo
uSbjBBWnIhGDYDUUwxJ/XtRCqiW+zos86VKcYTtnbkcLbKolWEYWKqQ9PcMH83sElDLvNoFxbmNi
IkPbQw+tb81BO+/0nUo3VGAbuO/v+fyxts1x1czA10SBtXtdS7yuToJ4ltZA0WotEcphL7d+20w3
/0hX+FMozXQ6OKn1+I31CN5lfcdYGhDMN9irNggYtzGTusqGqQ+CHcCrsLlUyLqdjLjiCDpc/bIe
KMuHiBSw4mOJHOCAd3tB72CrEo+dgnESTVTsd3/J7TswHZS1U/GJCYtnY7pZfdZHHCN4smb5/81u
T+BYe0kcoI9aF9uaIinW35IAhofX4FiQwRAaKAr8KXGG+NEH/G4sUFS69HstpDVQETCOoBlx/Tlw
lTHA/5gJDUCD73sgn1kHhmF28d6ejY1WH+r9GaNB/ZHF2qllB5y4Ua9p55lAFUKgdUHrKCq+sid3
YGOiRGl6LX3WFsv4yy3fW7LVcKrsGsHqEmih10uNNUKYXa367Bt1gR+zfRmMNjXi/u7OG96k9NNd
AsNYNljlLxjz5C8TqmWLyduTA3YvhDg49g8ruvKNUa2Gq0WLQAwSRZMJcOXvsLAFCOExaqaUPGAP
y4SIOzM+swTKD0w1yBy7hsVTbW45/7+QS/CS6DXVkrgNCkmzZhWAkFH1Aa6BR3J9dhoCILp/ksDO
zUwldr3CRVRUgFZla3BkWaczzvaFrKcfIDxtZ6R8lDud2t7SIRGTLDjOl4NXFgt6qXIANgAt/Ljh
B588ItD1qhiE7faWHXtGVR27cJ/uO8YRDs6YmGBQKbx0q3sSnXYNz0MPkc8+EZhNmr63nsv4O9K8
Ralph7Bvtob151JPC7n8AcENFP1BKtn5/GGiQSaWBv+4xm0mrrcjzYRvLLqJ802bTYnirat0EaLP
XuN8hvaAYs+4FB1ebm31XPbai7dzirCbS86azczVNDpujoufjnrA7wEUV4oZTG9/Pem/BPz4VOOi
51munt3O52pFUM/PfZUNyFA2lW7OZx/Foq+6lo6/ToW0QMt5drU7VoXHAK5l/j0Ck2foTpdJd4Ib
/T6vxW3ctl1M50R/KMdwXVNo2pg+70TwuXI6Fn+tSg84Wvroc4lSvsXmy8StOdTC1VTeexEZV/2t
2BuiSny27Y3Njv99PXb94EOLGcT1TTM2IJN/xNfoltFRS/xP9u+tK5VuxuDtZ33OY0Jwj4J2U/s5
LhlsRoOCKRQ9CgVJC/FKBpXIHBpWSs0t+DCVHvdacRwkVL0Cmkb4/UdlJwfJuJMLOA587HhamfQ+
t8VuyBnHl9uousN9Q7PKn/qszA+7hqdgHOiGKc0nr0HZJLkjQ+eqsN2DSbmrSVuH0Mrh3eSxtyJU
NfFSjHNnvXGxtFuqtAqCZxkg8fWUD8VK9d8wUFPyw7iQcQzWqJsqgOjNJtbmSg2za7Yb5SL6AG1y
KtnjWs7ZbtJaY+e+YRRKcJbH/JIUa63/4Exmx9jTPLK154cDWITqJQFe4SRTxDrI3UXdObTeFwu3
puq00PQnft9durH4Wzuc8XX6RQkFZVZS4Sof77XzMgtY5F8ePotawmbK7NNeTMmbmRgRmPzQSRMg
IwJxV4YIbdy9RyX4SZ4QuAsOaDTr/WpGQ6B6SZrN9ybLKmSh1Kvff/JBmOGZqs5BnK/NoVMWxdVo
UNFEFLBQnmTYE8CrSgCDHUu5AxdXvY3bcJqydmUPHqwz5TBdKjBv5ZxBVXJVCw7DJbsMRMx1V6jM
QiiBAYOd2jkDsco/4BJeCsOLblsF/O/qhh29acVBGKKKW7t9AHtxXjJ3RGqmwR4LtrEUIB9jbac7
3a7G9u6nmjirIMqUnB76xvLoNa1GsQfLKGIy3NMFSjp+e+kaqd1ccF8tVkaAcPS5/RIs1/3ynhOf
abKrih2geCoZxDGdnw1OPB90mTT02ABED70tYarlAe6sv0GAJRwPVCRy4kYTmIysDDjjKBZDO++H
LvIDBO1kOogYaQQytkmRehL3QLmYbkyKTLjPwd6U8q2FTTJocy8LflWy1GG+fOhKmD5JuBFNYpCW
0rvACX6QzvaDnrS2SdgXC8vpUsbarLdkYpgm9FN4y8kWxpPBL26NwZ/xmZZsBdZ9FYMpLTotcEEA
oGTT/PHmcN4A7fnxj3VVHcs7958jzU/kXWm3wV3/+OmR//Dt56D5XNZQESSfNfhRQYqj7vs+uLyc
5IHTxOQnMpPMqBnRMbi8atqOjG/ZqS00h9Ngut3pK3tvDFHWjTHsZbmwcqoJTooIFP1ZLUH79t4r
1uKKxrUkK6/YgEOmX1Ei42DyoJqPqVjOv8Y3vjQJ3HD/J82VWTg69CZU2arvC0hw69BR5tkfgVkh
g97CyMIxOCNOfNbpmgh+KvPZ5XeZGXR2x9GiX03Me0vUNzQe4zANQN1ltnz/aKYemzN5OODtdwea
pAmGOkI353FntkBOUHZ+w9Cbnzmlrqm1hj7CaYEZGSlysSqydXXZpHWuBTYvg1PM7O+KmX3xERMY
LWbxqXqV/5pnpd+c3puxTSF5DFY2y65a2GqPsqzttS7t1/0oq+JXfClbAH360Ukz1joHIiyItT8r
lTIfbbasdCH5cgwyda+bKD6S2/fk/KFaZyJPmrL/q5cJne1gKCQJ3JCJNAJxiRvINpMcz0tBVfW7
ckxfoix6zRd/7otY5tb9LOac7MFGF0hqbTSgONWw00JKrsTOrdW3AM2WvZNjFcIUlip/zNRQJYmx
LPQ7O+n+mLrwgZSG6qIKlxjRicWjoaH/jNZ0OkxitAcRhvVFr8FRbXeYKo9Qbh6bgWZjyz1gv2RA
XWAvrVpdkjp+DAy9UO/sBwK/TZRLzXTG/CeP1IfNA89QvMmZyueJq2oQgg35x6E8jZkuf8ti7bui
bn6wP/Dc+clGb9PEdFlLn25w7AbaGGwRsViUMw+R3pvGgEr4UbwK3cSnMnVMMKZe4SjAGv+dQDWf
vFvw+VoTxyVy1q3LIRmAFzNB6tR5zYXeFdDY6jkV4UVqimRDAJupMQNrk3sZo6uuBbGvbr3oNBLr
bGOrwg7s3TWJvq6g8HmsfsxlLzLxF0uNzSq3OLbGmKgiOxoPc+WLCou6ynzQ766rPIZW53pgDsNr
CBHOTQIDxlHtUpogEpiWyr4RdRf7LPVRiCeV0YWJizZ7Whk0SPcJSmsN3LkZ33Sgx1HbvybYhCQD
8Dq0Epdam7Ktct5skZPBWEQ6eZyWVvorWiQHaJ14diCk7xYNdKDUCjrgx7/zCGXM8tey365zGvTh
pbI0bGAj5YdtFuyN0/Bo7jXNrqMjUPW6PHtMlAGgnlAC+UGTJXcupazrTQsmSS1AFu+cYJ4+vUrN
Y2N6mpTDT3++GaMnaugVkgxZQNpekzGmnxSuQ7iMLFr1N3Ykh39jFNM7d5l5Y60phl6YHYDX0GBM
KWj6UogTp6wE+Mb6Tll+/6DbVje8i4vtf7L6Bf3ieeQY1ja4dVkBPDZ55LIwX6h6NsuYnu1Gzp4q
GY/Tc6vuCbaF2/81/tU4Let5BRMLTOig92ig132+s8VYSttYyIRvy6SRCAYZ3LvLZuT2bcotbUmM
iJn3nuqtDEMytDGvFj+FEXuwwXejfxzPsmk0PLnbL28gfQF3XBltduhJUTqtxMNv5BUBJxW7FeCI
0CFBMdtuRu3eC4x+C6Wj4AmPeaMXqZvf7AaRgh1SBr0EDzXosH7RMTqHJ9sqfYyNo/IutuwF/sR+
DGV5vcgDG7IW+DMbjE9VZ9Q0mcx/m0I3rS1tEq1h8josCLqWUi/ih1YrUfzHL7fcbzsOBWeiJST0
tZJ16Qo9+bc3hM+EA+A/zXWaq5KgAoMJWdynQ6fnb4uyfdd/BbUpAPgKSjiqNirQNszo44JtLBF6
3xS9h+8/D1eNIYghiB2ZBSXpwJHK7V7z9SzYu564PkvV4f/GGh9iDkohvbZ+UJt0o4OX4pxvq3HV
oDkyWOeyHxMHTCz9cKFLSK2D8Cyxc5oZ0w+9LWgufVKWnOTdSit9iRuu3xSIHYLjosTkaITRpopw
1UXlz0xZX6ggPD6Aow1++JYltTSNwLeqRpDfYgkc3qrvgav0nxmIwGMAtuAL7gdbTptx7jzh/W8V
3SITmuQhVGDXIcbkdT8cJPWs35SCXeHubO75NSFDkxYoub5mJkr4EQhCEcmu5S24eIVYeODidlmQ
2sFt0EKIX34JfqruWEYE4wHzZioRbRVAJYaNS5N7NPkEZ/7tOHHpnsJCEI1Oj4uZ+7Ev0Tjz9U6d
aycrCGKy8SdpcAIig3AKvqD36yuaELOyNsqGYqH8/Rc8aYEimxJFRuJnDcik6/QbKbn1DqiRmUol
PaXn9hBXhhiltgHgp/5FdVU5bdyzdUHvVpdye64TJtr0CGduruWId12t5c9V91KqZXqeYjsa2rDO
A0I8ImyLtcJjAO6oExPbFR0oGYlHl6HiEmzdoxddkXLfPoMEWjdlvfKRl/g4H/S4dNJ1NZpQvsG2
BYmBNZs2XJCx1mhdIp9BCy/QNRRxWJ1WN4XTHDYFGtErxnRdDDI1m/eZQif35CsuZ75ytUIzKd23
Nxvp0PhuaCt13ounXWAAYn7FNmwcKmCyyYsT699iKcfk0NOi8HEMidmEEKFhBDTpVubXWqI+4OQK
qi/L+39I9c2kjAQ0ZExf/OvpDrHnlWCN9GzmOQU9Zugia1gy5seZktgHZRXhQvJuYNkgfUwZ0GsJ
vwJ413C04vXPFtWWdSB5sgdW0g8yE0GZz6ecv3/qNIlPP8NL+AUtcphVHrUEjWs8xNhIk2X7foJy
gy/VzsPSOffEz8cYXUfxHJz0AHbZ+/aozhxrkt2/M0E/bxRH99iduE+NhEOOUtW8Zv46xXeNRLQj
6xthcDf2qflqAWDxc0vKnk5n2s2L6nr3V2e9KeKgacgyWrMiy/h0C16fzvizZtF/HbsAAuE1D6hu
UWY2q0CwFfgtjdWHdmlWJffiVUYMmWTyh8lxIqMJI68ZsWangSgWAeJdwSpkU9qWFT3FPSch0z3U
+AujqTV67CRrKjoi7YEQVqDc3Bf0/VuziLaTqvlFWKd0EX3t4EgPj9LYGmPXDx5j4uAnPeraK9BY
be7M5BIANOFMe52LHb13wifs4+LGqMyGRqHVzYLJSWf0y7/1/MbvxZhWk2C79JSiXphTY7/wGuwB
No5ZwkE3tvI57PttcOC7atzt1Hn6v7UpAEirpLe2y7H7vMX7zRrti9F5nUw4h+guX+c0KToxQYNi
Be7rMte+oSlOaZRXINFsI0Y5nUNOR4qG1OFT/3R8VYezquCz4Q5cHeS5VP35kfwib33eSON13YGy
c1+BuennyeIvqeQEQzYDvwm4mNcH5Ald7ITvgGvEGtJtvLpgaNCRLBitXUMGEkCW+W754thwcNJq
i2BQPZtyjwYIATf6+86p+EqhCddMSbU6nTUdw8mDV4TVZz6z5+GnEzGIWQLbFG1cnj94atGFls4P
RmAloM2K4MXNjkuauTlTCEQPRouCexXb5aabFOVVuBL0JBkMZBgSnvW6d2jM+L8ilNam63Nshd1m
FTmgi7NvBGUB9ygfXs2s5nhibR5tlxn0k/9a2AYtaAtl/xpXluOv4JfBX7FdVKKZ6gHUarZt/Rx7
tXk7rzC7X5bqrf5Rhq9qkH9hwirCFFGkj7vcFl84hBsnpJnqpiSTU3ARt0Z72bfQCzAQAIgVZW6J
ihU7kHgHk6SpVjzc1frmTVpxzuJahkM8SXeu+lyKLBZVcqPZxldzF7Y5vVLH2pxPrFyLADyRMli+
MDmKCumtXUfp+gb9uDUa5yf+G8t7fydx/YEKFEgUk7OeZ9FC5TUuNiHd1W4WlaSsWAZUdPs/QP4V
EomZPHtzoUCZmvseiKZ+tniHj3Xc8KlrPxxOuEH0zQNPeqSiApJoUdDS43p+Gv3vVtrce2HtXOXd
1zZRJ4AsWA7lUJ4o+/dfI0uC6E4iH/y3W0ExByVJtBOXRNlakfeOnasHgJo8n3+EfbI8rbgzdsQi
/a3mvSqsuucBaqe8hdGsenClW/kXNpGzlCQDe40c4rxnMsuGBluBKyxWEQdBbHW6o/SfQgdRfRkN
P/VtwMRSuybLw2Ca/PsbFU0NzqMnOlrPQ7uATTQcl5pcxnUq9XMCah9yIkwCMV89fRQgGV3Ygs2v
6ojAnwp25ZEpZjvHQsbJwWg0N3/XIGto74RMF5RLnoRe7/TqvX5c/SQZ/umZziMc7OIXm/bJH4mP
rUCaJgbJVE6iSc6I7gnQFpI3uB9AmjtfLzmgF+LUCRyRVt4GxAJN/wf7kG0G/5yIwvcrMbudsGlw
ogDCPN/bCbIGYnMi6fIf3utKzmwYiGkoo2i5aefGl1vkyTAlEdwkEpbzYAkyKr3/jFnPOx2MBfE+
y3TGsfyD4loK5l5UQZRefrCa84A2/qdj5PMxzDmSYn2B7EgBLpadRLB1Nar6gF0S9Q0n+R1euUaS
LYLDOIHu9UGMCLyJZ+nAJBo9Vv8JHYzdOgTDnGRl/HM6L9gdcCFWjITz5nJuTHMV4q181qXunMFK
WzzDJaahZHBJ2XcnWxBY2OA/ua2/BUejoENKvRJDY1dfcIvp8J3PGMvXeJZ5AGfCI9ypEUJW6Q3v
UiE490+JaKXROTRrs0Sf8GbGeVI9AVvPmMEBa+0Z2dRSNQopPtIGWrom8RdMw7xHxsGGOiLSarH5
Oe2WRlDxFSHvuEvpJ217c1CpnBtWTPRFgK9KAXnYwkuROncmNluoUUVyK9o2SbXfKW8i/3zGMXfg
2DoTlB+JIBPAfd62IEjg5drhTslbhDUeTLrK0KuGwb3LBF2+BtzCxQjS9Shxs08HIBrdJZkuYLdl
ZMFefiRNIzsKCbpOhVpVLu5NRxUjS7TY5IdFZTjzkxisJZgXJlvNujTwyoYJVkYmmC4P9eSPZvZQ
f+JVUW9rIeY46djt8R7AQsZgYfvV8PKqid7SabeT9BlnW2EyTZ0MknjxcxpaEqiKZ7iPj3xAziVj
QNKZYvYNZWolqIr5R07KhOlKyYRun/XLL2scdjIfCec9+LQtIsMqNGhCm7rPdHKSJ7h5rWfZ/eje
K5RQTaDDU5NnEqE8doYDLlsZAOZJ2zW4paV/gIfQBlR/MpQtMC+UODEJtrJ6nIHIjpvAptfI/hY4
DG/XoakvqbK3L4HLr+pRzHTG/FYzOu8sF0kfy1512kLyLTPNe9VRTE8s0MELfUwZ5UAYz/4XqR12
SAGOeSQpXCh4y/PnPgxOqk7IHCSu39EoZ6+Z8yWsJbdbs3NHztDpEylwtFnC+K+ebSyOgWehYi8F
QLiEyMK5dvDWW4OWVmWZatdsY7Nt061dlXS5XDH/Dtrraqfd/r9fmRaGJPVGwP6XOtNlilvXKHTH
gpXd3WnnblY0CvREnuML95C4yU11RenJOo8lXNIJhQlIGWn6KnQZd3hwP0b93epI8bXZTCXVyFoq
ejaH7GPWa5sMGG/QUdu/+lAF3hedhM6Z7tQlXT2cfGpIiNg5PToH1NdN6dWGuOuIXcu0OlAcm6iD
52PmAOcWkquCorUQX5xQzrwuzocU3Wx428IhjUPvJLBGUe11dts8mDqYuvHmsep9iFABHUvrnJO8
P7vPNeZqpFNcD+OFYtyDkTif8UROxJcaH7AAqAJDcyJl+qaoCJdOVQnk0YLGwmKCNaEh7bax8QOJ
r8KSR3IyZ+P05wDhp9dNGUHDArmxdW47eDvXpNoQ042LQPjrPDtzLPMYtSPbfWyWRZ4R+6r8qoRi
lqDpXEkRuSMS5Qsk9xQg9UAu6YE8n2RX4bSF5KN+r+G4jVo5b68IJpTbjZHjUZrYNZD/up7XCURo
pFoJUknTs6RQs0ne5NptHqgd9PMws4v9eI7f5gaJjN+r0cjEyJMNrkvVrUqdcfhMTbM79X51bi7c
brxSaDKWi1wwUrfdYGKPLbjMoeTSV5CQ7YMHygeHBsaH2VtLN0XvkbUEPeK1WYUIH1ZI40qHEBpa
sIbxLqmkE5ogIrVKC2W2yGClmyQF21v3z1+KNbBnGa7dFm6DWIALbCfJ9Rp9yjD9/OXrh3SVd7Uw
C41+BatUMgK4Oemgv8o9z3j5/DYC9g+xBZavnCgo9CAbG88JkGB75dvIEuEla/0nF0eAINdWg8DQ
nV4GHcbhZi423TpHeE5m5btCeDY4Q2K63GJCRdh94R0l6k57teK3ylyngHDIjVdpQdjIky+NsBZZ
AaZ0RgKPdIqjOFv6EHHl+3MQxmxcQpw/2YF8Opq/17Tavciyg2/f9WJ5uQWMVPRTGA8N25JAOHP7
4CoO870OXUWv166dgarNGTXdeMDE4Wi+ZRfuP/ByEtjgbbt+iS0+lexl2g9oZs+qPsmJRxT+8T4p
mKV6Y2NGVpR+jNcwqxECSWIFed036KXbWMiryF7Gy/ndoZp4ueqgWPVTyzRoBD3RElVprr0NQeyr
0A0Q5kHDiossv3++uvwMkyjwvkjSnQ7yjAhuNQzKmXwPCjKBwTaMLJts7K+2J/8ev+kzcMCSj80r
Em5c8ZMeqEdoqmN7QeSgxLitisMcbg1w/+5gLXSl2dqOBvvmxrc+TiuO4cmyxw1+sGeuKZKt0E1/
QA03ig8cALSxj+4ZvNvZ0+0/1+Jp1Hf6q8AWW79fJo4ENpMiHmMTqPE6VI8tSVy7hYONKfgFyqo0
iHw7ettgUtMy68hRDSqMMw0ga7Hq8OY81dZBcmxFmPcfxXSjGB2tPX1UuKu7pX5ri3OzYGpsd3Z9
2vgU3YLQP6JwoS+Xj9lghwlYPk4K6DsbOjzWGIpkAKJzhmRThRUZVn2LB44HrsRc2RvJwOEkX5EK
iDMdMhMf4FJZhhQbHvXnpiyl/j7t7XT9vPnYRHRzFIVVDd8Cl6QXx6bG32P85G6UD/mKmDOLbIhG
bh36lPDybUvKlKX2mKlJvEBBVK24dpIy47Tn3N2jyOEB3z6OszFJFhSUKOkTcdM0Th0FxkRCUuo5
IzLd5zdRvJz/G0divb8w/wYm39N5b11rJNkAJWcBG5N4n3HUM5YYV7ry3pmLyU+EhAcWlDiBFdNN
Pkr3l8kkfKHlhOqTL+gv2IYbGvmqpXJ5iTtOs11cyRHkYHEAWM7aKelC7e3kcu3HXXxw5b/uV3+B
Hhhaa6oZWI1C8oK0oNl/opTnjCck6hMsYxvthnBU0X7HSHGYLEyvjiONlv1NdreQFl9Afjj19FBB
uY/2ry1btvdAC6bsjFfzLl2JnXJieyHJXRIC01SZdqEhbiWZM6ECPjiCUjb7rLom6QA10QhLbfZR
faC25B6+QIFHKQNZ78USWBCW0iZSpqmrZDuUCBCcPXfsmvvaQlT+gWcwwxGTj3ddX4UTAbo1UsIV
5gnCeoKUXls6u5EEyg25Kb63PCYli4rqVq/vi9kGvUly66mqyjTuddA1tvnYzrC/J4Y1yONG69kt
aPw4uXS2vOQDE+A+PEMeufdx5MQFFNPr8FkvBWmhbbFNfHxbOS9RgrndezpLDYX0igHg+DJilljH
4Z547MbfQ6/XAH/vqzsj3O6oS4P3vFjKTtQ9sZNtXfaTfae87Ltx6PFw0OYv3akJAP50qyoQm55t
cysJhij257qNVg53MBW7APPZHBAjq4zVi6QQD5fk0GZiTLhMluI0Z+q7GCh73MzF02nQoSlxPt3y
7cYgGRE3MWdY5uG8FHZFTTBZfYCSQAQdbmRjyGLqYj/6jFQW4gfFyXPxoADm1k/Xc+lkn2gVmZwE
QbeOFDYkSVCBM+J7a5zNXHEF4xXU3pf6SuRK1wX2kKpsoFeuKrIqVNUQwdGBvoRu6+bwWbyP0idn
+X93nBRQuyYT0wNpTPizU+Nv5xupFZWLo+3oPAg3woMLfJ7r4xyMDKGEmynl5toIg0PPe72ihIzd
Gw9LwgA5mkSYJADtlEnXHskrOPqdHnmxjiheE8XY7oXtiFIVsUVmY5dY8lbd4NYvGtjnvwR85aT9
tRMB42E1zIUA9FpW2B7NseRyd6rJkAVHI5drW11D8qL5B4wPqWge8yFRuaxoviTRv6z8s8b09xxO
SCJ9mJNxnMPVNQE5Ow/SWitt8csl/oV202f4Bx4fK+MV/M2ks0Zg2JJ6vNMFfdOABB/+hAEfXFM1
GFpeImBQecE76jOWSU7fr2fF82OVMblQZtVOwncHxH686eyEYJdqsTT8rSUHU9C9xx/fSCdA8pRe
wY9hZo6RZsPfz7ckzpesTozaDqvwIuEv1Fl3v51mPPPRBCfRzxCW1XRMxMpW81uE4wgUl7HTak+0
5fwPgbrNEcwyP7mszuhnW6UKEJSwqFKmRgpFNEiPJdWCH8JY+d9HVDfGz8nU9PcpSmRvBwY796cL
O0++k/bvYhQhHjqlsrI7RUEMoAp3lg+L7BVPWhYGBprq/2ciiwbOSJBqwlZ+CVCAjLpeTGRB8759
/CeFwz/qg+tVPDMbhXKpmBiXxh8xXbagrCXTotSMOVz2VN2BnAAa9mpwTyZuWeQmF362x5qfJ8pu
jmRurtbEf4EiG9uMWoIeRGwQMhL2bpFZUYne2lLJ8STi2bDO2XwfyMaRvmv5VcCMN0hh9ETZ5o6o
Lqps6DOumw8VpfnH+qo3Y28bkYXd3NA4N7N9IUBf9SRT5seGj7wh++1P/nJBLQ+C1iFzLj86K0mo
9chV0hSPPIga0XealyGcQlwTg/NjtGALG8zvQRDqnFUh6L3Pf/3sUEDK96WpVRvEf5Hx+mw8DwlR
zFhfwlWnPcTDU31d5oiSEZ37VCEWIyN7Gej4rESq+ZGRynS4dizzA8kvXejlUQY24479ZtHvpLqN
zD5nxNAYm4Y6Uf7B+IbBsgKxYVApCPsLkhlR8wj0v8mmi0tElxQJJozHFTORWxpKoWfRMHf9AA2c
Qms0fuTaJ7fi752yz2jXjDoAaRBggFfO22C5TYz080O6tC/3blMAgQ00H6/Rw1PirSpa9aGlVr4E
EvRSAx5douXxQo4ylqpRtEnKYHbIwBQakmj810xLiOHJb/zm/sO06/61kg7+Z6zd33kAj8/BBCli
Fuh/tcf+tbYWU8/EPedvS16ZTePt5QH1RdYuGEwKNDkBT34joKb3fl/5MqJcr29llGyrVAVHjHvP
k822KUklkJalN+KDUH9dxhW5TP3Pmp9HhXzVmZBFes9SMtSl9uLJXm35pjusf1vYrwmKx2NPZnt+
Ve89ljQFcybRcdgKb60kqTZqe2bKcxPst2VDMCDYDUzHs2OKBDq54D2R54FqwbWcnsV5L6Igcq8U
DjL1Ju4D3f5f5MoNkiOZ9w+6FMSBZcz/nRtEpAqz0qTJ2KjuR7If8FOffxmVQ+r0GxNWRppDZShI
x86DszCR3BCkCDkZmn12m8P7YT3dgSQLT2Fy9ZCHq6hWXG/UlaTdcj8O3EFRJ2TLZABcHppip1V/
Fl8TFLAM3FgiIwLYAQpsGxHCXqrVicQcF0hTVgJyayxu4GBbcUDwewFxlWFo3yjYk9q5bE4F01eW
wYBuwYskwNLHSpGv/mgR4qDSethY+fD35xHjq8dcDvlyfF19rEFofB3R9Q8GVKrzb1EpYTyxZbal
Ki6DQ7TUpllWuoQW/j4zCa9Wbb0vdGWVFxuAyQbMn0tf32PpP3cqg6+5+RYxl1EusBtx0qyZdap6
cLDbv4WxL6t7JQkAdPp4a7hL+FA03fgNHHHqPXXvMdtMRtLURY4teVS+iMiu8Ai1xYIakGu5iFnq
xp+dYOkGj2mEpZdnZpimphG1Y7xIEpag8BHdvxu5MmTeeYy00IypEdqzdgmw19VN0CUw/lZ5WUqx
Witc3CW8if1s/aPRLvvZ60iQX+clLb6BsNSmO30LKnuhUOBnLhxmeSUlxM4UxE4WSoRj5DAFi2p9
NE7WoT7UQhBnNll2nqLuiJh0LptZAfoF2c8TlEqkgxyDuz2DeywrzWsqX830kF9l6NleUNQananq
t2h+BaVx3grxx4ccx3n2fKzgpPwXaLlfnKMPbbAQPyRP7PkJyMfEHyna+zlP38BAU+mAJ5ZTuzmv
s+2NYiTUuo4ku1z2pL9eOvcTWg7ENNWHI+gnHD3P4CWdua/tw7L55C3/Y15u1QL2se+mKYtX2JER
4ZswPoDndYaoqtP1aOAS6V6WNHJYrlcKeAE/voy+EoVuCOAhUI2fEUl/1mLxxo0hgQah91BXpNEL
t78rZ1xAnQJ2JsPshXtbA8k3/5S3k3/aEPZMEfYyVgfGk6WSBIzHnXq3FyxTZLb361MuuZhVzmIs
89/ao1B2zRrpAGiYF+Cc1+7XE7TKpywKLFHo7PJHb5woADqPGKGw+7PqVfvcscfHzRFHe1Ya+J9r
T/zWErMxOojZmKswHwrWHL4mPlRsQzN6r+40FCeHqr0roNh6FcMbZ8CAeSfGGB6WTPvXORwZRb7C
XhOGzhCpCXPqrpjwclMA9XA9AMLmk3wQ52CHjsxfHZZUYaKPtCDXkDgKbjPEkQz3JcwfbnIQ35TW
7+g/VodxfKRc++PGbTa5AVjeZZvUNClX6lCbhrn0AIrofRmJaJqYi02D5EoXk3Z0ZmBzDem3VQyD
hTps7dlQZNpXz0fge7F7cm7jJyZMrDKf6c/75ST75a0MoZgc960+Dj55RMf/Ci/50whguAE/5/Gy
F5ChfC24eZSKnr7/714hhMpVgjc5ZH4+p9N0pgFSc410YzfwdOFmY/PI+LDG8IIK1oJKxMcVlsGL
4gMk9OKFsrr4hvZbIoDuqfZF58RHP+UqKmFrgPZNqtWPW2IGMhdzzXKPySPUTerj9Iyx4YojQeYW
7rUWuS6iA1hxWSwwbuyVtNH8rPCM5lX7stmY28svDWpTy5IDDKHh8oJquJFoHXMelwdfpUXMwJN+
hJItAAQPsu4Fr2dotL1hkCr12qoFo3J4slp1eGUPzT2xKxe2RJB8U3PtJDoJeAYrawV1pYbn/Jaf
ivSW0AdUFr0gmVXRg/KWz8y895V4dOCFAyobpurssNbsBt6dgo/q2QyMGDoIfH6Aa3/TOCWlLFn1
6HoMhOJ/yfDydhsMebLtWugqW0EWqrYOjv8E98RT1qVhS1d17adaHhBwNyT0b4ycRqWM1MlELJr4
BkxhhyZ4mjjWszLPtLgWE2JXtFnr/HC7upkAkytpOXZFZRSVh96A6bfRPCon4Vz71ExIuX65Xce8
TPqKh+Wa0JzNL/CIes+s/L88TgfJjTkaf9U1XDV0LAc9m045lVVyj9GXGInrHM5JBwiEB4QCbpoo
8p5swRd5caQP3QJZwj5KdgbS2KYALB1OjEEMmVQC6oZqck45UTILYrsYRy6o9WPHoLzQhFKE8ee6
hUQzhR9Abxxbre4lxs19EeGf+q0F/xWL/1guCNccgkZsrxE2/fFKu+PPWt7dKHoCBVgOZRuCHGCZ
JTrCLKVLPXJoMMKkazznoay4r+y6E6CgDs806MsekjW6Gk9dfKCWcsQ3Aljd+HTDBG1TElsQ0mPM
PY4vGA/ZyioxsMeUKJLjezkqDiZLog9JhTYUAC+wClLtKxeNOtFQmEvdIsvrUh4cJnUnlcbmxOFt
f6vyGBrnLQU9idUfy3VXMRpO/arcOnLgZ9ub3Vl9Haob5O708beL3uAW2oeCGMB10d4jGVqqlfCF
hgmDB9KlIf1c/9HG4trJI6iL8F/enL0gwapuDCdEzJ1cZynuT0cfx/QGfPBGG9ao9Je59/tgmThE
Iu2lrkFZWZpT9ximFr+wSMlx8Z7X4DSn3qywh+5i+7ENQrkn/x5jqFhQgwPhUWxkoA6q2ObPuvdv
AX9kcmoOYYXOut6avr7a9n320GZfaVHkR69/I4aJ7DEQTUcglU4LTmCvCdrmnFs5o5uYU8sOutFT
ASu8JkFKfqQ7cungQoM1K3sbNdVzFLLgW/yGZ0XA4VSGUTuFTmD3zQxe/GK5zjfTRswOsfaG9NOj
7TTJSjNBR89bZyom2Pn4ElbTNgIRbETNFoM8L4Wmh06PcOHaPuhynGSuSKb5ux0U2mnt4ADAf32l
Yq0ABRodTPVBpnQxTPeLhInwikaYoBKmwo59nR7EJSbi/Fj3oUyF/oVteqGV8Y6DR9U5Zkt2REHk
ZjgNBVnL6MubGdAZaQ9trSmd2qgiYr+GsbXoD860q80JKFjG9k1ixz6Rs6k8wM5RDtXH+S2Xav33
Rv/avalqjdcboC70gNV+877AOWhXYcXm1d+Tpk6gILojD7DCHcQyTI7+wa3yceIg7dAdPML2pJY5
BU+Tx0g19RykNVhZ4lKE3kcFnqZZ//cTe1gVUM6oqKY74JgdElUwqHtBUhyxgLSB0GGHxgfYidxR
IA5RLS0TNK9uSuXKYZD5g0BsOjatjgYx+E3TzNHGkW6TswZuueXfEo5qWfB5pff4YbqHjuibviGQ
AoEKx15KG4oENh7kWKsOC99aBKaUiImR8vLFq3vvnwn+SuuEZgtXhDSU2OnfCV4e4IpcFfKeciFg
QqA36NuN+1thlIgkTBGHgE5iHYKY/z4gQ3NM33I99URgR6wh+0h/FXuoqTUsY70kuiaUU1++4QnM
oQ4jDSpggUI+FGYN9HWYat4cbOubiQgV/nDqxNLhDekRhIwsdcJS1kLiPxO1O9khcSZlO7PMwdu/
/30lgQF/OICs9GXD0q//P6AbRmXkMEnXYNf1nC3XIVCl4JuQtDc8WA6h6bmAWWxJhtZ5RQZp3d5Y
k/p4My/N3lbWCdtzGxUAKqI8OOr1IZ+Pm/IpstagrtR/iZIF/RX0O4eR9+7/r1fNJFo7wapfoqPU
oHmoquPFItPxfxRokK/+2MFUo6Weq9lytxDarcL1lD2OuQa9nmKYPLkGQyDBAnuLs3z/hf2n9dks
nMC40eIy9Lz5TMDL9dfR0lOqBxcrqtvyP8eymmcqQvQR3kWx+E/VR+1aemtu2b8V3HgiiDTnpN7d
nx1I/O5ls29MpNpYh7U4iqKb9eb8B56widXbOo9jvEtlFjxhv+DcHk6Un4Ed1/BM3DpNXOcCyEbJ
HP+CUk/tg9qH2pMy/O2UyFVhaHsLD7x9+vf1iSjWN8uKOpOEbow+MIGNW3JHK9wQNHrmN1aL4fuS
iEtVFLbKzxfactfyAFfZgV0EsPzKt2+NFiOphSjqzeSpYIFhCGy8aPcqZnXLOzzPJ1VRC1OaSsj8
VCgdUoLmvdqgb1f11inEc+zxYZZxtSg8NwIjnie/fO3xgNuS898oP216pEPGTv6k70Ry0zUYI0sR
oIdAUb1XMOgosEcTpmrzYFmg2+y8U/iKNkDfd4bCMp6xIJ3ir8jqLwR14v4RXqva/mOmTb7U2spN
ajkh61SUa5u5W9r1LCAV6quU8s06hwpFr1Ui18xgCJe6k5sz/Ojc/GgILv/fiYUlVohHv2yp/haV
SWhSD29DPVwaaGX5J3PeAA/oc5AwU6W+vmUt69dEJGBQeduLTiBMBE7kCmC6KmH+a51dcSsVc0uk
f9UxCHXZ4maUO/SusSlaxzIS4d/6TdvQZi8IlQh4IaB00ngsEF3ZYyPlQP56d0zByMcFcp/K2Sgm
XUiE7AEQv0cJXGLLR1PrvWixqTb6xDLQMP/v9bjHCh0TbiMagwM1Z5Q8LDfJ4az+IWCqVxeoFcsp
o97ff3d/UmmMlyInw3/V+xr+l8xvn2SaaBxfdfYQDlyPq6VV/xOXvwnbW3Gd42bV5ZQa4NfEKG+P
keMagwGT4wI25lxlxlZ1s4woegxsYhEm6oIfj8JgDQZJtOSHlgiksN/XogEtNOhaoN24e3DULTm8
gIJQxys2F6xoD4FGh/0a+qURko8sAKOKEzdB7wfIUXlTl6GTgZOfYJUqYhpAkh4R9ffU53pFCsnd
gqet1e1hnOwKirlDN7av86gxKnMD0NtDLyT1SC/3FxRlNhf6Sj7EHHCbHH7OMmx/JQmK9ggSrwGV
xBBaKXHPMP386loOcYXxR2MLFaVuEFIUYxkymcf64qzZtgpXzwtmNY2BPxcIVa6Xqu7ctSg8SQEL
VY74v6UL1tW/9DjRck26GDq/mOQu/ZZUrIqrcYPY6YZI6qFj/dK0X+hxSlNhpewdThRxIvkZZIUn
PgDf7NmDimYmx+WQJa02O+Gl0R8XIGeQNbg2Ye+kEhxG+2VkxtH9TvLLIA7o0Os2rEiSmehl2Xyg
LeZzcTkr6O2sdStUttJeOnmdXMfB1U3ahxIRqMmJH2hCeZErZHq7aUwJrR4szPKH/83JyFMP4Z6b
ACLIG2uq8U+DBKQ62LCISJ+O9mAu7dfNGNndNFS6ePfCjWrYwvH+mBrbEOBOAsX0N5XRHUJj7p/D
zj+BxfiSNeFo3tvnOfdG7VUPX2N/5CXgByHa146Xym8ncUCfKgE5GSfwd/E3QLOBx6Np3FQA9D6f
87dv9QzFf64ocDJtE+/iIp3PZYgYwIzMypLOahIsJqFWMHZABY782eLlqUnLug/xL7ZGnS4YXgqS
yTcIog6KhxuJ1NWDNi2QruVNVVvjH9JwK1TEoShNCZteIU2SVbj/Y0I4GflVXBXat/PXr9hhIf/n
aS0DMaOL4KkzUhqaK9szn5nS6AMVrPIApslzQFjl6pQYd/IQKzIsvN7C0jKzUQhqjJJyiATtxuB1
Kj7uVObuJIkO5pbhI5Imqg+k00U6LT/elBoUIbvjh6ytQVB8yHm+Mo4T/BZxAo1kGkqAHZj70jDw
IYlaCrPzzzzpugfJY95EpoFxf1PnFFHHlpKfLNzA1nzYjZq2avzE60sHG9SRis936RAfcQcCLxyV
i3eIa6/MH3t3JOsX5ykuzbFLodVQMwGDelTZtzzJ1IP5HVFKefPC9pIFntvR56G+J8ggiOztEFlE
EqRQLkNVnXzNTdfvogUlV0CEQo1SfhHVae85Igzec5wgldBj2NHB5s55uWc+Rlq4iFscjNFy6Zi4
QLfOUEZ+OuoxIb6IqttgoPsJGdXcGEjMsSeMsK8yO1VPFN88mvkFGppIcDs4onk3OtVheRpnLcFJ
Vx3RbyWNDSO6W/r24h44mpLcKXEizFTfiOvB9s15KgfZP7svEBgskVPWdmmr3eJ3OTkiCy5qMovl
d9ypfM0SPseJcGHmTVxGsGeATytYHA3Gxg6FWZtQrIs90eBCmXjd6HHgHOfq/rcVxBLk/L5LrNSy
XniT+7g4jYXLxFI2hVPP+VM9Ja95DMzdl4eFLRK9oATUBPQSPcsUgeWWLQwJqLh0+h51f6u4gX8D
L0ufijeocngdftf/s6BfMdFvq8W92kXIGlivwKX5U7yjYGCOpYODGul8A+3vlMo9W+ZWGDW1gOH6
/aoW1FIot/4p/1mjTErA/ojcdQSGJqibp3ha5XqL2oPg6x1/OkN3JjD/knNyYgCWAFE2FqJoiwgr
3dIFi1hixP7Ap3NPGq0Gh4s+rh6LJSkUWMc0qeiEEFRTEXghdQzJfWsZvOvx8P0bLE4Y3HZ8IKQh
rSvSD/n0P4Y+lsXXExENIZwxUmKvvWyPOzboSM62Ty+rSPgg2Z6pRJ4R1vC2i8nvG47dGorep0S9
r5OBbkxFSTXMbWJexdX8S2T1OL+1SutSEwsgtLRWbJMHQEj0WujSevSA/UEdSou7vZE70ue9pgtz
yTu7bylGjjBeo0XoCLP2hlEoZN4/6f95SkeU6tKg6cCofZ93AYjGGCBMMWtppYSKP6ocUzOXGKdz
886+Xm1Ss9OA86GNs2rKjBJxTdpoPPxzVH3OcKfpWkx6bgAUEe5unAw7oc6ixtg/7Y7gYn+M+a25
swhsu6iwuFkiHWnSnOPe6m3wOrk7qNqNi7hfWm1/Usdzm3t559EZRsrVDm3Q1m183DzBTVjVCLu4
sI8v79Dyaffxn8sWpE1ZRMudhDxXXjymChbl1sUZcVkWNybRqEbf5USfyJtQ/xY5nf+mhRQdCeRD
NpF5asdcuSCNYVeC3NijTX9e2lgHjm+NUlJD5tfjWbfU54sT72LCzzR3FdrtaRz/kwRoYLvjnZj8
XQAIt6iVmvYXIUvj6JyX8WeI4ueIvf9uF3UwCtJy4sH01y18J34KJu7dMauSK08nMezEbfAswzVT
9gpa7zs3H68TWoHCAVMdHhADQ50Am/L3Fyf7cLptwGsnOSmQmpcTIvUHPm6TgXRm2ajd8c2ODLMI
MS+K9gm/Yqbi1V1KxObkd3paYeeqyhIb/KmdzlyXktgFZeweGSh2ZXzGBYKpsUvF2CyJgVZQl6Gw
Y2UbGenS3rUAtzHKl6NHsyiS36jW2gqmdCCJt2uiZFmakgzAe7E/sTSeAg9acJQlSnvxG7y7jbt+
LSfUjcjsVa2XNKk17nAd0Sr9VaMGQrnWiv5GPRLg12a/tqWsmrtdKRQsVWOrKR+sqbG8HfUvRL13
pAvnA6OTwdhKs9g3cYEaMbFdXCnnemL4cyhKUnrsu0ge2ayBluL/vc0Jv1QNFBiHRL/E/zw+oS6s
mfaR+qUAAXZyt0bp9hWoMkTBSGFqgwWzWNhfmaaOlmZTSEVFUqb4YzkF0ASb5FzTe2sV/UWAA+MZ
dcu3hKUBEonP6RWoUvWFq6wNUeuqpPTL4VGMPjtww2mqDpQA0eXaOiJG3s+Yjpynhp447K39nM8t
RIUjmetS/kDgO3HZ9cY4xRQL2nUn3AidrC92stQeC1Uf3kQJt4yk9ey9fi5Z0QtteeWmNmY5YsJm
tHXo/BcugQXCKXVxGALWZxkecgFUJrFqgOTXN7KypYzpfgOTKc9Dn7MSgTqRCLepB9oA9sq5l/5N
DWuddd5umIZyz7cE9Rpjl3ZX1+GkRl8gEkQznHEfslkcc4uEvXp3sWpgZOb9lTSoYVOQmXvk5wGG
Es4FBjuhct72yOI7XrUuoI7v8OeQq8AFsoTSRPIx0EkAIWsZVKW/BRokxILfs4VCJnSTNDn9QaqX
Uccn8eaQmKzU6aCmR1wIXdzqIGue+nz70gqOh/Uj2+tJYqBIEuif0ww6M/35U41f0UwTckDzHkgM
RJ7iJ97KPwc8zApr1n5Y/Qcs+aU2sIrdoGp9OawmORh96uxulezKcf5PiuejoFSP2IMuzG6dR8Bl
brVPHHpuTq61kw/DCCLCvGtrEBfDP7VRW469/5CFRk6vC5wGMcgVZdw+5tKt2dVdjknrupZG5nEG
8cgLJNV+XoqXZgWE7TZdzT7vDbyYbev3IbwQOscjT8DdJCs3suO8G9wc2DEI2Lzr/uwzBIjsL3Cy
QaXXcZlmoYtCPYwW6chem8zZzOlSJmwGDCzYDA50+FYpJQIJRmGtroYaWnpGVYSJGsi2cDdsez6u
3hy7v5UpPXVWOUwdnDkr46PDN1tgZjGND1L8cOi30PIo7tJdpq372DFacns3I+dreRnA5ujzI2Wc
Sd/pWW4X21/nyDhNBhJHVys7iKRX2/IwafjKZnqj0qo+lSVFHXH6c4i/pHbzh59Ci7JvtcW0qMO2
v3dyxP4L6Tnkb9gWwXInLFts/Q5gFEOYCYZnN9Pfvq9xXpzghzAHfT3YlgkHuBURfL1SYOF/FH+j
KawVAmTWoDsQ9vwT5WCM5Wm0l90ZYTEoryJr9b8p/oj8SE7VxKeWORGhWIlp+WAJHy7bWuk8GTzD
7ZTpujloFeVzWW0kwFHK18zDvrqVnSyFOaYWAOxWMhERPoQ48qIvMB6VYJpagvkqucfaeehTq7Lo
r5dtcX20axhQ4jZRMqnmsKoQHtCRVHnomZx/hyJ81G9HpkrYRCBk1BJ9EVxHyiO7zz92hK57hC/P
RQYh0XQNO5D+fUpED6bannIaQwJE+Nb1ViEVZ7Y/YRVhDztqR2S9tQk4aPxzqLeQXOfHvRvQ83mR
YDFkwiQXq5mOe48kJMQqFRNIpzsWE1b438xhJK4/lLOSfYfh1xKuNQ1QKC2n2tpaxvIYT0KYpPbt
0eofcXZlWYrCDJnq9yNHwvYphTKldALnrNuu48BoiV4GmIUGfSX0XV2GQfeY240YevwL88F25muy
0U15CCr/5kHW2F0P8nbWNIE2/TIKHUl1hj6UipM6xuI+qdov37f1QzbQtMBaJfsA1hpbI7AUM0vv
Tz/Bj/r7RjdAVqESJEp1nKIUVaLBBTXzlsTUXQkEQCPANnjMr8HD010lfEwCdlT5PsW/UKjI1u3r
BjFww9p28iMak6HYNPxcImdt7G+v7Mx2dmaOTWqj21QTI/miYvlgcU3qsKqmMrv/+vxvt+3NDd1s
EfdU7SmGB79anpNytwpRimSoqom9pRILPTY6ZgvkzzYyvTnzA/bfMaHIi1Azqe9wyuBxMpfowAJL
N/UaDXglly95UJtsY5RIPn9hKnYKUH4jnlfDhVQFHP6G2skBM+N693bf6OytsaHNTMWkJjWwa81t
UVxpOq3+0T4isTExnESHP8NcNsTEzNesd5v4Qr0BRM9qMn7ooAgeC9toXQzVSsVtpWL/kNQGokkG
T5+7Tyf2vUwkdc5mCX55hJHr8WDE58gAa7nkGYRC+k15+u7Gp5vsPBTVz+WqsWbLht3ebkEaf2vx
Y6JcV3IxfR9l/HV4Qas2NXWOfWsgs03vcAi+UcgrP9tioJcmVrUyqdHS0mZ+BacA0YWlIz8OsdMz
V/hyS8T8VMh8XZ1nZ6NTSi2srzT3yx7JIMSw/YsWNXxyfWg0sWbEOSMEfiNbqq8gWDFl9BAgmP9P
8B6r09YpQwlsSc7cLQaSyXvl38fW5qgMj5KyWOwI4CbRUWHGI28RGKq7t4LuRnptHlzNOSyE95yB
r5lhW56Mr8NHD+NWbRtUDfjFK4cFRVVc+nDula142Xja5rtA3rdR6wg1Hloyx3CspT4LppzNOX2L
WLmEAvzA0kV/Bt7K15S4j9EcyMANyQf5CO+rpfDsYDnagePxewDJJoS/A4J+oaFBE9cJ5JLGgx9W
PjR+VBA7F4UjipfPW1n+F2Tw1Ngm8DNd+Mq92b95t4xS5mVtIzuhyVISsqeNr3F9CbRnFWzfsc0T
eYr7SsCc+O0DD5XzxwtXJ1XsUt9azGgNAnYDpb1HHn/MNCd8XiLEPHGhP202Q5H0SHjPj7u7QRsF
cQRByUa2MMMRNjG0Gpchq7ohp8IwiKnFf9Y6rUkdK5dXsjbCEQnyT/LVb/XBEOPyc2uEhmjnZagm
klUJ1iaIXlC3uHcckTr+9lwA9vy9zP2Jdz6jCpV0E8b8bcYYPzCuGIedGtYbA+gK8ncrlhVVoT/N
cBWXSPwmAr9Qi816bRaoRcGzhfFqBQHSIc7KTKwzG+UDFLcVeqYHgx+tC09a/ciSY8D1Wo155KuU
OWkZpNh+f5Qoe1UJY1eWQB8gRRwjg5Ya8YoHaiVHjDHIe+Rc0B9gB7q/oaR9MNe8vjHOSE+/DdSU
TxF4ifhbkDCqW0Avpa7QQ6x3qXguckVFt2nNepfMGO1EtIE7DUqJPJqObjLP2OTe6+cSe/3jbVed
kbjz9krkYKPuLf9+Get4YvKTEHVnCKKnrQ8smHZ5LowKrfW2e2GkgwPGfwazkqI+PAFi4NCZShV6
Vqu2CFKJDnT1NZ1UIlRhW7sQcROE120Cr1akVzx9W9BtZDB3aXQ5PX/rUXSSqxRmApOJCeyeEQ/F
xloKC5hBjMfvT+KRpU58WgKrZiaSoo5AlHrZIZeJOSfrDgfyrLR8ZDDNOsmPKWvWgPsTqqQr3rwz
39bBPhjaAxnJkaaLHhLGe4rYqrfkzQke6Kh8iJNs3DsszybndqNtrdezvqkMAr82e5qe0Lgilp8z
+qqH3nTeTIbF6/FkzpxPDNZ8EiONbn2q+ZqHubdsBQaoo36c7MXLK+IEkkIinYz9rg1aBESsjUJT
YDZw1hmPds1xM+FyB1yO7CzXIWUt5/TMa26mimd75N8JqkUtdah36+3YvUADjc0AiWUSnHYyhyR8
oY6JoPN3+YcuI+wtgYa7Qt92e4q+vdyQbX3Z7BOyLOZSOEqXkXBMPy0Qv94COgakyBucy/ggkSwZ
0roDYPm0YkmfRycvZSTvQyHm10KYzJwlvW4bmX9eOExILAriUuL69yV3W3/IYUlohlHh1J8BDn+G
vfJJ1RRjAYbIIKhJcBS4XAuxFRNQAd9Qu3cepvIe5ICGLCm2TljX6SYJmXnxWf7Yz2MlSzWFS8WT
u+L//DxInlXBdl6bU1skx0edNhq1JVBIupx3ryhu82RSJGC5FrubVnKfhi9idrpqo89YwxEo6nn8
m6IxNO0cnb2mmQcUBRe7xXIgOVF43JblKkG/EgGx0unXasSrtF9LgL7HmHH+6EXI2VVmPj5A24RN
snwSjVe6SICtDVrPsrrPiBaeijlvXAybuUtexqBHkfSKq0Hhm2m0Dwjsotf8MFe1V4e3LBIvAIVs
+0Zwg7yRlrmcFBbOlEZBODOQeQHQEC8tTs00nSv4tCTJ9W2+B4gGleuk2lkfg+FOEhHxWW1i4D5m
7oCFSK1ncRpxlEqOkeAbs+vQ7JwHsXURYL8DxxYgMUQp0tN6VvNVRuz+e7fzo4A42/FLvSw2jRMX
PMXTnaXNycVX3aCbbKJVwYPUb1b5p4ydRLBdhBGAJms+v7LLggO3E81uQOj32OdlxqKJq6TE1hOs
EpEiNQpScyY+MM/bjhCa9wBY5Ypqa9CoGc95PMeQEGjOP5ooNnvGrQThNER5vaZcdm6BTpSzs/cn
/I4M+Cx5oE3JDXQ7NJfa3PtZDUajcEyvzjoFxoaJHIHcTPgzkieW9++QxceCIFOpDWjL+bHcw8PJ
aWTb4KF+r3/SILTrtCYDQXvbHybQwTIb+X6wxZhg+iWejxZE8X2qoeh0LgmhozpwIVRfvmBZOpoA
Fz0PYm11DM2HsmG2TqwvQnLV5i7MKTXCOUlPv0QLQcAjiMwEiwxcZz6LN4TwrmK/aH2MhC48x6GL
bqXrVvKymMm8lPr0BzbKD8E4QB8na7ZyhwqDr4VOd/yXQ9lCsXWT7aNRqUg/7J5fDOgtXzssU6qN
WhJAFHRVYPOpqxoBwDoy/6ILZl1RCIOjQftdAF2mmkf9LPg7t/KxLk/8O903s2GOFlNmQs35OuCk
AKSk7lMSu8ClgwVacXA6g5GAvC/ZAFjDKTpvnwEK2KdpNVVGfbkd3nAebotT5qdnnq4T2k6lIjOW
v2yeueXSnQb+jFw5g9wviJ4tQQ7E3jHP11uJov9C2Gq1Gm4VeCzCzuFHjIFhKUVTUxJXEWoR0K+x
EDSGFYDp8fXLNYjobGPv+DTQWKOyayt5O37+uu/SnrYFeaUhzDRG9hD8tZNvem5lc5ixPiy1XusY
h4tFSKoz7K4kCXYGKRMyahfYqYuTsgJLqh5G9QupbxhkCXLQho07eTAZ5aBgPP5ljI9Jd4a4sWBr
GbCgnv/V4dRn3kNwItRxEoQXVumIRymXQ5zFsId+xmpvwHFrcQil1maqgBgBdirvmD2wUrUYYgDu
yLjQ7pxwsjMaO3xKhxkFCmRnDwFN9U7dBf099r+0xFPA9yRFAs1oRbTDWMXl3jQd4DEjdk6IYuKH
Ts2d3pnhEhY+Kw+u7W6Z/a28IkFPS3h5S/Yu/SvyfMnU25HOH+j/g7Cv6R031QrzyYDYkHs3Qmhh
+myeg1+hfmBXTQhX9DMvtoq56nAIAtEfMzXMxIuyCYLyBfIb2KCOPpaMpJNTxLpBwi53HTbJreeW
qKwKjbqAW8dzIgsmB2GCA4P2EId9BjaE8wI3IukoczJUdrt4mROahHuN12GOvDK+qNYkXVVk7gsE
/7G4Y+n0MLG5bWcIc1rig7KfOjtPlUWZ1j5MZWjujcYs286Hs5CZLJtv1hi1jA5SchghsVS/FROJ
997Ees1fN3KbBkF+x/M2dS5o2GCnXVnVRWwElNb1oZ5LDFe9DnsqpJ1VCGlHTidZEv9ZiBM+Ns3Q
M4SQ/VU5p8Xg+y+tHhXX6vypInC3uBfdVNFgaaQvXErKH3xNSu/JeJgE57krQR6OXSkFAva2ujho
N811UsSg5zt2fLRq0BLMbh2DR3KbW81gFkqpbZntelGJ8tUX9XweBZlebKc16DUiwm2G0GjYYzmh
UtznT8GCBfk16RpR57v60ktxhoTlSjDx/0CdUO0OOmNo10DIl4HIrhWx5S48kja40QBb2j7Mg7fN
HmQDecY7eH7GPBxkQGZDTaQLHeKywbKhjUePyLj49XBBHlmC2Kvratd9rJ/ucRhoKcVyLfg3UQ6m
oX69c7HDaV8lEBaNjdc2AiHUE13cZuL6CaQWaHa70NU5Azlr/Gghj+jR2amExq8NxeF/NYNFJQYo
DKJL75wBOfyBN+9dBgP0OM3Ftoou00eEjYK4xsQAJLGpaZOFjTOJYHbi6bDpCp4sv+K1i+RHS2LV
O+pjFd2Za+/TbE27rn4ogRpeq3vE5VwZD558uCksB54UcOC54ACv+Kwi7syrqJwL62kcudCo83xz
HpjM6PtX+mLqNSVdsmY7sbB/lIqxSVeot9wgIBw7bexuLdhWSXLm7NlwSlnCGzlxYeEZogjnjq9x
Ew9hqoWuOfO42VNQR+N1zYZzQmNecGojB2sdhrt7AqItvgWzuRSLl5nxpBCxe8g0T7tjH8NnnAuI
F3vkrJutxlJ1uGDCxRdLxTR2ZolnXV9a4sHzYb3C+nLaLGl7wt0Y3GXZXg1zvh2pz1ZsrZmRIALq
XD0npX3gnR4dvjI/IIiSBb9fnYUFaWtOGDKJQEIzZybfbtepd0gvsrFNVS2JxOqJbyHRXkKS8KsY
cdyNRKG7V3ioJ6eSCOTfJwdGSXSg9gVBoTGc3kspUPbN3zsJk6fnQNYFC/Z318zMyhhoha3ZjoiL
j2/jljo/7cBS8TU0o7xLUI7qFEQyQiIhTF5/Fw4O2VTNIhmwjz9UDQewucK1sp9D+KsaiTipY2V2
wU8aq44Fnayi5nmM5MjepZUqBHHvhgJSQcITA/FEKwyuUrtZjYq5hL+CV0LSctUgV+mNSy+WhBdW
1KotQrzIX6Yd/68j3mcILabD66rZ53NwLynFBd7FQ9VYRs7jJBnDm3yLlLjUQ0Z9m6jzkuWzkbxW
XXll30X6pNPGZp+pz5IR5NldDu0777xNtX6bgLcyTR98A06EbdARib5AS217KRcYDK5CTuf5fEa3
MWP2/18qTkuYOyC4n5RirModqQkAnOSyGT/IAKHK69K+F8u/Q9C/uuz9Kof1/qUzhy1N7wyRsiuX
Pq0FdeLZwxskAGoYE270vzDSOv7GsKkPky9HxUJzJiLuIpMEG7uCkk7nmNlZTLozJN9kY2WHpqxY
S9fHUJd+dCksIWIdZ7lxb7hXNG+yMC1226roE657C9atQs1yQq/b+XtWXnl/tLcNpIOdG7IYYvLy
lgDfEaZR3O5+iKJ4JP78Zt/XrYIF9JlWL0/CvdLUrs71vDqnujckZ7V44ahQyXUAB7tTXURiVbrM
o3uFoTQ9tB/HiU7fiJlndNhHKSfCj0ng7/RoEkK5ppWZ+/2h1+SCOS2XklWqCPz9lp03540LI2rl
8rikfqymEU98kzru1DY3fSZAfx1wOLZbrKMPf9Hn0yltj8IP/4vL7/6a7muo3P8X4PcqKXSGExGF
4bpRU3xLG2yZ7IKrGIpdNDUf4pv8IoircC/5N/nxE9FUbjkfQsj52J1DwhkuybKNYZSpasdG9AqH
XeNd6WlK979Crp3U/4K13L6iRQbypw1OE3ot0XNWlzftCWZYR/vdrXXamxvnCN/Yj5CqAQRhhPVA
uxL1rXuIBIoS60M9sUruaUrWSjw+/OG0LP8nQERFrGIGk65+9mJrI050nNTdHgJirZyrfXXyuvCH
EXu9ePEA7zElp+5s8N0OY3SmxcSK8/jaA8YLijAUH+cWfjo3nxTbmq45bDsuCi7w/CrZfyyYUV1/
Q/0yR9AMGXmWiKxpF5yzqhoaozHPqDiFd/hwr27d7elanUdRseTK7oEKJ1Kq37ybQJXe7dNBk3i+
P9mxcdrgWRyWxnjAjeSsnaiu3KnkD2nI5s3Z2fv2kEKzU27lLVP2+CBoMzrt9RWkSMkKRP22ww/U
reG/kPxyxoUxIlvWft0qmoeo8B9xByQyIxYnHhcodvppT7V2CrfIPpRXCkQB2b4A6g3/2Jl++mzq
YkZsuiWR4DY7g2TbJoiWARX2CBvVCnkDw15C1k7qWPqzdG6Ku9nFr5aJPkEWkoUakTauezkmM67V
A/NFCqIgXKkxaqwLEOH07TZdb79ygyBGFVvieZwk0bJKmhA/E8sIGIvuzEFgpx9cLI0rz9pUE/IL
QnFKb+T1HBJPYE3QJu7tfWCThL+mFLQZQdgngQFgTUwYfJJIZSb3sEn07BZ1KEQEZXGAKUfdp1P+
Ar7bpouEVxvQ7WPRel7Uj0sbzZ28WHxRiMc35dbQa2mG00Y5oR1Fe1apgemz7ucwaIaA3vcay/CO
v77IIb4566B79JO9jlb6pRcvKa3IwNcjdFnvbA0G9MChZcrFIy6AaKRiB1mNHnfqnTa2XXmGF3Dq
n2Rp7kq+5uvuOKedwtImhAa3T4gBuYMOCE5+mYNqXR6fwRuMMKjM4P4sNoorRKM3X/DTs6UFpImv
Iq7eFhCRmf1bnzzBJeQBZboVjjSdyIYE4L/R7HCSSoYL4D26M28J1RznMuAxNInXYOP4c1NEP4eg
uSrIUlk5G76A64h1p+LJYZhztAQa/TN7Ld9BMkfjBQb1xCWR5Q4EBi+bLYRDNeSAzrChK2Qc4mcW
YvJ6Ef4M1wVii9VDGVx0Y1RW29L+xc4zr5WUVPvWflbJXlHvMpCwcsqNGoPrrSUtEVuljeYGpFsl
5LRThJ45cqkE0bvjFpNNelVazsz4+2cvrT4X0rPUWm+vRMdfSH5DNyobhyp1kXmbF0VZZ0IiDocL
Rrq2d8y6eJpgFbFmO8ItK7EPjOJXXHbkQBX6ohPbABY1sY3Lt0/11yT7rhRqHAQ8JgjB5nDSd4DZ
Af1FOEd1iCeqWjDlOtHd7WWaxDpi4APpEHUCJib70LSzQ8EVrwSrOIsf6nCae8m2lmA/NrfpLqyf
LVZXYnXRyJxf2bj8ngYXXcCwnaqYzlqHNZK3rOe6moOMPDeNyuNXaFBpXFIawAhj6xJwfuVVkldh
kpZuaOSz2S+WdnXYI8dtQqfHRvEtODfTHQZ5HPqUC8g8bBAXVp1ZqLcuoh2Vh4t7lOy5yWwFjJvG
rE/3x3M4QEhDJAPSmZd1m1O22Egsm7iG7MUgFcCp1eeiJpcycBOPSEoLcEpl6sWP65UyWjoaQNqV
Pt0FpzmLAvwqIeAUmkQU41VnsAmBNd42Jk1ASVUizrxMEZaH5ZPOiVuiqgtbREiw/c2UemFu4uQF
lbxSEURu4A3zKRidtYHu42I9eT7/KhIdKbAgPv7nZu1OUTrlQUa/uV3VC8ph0ilY04fqN6g6cpsY
mljpGgQBpFcfIRJBr1AiC3eGEs4xDDg+AHGAy0EsdX5lZzEt3KITzhCsfslBrdxvYWtElewqUalN
ONKtRpCjDhi1C3jUzb7V+pEW7DHdy/xShXytoTOEOxIRA828+Gip+LClmah5kmSPT4u9QgLjMKl6
rdtYFYsELxMsSuAZVIne5vooy233muxj8zg0UDW8P+gDiWwIJGi2mSE8+eDpl7mYabEusWRYkZCv
GKFfUuqDyuvhgOrHzF7rfjz6D2oHIzYqw1v+Pi8oYsfrnKJlvGMycF2ClHcOTWOyVdtk92r5GT02
Mfx9EzYBzytb8aYtied6oSd7mRD/1IwubDYG5Pfnq/a1/YghA0rFxKz3xYfRtj4pHqZ3xjDyij/Y
runWmfw4j0OXb8bzitPuz5jlUA2cd8aX5Tlow8doSRtj5HzEIQperjUNEgmDCPn3jR62kJ7xxmt5
3oUuAm4Mj7ZcAz6WjYqvn9GyxDqYgBfpPZT8+B4MX4JmpD/KdaO6tRKDmjy6I5pGSLafqH7RSzo1
wBnMJlMxI73mXW6jdff8Wht2QGfLmkT0yFWc/3HT9IGEgRLjH6l4Wk8GxHZtPN2TJ/kxQYI/tn1d
hwQq1DiaZ2zpHUpdI1xa0R+sZPQBUXQGn/lCeeW/xq9vLYkdHaXjTI/onOl0pyFr7GMtzTXsTxri
9ZYeN9HZleVzM7lo4MJcTHei/9w36IYKewHheJesqNr/v/pbI5P6DEbpnW9JdahkPbV4Ow1zgyvl
/9dlXKjrkatTs/urDYco8dZ0MV2xvI4blIZPl8SPBwrsTjHukaqLf6pgCnDy8EvsTC1wvWbfa8cq
yMmVBEWU1caf63NkUhWG8qGno1si/9h0xLYnokGeEB53zwcXuzokFmEKFdLvoXtEDGxtKubLOkjN
SiIegmh7l1OPi80LDi5cQEM3oqjopR/3TUbnW5tR1KDHYUg5sQy+uJLMvjDBPae0DrX2HcbPYWBV
kxRNfjATmF5NhtOysaYRvFnRQ52pJS0oD1Jbu9+NqWVdBzmWCx1g2Cdh4fCSJ+vqcglIEkylbaqd
Rcw+gjDiRNZDtQ9ryDWe3P9pXOLI8kOfTEJyN2o4axoVu7i16ZTU900PrPQ4v/j1Q5R5xJSz6Zs7
bgfKLyJ8Eo88iKdYwII7zBzCgrrwJZnW5cXSEvjN8nkNGNPVyuoHr2TmSvnV2j/XH1jOCHBJB0cY
4LsjzUVJWtJeP+NYTxdQPDFpFxi52NPICiBga76X18RnSRqmeLvZ5AZblukCrvfFmpUj4hYJMwrv
m2oKz/qifNVsYhZshGPE3QSc9kJQ7SwiqeuVcjo9eZYa89c9va7W+M2qC26BSVEZs03wMh9JASbW
oixAMyefGu92LOoijs5YIXDtIr/wDiuypolHCHnf/GUvVdJK0NcafWy1lIXO+4/+lJ0Y5vh3BRAb
ZL1ua5PzSVnbZM+XvdjJAyvCrQb8QEQMTmAzel1CzxdDKAicHnCJ+ZTtTJ5HqO7KQXSuWfmgfuhE
xuqe4qcrX2UDUHW19kLpIcZ/u29E3O7lEYDdQ9hAO9nxUArP6xyYeA1p9/C1pHWAaS4BQ+Z3pwhL
zsiILlEReFGnxPhuy/WI5WmRDF1msRmjbzofx114Nc7VsQuYwP/AyKWabkjcRE7P1xvuQcsdEIYU
JYylPTjhru+wcNtZOWOqHJQdOE22cjfrlc1cbm+s4qAIHvtXiXU7cyYcx/Dm419GygrXdyXqzAKN
u4IkaCOuAm4EFaEfF8hCQU3Y4Be2xaVGqfeX+XAb89898JFmwOnAVJjPdXoBHKm46A+nhsOrOyRU
uH6qswz9umqBtQyCtZvmLcAMS7QlZ89SH3oT708czwUe9ZuvYNndbh7PZvNFvNj8p09j2xhfmPHg
hDOBzteMWG152fVnS8oFF89dzdQ35ZPW/Ot0uNxSeR+VIefoFXJe4Z2zJ0xZ7kokguY4wB4HmlsB
uaKN+9KhK+MXDq7T5FrPT7/IB/fYBH04eCARkoQwQkqU5w3FF4UMbBAXxGg9Ghps2QC8CLB7LWg3
KTCauP1MhkFMkGZsfiUOttJjkOEn0GTrmgv6Gf4eEaJYmk92kXLvix09vYoSovLE5H9c0Dl5dNz8
9qNFtJp33SGiqxJwZKVpYPq8/+HDNd+KEs6j/X+r0HvcE0izQ+gh6BGnHrAed1P2h+rg1o0fbD4P
kFirMgl0rEYt5nTTuOj28+lIL8Q8RfiVgTodbkF7dKjwlChIGlgzM+KOz4eek0ksQZI5gZQVaaDv
cmOTgV5g81zOHHT7rlR1tdLFoILSGgKIQjZWvzXv/U0NYZ0KRBPHrsJ373T8tCohMG7kwPMCrvLl
t0pgeOVhhV6CuYNBrKCde14HcvWY9tGecVELRz1287vjIfTaFhDZPmg0ZJOKyNrZV0cUdIx7M6Zu
wBbLkcgJYiqrToM8dywzdQCwO0ML6+q5mnT4oBYHnyauHxfqV5IHk+xJXfG8ZEiR0RXyMdCtZj9b
jldoQoA9W14fSMwifj9ukAYQt33BhJEFw9j9w6Bl0bLrjFhkbCbgAR/6qs5y97chMO3c61YbjAo7
Z/lkQ9FfXPwHS0nXXEI3ChgRgCWFza6IzMzFt1yADS3xg+HEKgNp0sFFsKgxIDjLtgH4bP3JC8KF
Z+CnUF9U7YsGMRggjoYpItfSQ/TT12RwqKg+Bzf+4lg4WdvltN/SMk3b71i6H11F4l7JuVVAcjnK
vvUtBwrlD4uR1C5jdouciZnP+z+he8zkjGz8GU854jZBYE1TDUueIS4dtfOcxAfnimYVNr0TQ7xA
BFtP3B42GrkAhLFj6Kj4xdFGXA+1SyAkblv6/2lg9J22tfAmHARoBd1ujD/ypgLYByJ1zKM2jrBQ
EKA6h75daoatDqcoZPQxtM9OZhMXzCwZPMhyHgxE7MRRJglTqQVOWS/kkvwqk0wj0xGrsqKvrFaM
jLL92Kswe986VSq+W6quFYOXNX/+UV0TTf2YK+T6NWZ0rA7M2k8sa+lPzHWNMOWGRIcjoPYV0F4m
KIdvaaUG/m6Lqau7OPdwOp7sXASHkzBS32PsbZE+Ocq3LK6XlkvvdWP9W9FKXmfY8HBv2I9ILivv
RjTS2xuoDcPd8GSh/ZZ6cqFrx+ub5BQbsEbLAFFT/iShFB0vmv82NYuEE5uPHKLwpu3M2HWA/paH
JMygSTU5uTmuFLp7fEEO+C42ZTyTC1UASLpgouWKsXeVY1MBl2dgI4zmwuhXQx1dpZE3Xy5zW9Qe
oeLNKQJ5sRTlvpKhOF3HFPWw5EsBWji73iQfU0QDxkhKQMfWFFI+kKu3o5mfzrbQjkxH4r7+p2f4
tPjGRCGQWNmk4uxEtpbr2uBGySNgX+0CbR58ScspYRG9qEOJPH2C5BQLZMygQG/2MrIiJpWX0/gw
C3WSF1HYLh0t33SoCr953XrggRpo5oTvFJTERgb3QMkzHQn10rYOMJA9S9an5La+Cs2DVnaXslpN
lM4nkuMm0aYJ2go7lomDRCLkxQYi2A1N1DYLfm+18lLCphFqjNPKyPOdA/zsI0YqXtrH7RDVuPCX
Qsx78m08EcO3vlzUGonXFHDu0L3uljM9YMlT94ycgLX0WjK0hdiA96YTzrW94+j0vciGc1Vgsdzy
QXKq9D3qZawGEi61yyGsa5yqbvUj3J2Pvz0scdTsn+s24dT0zJ1brVCP/nbNs/QQt2qW5/f+nxRJ
eAMRNs+c4yNowfFE+5FYfSy2g3mBWSkL3x+C678rD57P98G57+qSCJkSmD4vsdMMYpWKefoYz2uc
WdDXk26aOZPjHCE5c9GipiKCQmIFkcPmay5oc/98UkXmpzu3hS4TclH+67Zv8IBW0P7DcwHJvOFx
wWPUiZmSqOgE6Qk4t5yJDBDS7Q8iHQE5lwfbDnthMumhdac8mnnrsYZ93ZZtQFuxJvuzoz6zW+ma
DDWyR5LKrXGQgMvsa2IH5DXby3eAFaRoEkBd5WJ1wMm0h+ot1/fgAX3O2yuMoZkQo/qbk04NNQBP
kMqvtd3u+NA3YuQROnUjxxcgQNEBB9X0p6eJdcWUQKKr/rJuHlzo/qPunZV3jTT9j+VAl2KntQ64
ziXC6qOK/3j6xi/VSnXxnnll0ok3WjXWxff/V1cRxBwC6dBqA1MjI6B5x+at9YWFJLfnXT+alYAQ
KbaXBaWlKmgC39VagGVgDYJjE7RLdlgB5sLsK3RmfKWakEG/1B/3ZPZdRSaTao7OcVA0c9JV551X
2ccHc0xHx1KsRhbKuzfs2WvdV64hb0zrCeROqZFIhutyWiBniXeY9XjCdzpq29z+Oc9xgT5xMGgR
6dEexPBGaONpQZHVd9uWZZL9toXQhL2CALbf7G0tUCh7J8qGnX6l+BpYOHr4A0rExDYmbd+HFaFr
0b7+NDr6zWrhh0R5RnzWHhYCbiIZmx6Gy4De70Lv43eNvDZIKWwYrE1Kq0MiW0gVQQQG8m5m6nFo
vyyrfNcn/pKYSVCtS06dDev4z10bkhnqjiAi4iaRiqNaPCMiNW/aEjQbn87hQkqnaTrA7qPO/DPb
pglxkG6OE/bFGypX+5ICKKDIgh8fDRDfrcU2sBg0O0asxHa6cEe9ILJOVbpOPserv++rDGxPCgZT
FpdgHvL+Pwg+8Z+FMfpI/6+8byPXex3LIcjisgqN1uXOlgLxajx8nffK5aMVGmmrKL9r17tcgvDJ
x4kkdcSN02RV/9El/T0CDHNyhQwI3tHlkuIHM2X2xx+DajWjU1BOH5X5Ac/8FhyOkMVK5+i3pNxO
vV94/klqrdpKGAHeXH+yxH1rzUw/ngaeYKEBJdamrr8looY2aZqYZku85Qsq7Dd02o0su61TPpcS
nRz51L9UPlvdF90OSEZfKzREe775S1tzAiDG8UxsaYczlikFBEntYLGRls9r1ubBF1n0MK/P8aQ3
tfpxtNtrM+peXAcTtCAvyPzXFNsD+YF11cPoqCO/n/QtbZE9hIMtY3j2oFItvRnICxM+EudWFmFh
PbA8t4jX2AHMBgqF/OabifH2ueU90/0ENelnqpDBs/vzZ0ZJAlCC42g7wyzhlTDgg31GIpH3942i
T2am4XUudhyzDQQR8BDGYlPNXeU20pKJDqqSo9o9HNBdZr9GWzsVwNYP9VlSbacsyqS1zxn5wYEJ
LgasYpS6eJV5TVpU1+B603aOzXy6B23JRgB41TWkXKdQ66CNCj8QaQ1kTuaEKxo5+e6PA4oWnXSJ
0cSc2p+TiAMgaM4kA8P/AJ41m/HBKFpSfkraiW/f8PNvlbDRc6qM0HJmZuh6pD+UCJWJamuc7oKa
qLz+U9gQdgoxhFEu1epfpP5Bnmad8RxICdd883iFOrqJkD+YoK4kopxlKgKCp8VgelIPS4viR9mj
gklKomoHTgSVN5hxSPppPcrxEcA9mDOwrRdbcQ+MWgN/JlTvDxe+YgirGiP/le2jYExCMuXn3G/M
ui69molSik/9xmL24mGlsRfx4OCtsurkFFismI3b1mmUhuH+oyk9/l6GIEFfWRf2Da8YHtlm2X0Y
rT6xqHRMdSGBsyKhswVvOqxiTI9+R46kEU3/sZUk6FLbJBDMaPGcM4b0kUV75cyc7dPd3iLe99tb
jcA02ZHrghuMOI2OMWnqsq1EcxsLffz07Q9IjwlYnCzP38bATkXJsu8LhxpGrka7DkLdCnbMy2AM
cFsZheBhxTCMBoWoUT/2V302y029lQXpsosrEfydxFzzSF23HnNYbYIZQC611eoUCkOAoYrvakZu
YumNdeNp465nFek9qeVO4DdEY2EeD82ppLpsROS6PdS6AyJtmeGWqMsaMdrtV/cfnmKxAeHcLdFP
5ibe12KhWz22K3YXnlSjsETOpT5oj7H7DtrQwKoJVMQKotx8rpGEHW1saAmdpEOt53OcWSlWlYN9
lwmLAeybGLU4SVygUOvWaUFROZOPcZe6rXyklZHTfa7CWiVewEn16/K7eYtbYmnKu1zHBlLsk/Jj
hbH4M1wYQ37VCwz4KSkVvG6Fd0Ty6Q7IsuKwXk5LrSmgkw2Q6x8OWjYD6HGZQfRnmRlIAost2HCx
pm7HFUJPnWKlpBIFGUD8UY11FVIiL3ZAfhoPqD8fP+JupvRe+D79zjf2vJavl/AjKZ9HDuDi+chY
Or6NnVF9GfBbZVUk7lhA9N83ngIG+HUUj7NEi92tHl7ZLTOY41lcBwNlHvPi+avDk6OcXalAx6gc
T2PtU+/kT9SA88gffjkbpEVxuW6yS3puBUzxCZBZO0jvL62tcT7AdF9Pj7NgX97WYlCG3M0uwB0z
P+3Fbe3JJXHNysrW1YzltZPBp34N/dBgdF1HpFfD8iqziAt1JlIf2WOaC+GqtmId4UhXlm2aMoYT
uX0BToPAhYzJ6HLN4cJUgpvIrgARaLDeYSI58chk1xtzdsuum4yWgWTFmqW7eY4iktFnMEFfZDH/
BO7dvb3F5KvY+604GLwXWf67MrXZKY5F1RoT1gfze0RV5RlpDUF3H6/94NQ3uI35xCdLDUsejYIW
SLC5F7V+dLCHtPefB/Yyna5tVAtXFbiVXuywHoIzOpuLc+93GRcNPzRlidBVjJFuDFpG0E2rGN53
mE5lfyXzR2bbUOWeUDNwbub06XbMR6wMYOwByL6c2FpdGSR4lfUUpAZFnWqztbJeOaI+9Ikx2ZXu
FLd5BaIwfedL8H7kYIh8dPezw2EHlS9QvRI2sGL5dh6qj2ta7W9LtD9/q01vlCMo3CnL1yHJwK/1
GY41jMeX4H7JKZUNTN4tMPaU8+LI88TgjTpcZu0Sm3kT6aF13GmLAeIiMTr9odg+6JL/rns45YDg
2PWT0v5ckMoWc2L8GomloYRXgb/Hv9cXQF8lZ0E/M3vHk1te+NsaiH1wT4h0oOuQsmeDKt1WbAPh
1cqN2MEj16C+1AOE21R7iPIqF12SO0LlMUwSB/04rTAb2yzdsI+EYvRc1v4iuHdMwEnTm3J9lX+M
NbrDwEODFDazIoB/w9ceqajTlck3JLMRp+pMiF4lFWdwfzs7I5AommNhqcJYcPEs7VzzXZRtK48z
5v/O5mbsWTWdWrGFzs5uyZAOhwlk3BmTZtzkquSFX1FugAPLJN0rEJ8c+rvA0sdiWu/bTQWnLmg9
hMOFWs+w8Hf0yDYMkI5onCyn0OGHolzdTHoeBO1OXYJ+SjKhpTVqj3UN5AeC/J2P9lZ9kMdCJPSv
F14CyAQKNcIK8hPvQbm8vbRghxPvjhGrD1Y30u2DvD8FDUT/T//nT+VYeZiKAM+Af3CFh5cd3YqL
vfRih2YEEAeDxiUUCbxoNwTmVeKwnOUKu33j9zMWXcPOHV72Uiq12OHXC3tMKlhTh5UJFCG8H55X
7HGrWdb7UIqR6e8I4O7dm9ho5tHmh/LNdJD7zqBU8DVCNfANjTkhCK6RZ99pL7fQUJmsxylirs+s
5dT7zZEY2m5TTm1EKhSYEM4Z/ERoBQBHhIFyaBicUE/xV/rXQUngOBTvfq61gGFwCy0nr/Qwk7IC
VtXvCv8z3dO05KFd/NStpY5JEAxDAUd/vBBg/cBYNDtmhPqaeIQEnY9JGZRjK87toX8MTnfVayC6
FXvdmRKusH67qbbBVH8AMt8YyPcEXjTO0OP/TgaLBopfavFFSB1/xHlrzDA0thxnB3Q79efNCA1v
qSj8QQhu7IQEBGpp3DYgt7FDqVnaDZ2d9LvaI/f0KPkfMHfa/NZcCF9vS4Iu8lM4x1F/Z3xAVfzH
+Wmo1in4w9sJFVK9BU4Fn+WBhBB170oeS3YjIFYaPdWpITiN9NUni/TmjuOL4c5bvHywSxUvh31u
OMATNy0dlTDRcjUb14+uDmRJHfXfrxGNBdDPmRCpuWRTTsTg2dRHpws3DCELYagwGZKlOKjWmeT9
RZ5fz7y3oFz6y9PU4WKSmEWRn1h9V6l+W0k2zRsdkeNhgFGm9pGz14xmc6TtwKtid5jJt0Orwkdv
TdVjC2YIFi+U9xhPpldnfUFMmW5UpGZcFGfsSQL6e2QrC+CaNE1z3/nNGFmqzBZeI75DEa+ctO7M
9pUwq/Ed/F8jGU88QTnpSZ6xomlTARlHkYlMRjtPtXyBbakyvhSdSMZkkRecYImZsIJsgJCbq7in
40UlRbozeQmJpuhzX+sL7nuzFQ8TUB40B4TSGUxWVtDRqZZgmFlXMt1QRA149dCyqEdopLfb/ydB
tWpRiBuJZefFTH7sCnUYapuIOM9fxrdOl9YTgnZ7+B/+FeUFHu+KZKyfMyfUtD0jZ9L6gpEbJ82u
X4WJ93JQuc4T61+NV8pj/TuneaWhOQzu0PY+o+d2fFeH1McL1KrbrUsz6rhJ8Znit+mpi2HtKUmS
XlCgyxxU1fDFf2+Eea8TCfwmUaC84eyVFujjNebPlYhNFjuML1ZJskxqfldgQGQd8uwPSNPPZD5w
DhkQVu5lIgR/8ddrgEfmt4mhWaKDziH8+Ey7I+hZkePb9duz5juzF3em2WC/BhXbzCidhlLji0MD
5dxdaCkAoaxwh9G7Y0ZzhtmsmXj5h1jxK+qCa3QuZdWji1dZeEdVnDhTR4xC58LN60zw853che64
ptE5lD9abRCdIzp4+ssaggREvZxS+qt03iQI5dob3jcctOUFWHiKeNCH7zEljazZGG2zR5fht5hj
hIFX7mFIMZ8NzzDpOILDoUw7eLkv7KjA4YI6Zofaz6ggBrQ/yvz6AM4kim3uJhRKwPGde0V62epo
fSuZzfkOPQ4HUyF8pXM7Hp0rGhDs5GSu1HxoeM33oFecLcw9d0+NpToBl4CsthqEhvigzg27Ha2l
Cxl8iuONKZfKyhpIyz08z0R8JKhba7nzWjN/45VgbN+osRzDXTd2V+ks9oHYmUXuaBF+WX2/RcUc
PeclOPfDRo9cGMTDzulWapbpXntfNxfFeaU7NGmQdu0xoBq+KX80LJpLptINyxzUztxAWiCmP1F9
Nj7EWnBBgh162AnCg/EGqbhSmg8HuYxQNd2uMNuNfrJFK7A/jJT2tXaumGu55rApecdjkLBvEbbk
SMnhOkDqJtAEQuzueIscqRyIqhg4o2z7V7j2k05cQAh0rXlXvng0mfd7sLwAkbAW/50ie0ttNlr7
xyjlSIegPKqS+voqnIxCEI03jZcLZSeBKhDwYE8IngdfTldtojHeDyj6JzxUzaK0CDTGruiz3fRC
2nFNgsLS2J5TtuduOG5fP6lUD9/yis0SXNJW8bdcLGj94ze4SsrvfYL7N0YiPlKF4zo95b2WqOuf
Vod9BUs0Ax7lVMBc/rMKh4uT+9mEkNWjYFYh8bYWX2nMWtRzOX9LGcqJxnA6gy5U9EQrNxxiww+E
bOXBniJpfsaM+m/BVh7MdFQHl0VQxzeIaQQvBe0OozCFwxD24/352obJi4imbvY9S7rTls7LqVdM
rTKTUE5CaCGRo5prXnJyNVM2vY2nlF+OZBrpu9QELVEaLOlBSeOMJGhE+qApKsz2e+aWFZNHzAB1
kj/QIhduxJjc7WLui67y0BIC/EsCBJiC2mdAWsfaLJ5GHOki4ftH7w/HKMT1QJdWP9I1lWhyQqxl
Pa4hc74yTZMf47wBGivQJ1lklR66+RZ3vDpxP7C7XqR47RNpcVKjjmCOOjNy7A1SV/ySStUE4Q5L
xFgFBs9ZLgMJP1CJq3N97R2ie065uF48fHARVcYHc9+zepODVR/2yWAzT35W3AuF3V0bafOCdQF7
uRMJr0RgmtcP7e0D1JWHcuDeHdNT8ox2Xg4pB2AfnU8RTbU0pb0ZiEltuKmLd+Tn19PQ6Uy3UIRq
IlWfzR1oU6FZeVvo7YFTJU/tIImhV4g3+3b0FmZ5puGQWT94sdQFEpsbOQbSiaPrhAAByyRKcgjj
i9oJ0qV7D52WI7fscbwJFjUBQ34NDpvJM6MZTvwPwjPkmylGN7Qf1WQ1sSTiXoZZrohMNm/I1OHA
gjjbTAXu9cdWHUmLMwEEcCg+9n99J1TbCYIL6hXVJ2huzX2BDZhBpErlEUUaDmz8Kwm+QwNE+GXX
I5+SHEm8ll9TNwMJiNxgSgFSN/wwR2ux6jMLlS5CzozRbTJhgDjBNef9C75VAHo7qVPzq67Pqczk
FFOo5C2yCMcu7cq9ZpsAfHWdkJodZH0720erD6ObcJ/V4AysyLp4klG81+7Pu4zR2DqWEHyoUsgn
y2AKp9IcNjlSk2AXgD0Tdyz/X8eURtAKwIYoXHc63rwRGrEPtWw3F5aIz3LfJ54p1t1l50NQvLfS
Lh4w3DMB/BIf7gBSg36H0BabgRp1/tzq3CCLuJO+oUPQjcLq9vJFAj9Lx/NoKRVP2a/qe65KHCxV
KPucN9dmKgD8/br33lqy7QpUwngieT/3q7SfZUdUnlUXltAFZ7zoBpmMue6sgHziKjNPJyezyh84
ucDIpa+NyOsVvpcjx+3d2Hgkqels5xNocPHGWw3G3MFGAK9EiHStTL0Ovc/QbT74Guj/Gb1vhv3G
6itVFH/c658AvuDmLZxpsZriV9OG4lsQAyikVvTyZNJKgStkxu6CnplNWtdbrXVMcxeu7RFHMqac
wyv5Hqr9/pawwrZBerLPonsp5Iow27Ty7nN9gcnFh3IkzMeUH+uVXWSPwwWao/U38cwb7wJgklk0
Cuag8WZu0tD8hgiNaWnrBhON6isRqA2VE6B9xQjrD+ZLpikp+8ugjh+hCyMYoqmbwbtaT3vTBFMz
YXGX8bPE1C0vikbWs28ClerMmViyIp0iXhIV6JDxQpTbcbQNzzGchxphjvt2Hm1tPwHHGYJDzcMo
RJCBV3KMMNeH4D2UViKIFMoPpisOa59w6nEOwLH15AAcUZyCTJtgzrtGyul+bftvNgbMPaSaCRk3
pz1Qr0Dr+KG3dx37zaPUbZOhU9xGQmFEaJ/oDJXHUF8PY81C6N65ADun8L7x233rw7Jtv+FnIQVy
Wm37qfuI9yPsVAw4W1olcC3Qa9eqFXTXtVfuc/A9TnuU/QllJtH06vsuKncNb2H90XTSI9213mP+
qSsWI5QBo/h2xwckwSm2zbIBWj4ba8uw/1v+TXoO7nyinuEAXlKdE71ecR4t1HDPLKNSQuhroeFN
TC8vpuqGGETIXglm+ecVimid3ihQorVeJutWth4nJZfe9KGpuXUtJZpSvr1X2mF7xvDFwqY7mVDt
b1opENG9MxxA74KXeO8PvouKU/wQBgX16yNMv3PIECltjE8V+lH0o55df1cHl4rTNUP5QM3YG+eU
U9NDcQg+LRn+0Myu2K2PZPtkCn6wQg+orQgZ47IEzaiCAbpiIUedPkcEL94dpUlaYEkOd9e0DWtv
1LYTfpffcKEP/Pa7wvVJ8EnvGMeFkGivIBJLTVfyzFUYdodnrXHKfctPLMnEHrw0vg9LSsWt1IWp
F7RfuFOkTgoEqsDQkSL3vVMVJpzl4bRpDUJdBuMnzgFTL2Kaj9oeDo+BS/lOuTUe27yYmMATqtED
WQ5dwzWioeKEn4SOCY80epagOWxzbv9FJAo/egjCI2lMwKpOOVcsaKf2iHgKbhWIYMLoiorT2ZKs
QxUjlNJapZ1nUIUFj88NcZig3GX8EHWTEa4Qjp1QkkkXvnIivKpFuH9nBsCSmtADgoZ0lBOJYNkj
dfrXk0d/NkAtYRV7D8qLSzslWSwIRVMUP71J7N32CfKb/PeTBhPGH0Hjthvjr5MEiUjFKzqNryb4
J3q85keSJTMzUX2yvPvEG8Jakp21FeuEYo0/fMwa3FULckIzXBZYAYHfW93bWaHIKRDXDyrGKGFD
dMcl42D2OUefgE3vzthcVd5dgXytHNe9I39hZZ+VeP7OhLMnhJ32mDHBKHa8jmJ/Sp0WSVeICLDS
Qd36fi3ShGsaBMZTGFI/D5jMleh6Hvy5MBw//zSXjegfNWN+xaocJAHwDkQF95xhnCBxD1btd5mq
YEn9Ynr3BStw94QPoOW9C8qRpasgHBNk8arHhFxhHCbaRpXhjj5iceYdbu//A8ScM/50QntKk1xC
qm/iFd6VJwXpMhUgX7ep/ifwTYTCOxSl4Ay8ApxvmUMA8ax0oV6lVJ9eTm7dhiTQQWsAl8B6LMhx
/AwA+sC2ijuo8/y591kWjcpVb7cIlNoLFUhD3EcdhgH4EQLXCsQ1Yp32jl/+uXGJtctU9IpBeoPm
/zHaq2dAZMOqXB6c3Uyp78pMHpjBTddTjmo1oOt31lvnFTP8dFFFoG9qWoJsPXuGVMbFT7YcFb7K
dJhUt2j/VQTD96DG/rjk6xqTn661zF/89LBBwSLnKck4EpxMlkVYV+Tupik2uE5XWVhI0TcyZ9wW
NyjCl1jB/8zztd9xfIDmjaD4AvGSHl153PQ8ACp0Xb8VvWCuqYTqgMnHMLMY2YmnAWMkdtQuDOG9
U0dVMZ0CT8JcxfY7zTtic8yXrlMnOxrlIIlEpnnMmDiYmPpD48z0iWLmb7yd0HHjkFRtYExVI19N
hgppY6FQka7ci/eMIJQOtNVHZZPdfKGfXxt9LTYSiHhZHiqYAcTsRd74YCU4LMnHwyGEj1ikgEDJ
za84P5FxMgek9kG/vZd4Oom9LpLMac+64tQyqU2tGjjrTpGHWGXjr5v3VSYuY9udft+BYSqz8PW+
xdDVerHR1RdJRvn5o7V5c07IDz+YiS+mDgUw1x2bd4P4LIrMmJNPEdSo4tYagBgiWDZxK3zylHzw
Ds8mUaaV3GTOfKprbxUfEHAoSy9rixR+cMx2c9/zdCEWsJkAIBNgJRiqY5SElh6O4qDBp3SQW1+P
pMETf54bssK9cLlAxp1wIhOZaKDW/moZC0jj3DNF9YWfKTOyQJiTJQK8abNvj3n1Aua5XuzmSy6+
BI8VJbBzoJkXchKqqZuShdO/OJGmqiewzjFxSy73AsZKIyl0KAWIBF0K+wEXYEwC/vf7zN4oR0Uf
scwCDURyWH0iNN1VH5zOIVzEizNX3RE2KGOTI3vFoBEpLx0gAQPtmiPTZ+yf8pHCFqctz8m2/1En
oQrkPp8pUQyjdyufB1cRodavrRCUjCikDy2mI/VDSwVDUJ14r7bPrOpy6sj+csz51oKurYZlHLMF
1Wf0N0AVtoZSc583jzzJiQtitRn47H63kHkS2gNjKIVvSlrAv4wj7ig+/735DoBfdJinJI++3Yqn
7R4kn8PcaAVm4b7NAuHyuI7s6d+q/E1Tf/pMpwTCfz/07RNmGKi5U/nHPkek0VwHh55Pu+d/v9Go
dDZ2vzVsFNP1tfg4lx/K1FPz4lb7HupkK8fYXEPFDdXjU6GU0lVQVlJCbE4D2gNLvVXdYbZwuIuX
Uk/+LqiFilcPgXRnTwFdNoNVRldvfVGMpD4qz6Skpvvjs3jWkeAitVwA4w3DWrq8Xg/C1CiZMX+k
LDh7lIWKFg/tAnkd0ZuWxzW3p4g2qMyMZ/F/ozdDXCHYKg4cCVmN1nVtuAZ6zvcLcwVpLn+s+1so
S1d2AqHM/TvbtYrI+kgOg7k0Fk+yXcry1c7zn7c0VAiYF3FsO7H8R0CQx7Yjkn6ZxqAVIanyT0LB
SWim/0kXkJ4IrI4StXDS/ZUpXEfdq+Duy6AgW722u9VqoDcblg+B2mFS7OCPrRBUydYRAV96LnM8
N7beGoet1GPBFWvL9rHjMbOE77aYkgot75NxBgKquL3oRbnJuOfcC2lnWpRehaAAWFaSNM1HwFLC
LpCUlmv4Uk9s6tMrYgjtHzvRBKDMJS1xtY7lFcW5wK6QjyfPhl1qX+rGUK5JMQX9FrVQZvZ+zk00
A9e64I8u5AFhjvexqUXrwG8TVYHh2TqmFdgHPMwB09gaIr/LOq7rjyZKx2c3zknZUstt3PzxaO/Y
ZtH/sp1efnUL5fIDDREVytOrYQ6yPKJVIl1uIbFCSpD2tV3NtdNSTQlwyL68ufFVyvX5H6ubGlC4
0mloKd1eCb+AFhAEtBU2j+3DRLc6FAbUM94hk7RVuc4C8c/bVz9F3kFK6C3DM3HqkvP3/DZMzXja
FJYC/qnsJgqfAq3SuxEYd+/9uVngKwczGE8aEEcr3cmSdJhU7dGb7OSl1pXYjh9/u77o7k3qBWnY
+tOunoxs1WTe27o/SG67oTKTlH78As3FIieolM2kzdrQ4AOenBYxljcxMrc5rt9DF8NF1g6Ffm2B
H/ebR1mBqGWEj7v+jAI9RHlBJsXd3WHUqV49hxqN2ByA8TKMqNp6qNcXCywDZ4jKLkUDGCGZM2hW
O48t7at0VAXwPCRQiE3AedmB3ThHdD5npZgadeerqs54HZla+GLQ76OeSP2UR2qfzhS+PDx7WQZp
4TXxxgSehw4ahUutJtLZ/7wtnrkGBsIY2QCsZnyFVtIalk7+ToITiWFxkfekP+pC50BGcMek+cFP
le0yb5BNlx9MgOIHVV7/B2p28bz2iQ4iVJW525Rbbt90uKBgd4L/NVQorOFfqmIVyCBqA9+ZZpBq
LfvcUOdUifL935quumLclp5PYRJx7ch28QGzCy4eXYjf8wyVZBr2wh/ykElIoUU7M49sVvHftZCL
MruPoZCyyR3hdWncb7qosBH4acmu0vznyMsvpj1PK5mKEo7wFd5TPiffkg90csXkST8L9YttRqkK
z6JtjSlSpX53ptjaNuGnVNzkqDvRYA0UgfxpnHmoU839Pzq2U3LTA8hMmMpfqyWDGAlBGvyYf0dB
F80a9Q6Pl41+s5HfwWEjROMZaDJ1K+zlgIjLgfGAuAiljHrw1sMArqnOhlffPpdB+ZqpEddbQ2PU
jCrA4f45sadYn8KfXei8fxATZYegOrPwHT7JixwRXu19QtnYcYZFpFdPrhXuNrY3QC222Qr/rn1d
xmft+xCz9yKzRRuRKPttOuAwT8l97U8bxgQX4wbAxb0hFZl9wksH9i1tLUqntIAd4UgC0WNqmMsA
lX4qRtkg270Aoi20TDptdiJ+tbq+rLTtStGCCax/Ndn096HFaDgKZzwUVlyHPkCCOEPV1w3pXjoK
HdAVkOYSghnte6b3AUcIehLR96KUHh36ZxGZJogV/h655w0SYDQJSLhQlKATtlaWkt0e+K+IJtun
no6eniyGIdFzx+p7vj3IBzgiIzrYgAsyqaPOaedGQTOEnkOTGlSIt9Jhwg+68FZJ9NGEomlQBB7u
iB6Hby5iHFE5xyp/IrmNP295JGpNIyTeMxDv69+lasw30WdyBkhf9oGfFl7Q81nwQQ9/VGZKmuFi
Q/r0gKJKSjhMeBINeTKuK8EEqxqdHejE9f+587va5ZFunYPv7nKLigEE5YrMdv5+82MMRQX0YYlp
stfTMMozki2oi8YVZg66yMFPaaz+/kuxZYUrIa/o1tqSJ36Ldu/7fQzqU8PzWTxlx4NU9kTohOS7
HK6SInJ99K82VzGHMmCuh+cB7hn+ozPDTegczlP8GaiZAsNIuFyHzqouIOodiQpg8cFryWDWTU6H
vh0lRn09PPxSpsN8Dgv6/onK5tXUXoJ/pFmMVjFArLgyhIP92nIOqBWuqaXKBC/rYII0MRqi8OdH
+rArli/kMBymfhLvL54TD8mWpN098TfJhurpePJpBSsCMgHgpE10tJrgTI///rEqZmoKdQzbCgnl
HEXrRExoitZbOTxvl6Rj7TP10CqpTJtzP0/DYmW/QTkAS+84uQLtRSgdiqURI6RW4WhV+GAO0n+T
/qKSim1nPCsn93ap1ImpWR9ZFn4A9F4xpN8xHbAkqPStRIzYku9IUSP2hXSVSC+HCXNwWI6W2cpy
LtpyEKe4up06CzyLZvVAXpX7xGdtS9CMbZs1C+ymcYkjGWcs/J8PXQzCPz3JSHxdMYih7SC1+z3r
toAczg/OlTaGsRFPhrOR6kM3cvBRFHF/7cG9bBrGKy2H/PK5rBfGGEijzn4n60rC8NTklex+RUds
ywkJlvJmpWfCiWPGlIF7pCHNeaiei0CyOC40Kwdr7izUQB0lQ8eBPV8L09St91O/xs1kjgioXz/t
BOkhSnfKULKJTybsL0nx4HEbR1uxmHr9pc1ZDcGRyjhT21BzQ+SaaF2F4tPK+B4avXufD3Qqss2T
otNqNL+uOaam5z21YqyJIABvYX21TGxuyYVuyarhJoWvwoOMaagizzObSHwXI8A3304hpb0opooE
yEVJsCqrEGYegN2Gb1fSpk1UOVwrwTnYKBRiqpYTBVIdhM1ryDIRKvrnujVtB66xDZhdT3yJgL+5
+v4LUKtuiAhPZEyxehk0So1ecrz6Qnu5eZkyZp+VPv67MdNwgBZbZ8X1Mv/St1xkvM+qdhFwakGO
dL72cdll/MtQuM7jntFyfOQ7BQFZ7WsJCD0VxzSHKvcxzaxA+/JleKuy6ZyufAeZ2NT8zLXhoBdX
n6I99dGy6SnQmVky2h16mYZOWZFYBBEGiLSMWtFSF1NrcpMDJiyPiD10032CxlSyUpv4YKbMLvvj
wVFCEs1hcPi1k055bY3NfILWayO+Hic2RDSUcp43CN1L/hUpEaSeC3+lUJ4JhIZiIFlBAugzN8Ok
GwkoXV+Xnou+0XDH1LLB4nsRjOhPMpVtLyuSNbukC9uFRvlOWurFzN9KQVlckw/9v/C4vyE909CV
PchiSCfhiU5nIbVSJRETjrJi35i5bZK94VWdrAy6ukfgIqEQAwLS+pWmL2YbBiGPSV0lPR8HVA+o
9ikEszHLIHd+x7DI7b+YFaZCBkLW7MFgpcxaeCYvTcY0ykDNM5A4rCSNrmFVKcXUYeMulM+LFyTB
0Xx+irBtwNe90RKgyElbzpN4rc4l8Vl8d/hCvrGUObzpWBqPfpEgdMzhy9d9W2q2btydHkZXghv9
L5XRPy/Co7AH6TqxpKBFvj8JaMd/7RiiMNJANmyxKQL4CV0ziWODWCX/94RxyPY4KK38NjmU8weF
AEgNbEtQZ04jdyDlaJ4reYmKWXVRq6dGg/RAXZtgTHKjEP83penuaAmTt7alE8Y+mYM+HzjOrl2i
D2AJfr8YvirtlrSIX/J2WJ5SS2ubqvbQwi90ynpW0EODhN6KuuBmaqsnqmgE4wwLrLQ2kuvAQjrO
iQkM9gNYEeFaRdZmpthnisdIeHgzEPE5Bw3DtcS8G5lGswqSB+FdTzuAqplmRK2fFjRu0b6ARknL
Km6kCvOPcxRSCZC5z+Qx6mU+eQU8DU38WESWeoFjv1W5BDqLSsus4Eb7U3NX1sPkBgXEgeEpuVjc
XmIz6mk1nrP+67yNjk6Z0zTowoP6V8vz4Je+/S0vd49SWKSLxDaW00XRnYDN+rMZ3rSdEC6DEp1B
/pedzpuQ/ZXk3X9P+zkqBFFetzOplmrEWAJ7IL6+ZLJv7F5NJvbg852TD1tM8G8bv1vFtA9XNst7
9RCOhEZVUoagxm4ZH+L3f6jtKAdbRG5s4I8fQ+TCSQrhL7J8tDaYumx5pTZE/cN1whkoPaflVsYq
KWFTqgqF+LsqYH0YwW0kxlsxMxPgAWSeuyJ8rx6MbQk6Xd4fTJwQg9zoZY8hFcodxxVwYOSQI5qf
LNSuELeszqSFzfoGjMNqxMpyCYZmo02XtendcCRcmmmney5cBLbBjrjgnhFdOqJ/OUfvqX/M68O9
ThRwhUmjMwWt1H19P9+HaANCXnpAHiWb5vHKu/amVqutuvUmrFRR1o5ldIOyOl531eg8SZCotznG
OPPX15u01LjhSMH2wxAxk16yfJ61X0lHovL6Cowy5KQSRR3AriH6vyE68dVZP50Sy2jay/idAsUB
LSfkFG3fAyCu9s2ipLOW4OQxOTxDqcqmS7y38NFLa6+y8IE1GtXaaSTzzytuwd3Owmov0AR52sIU
qPeRHddgzQmPxWXAhFKT7QTchmwapsloOf5yKv/zeGouS8PeRUHT/zqv6As+LOJfI+IbqR36E3FE
zrlFfqETvJfQfDIZ/xzaTSDOPYkorQ3kSfDuGBBpgFodhSeHtGkybwyNm0+9hpNBbjQXjAO+TdAE
L1K7pmsBUGy1YUX1nnM1P0vrGq+STcAfYnfJdntx1nRz9hGgd175j3odcqDeu2BDAjgr3lk2E7MB
SXrCps/DmMHiwOKszIWvOXJ0LyLg4WqHwppyLMVzeafBS4AvjIHnCFL9aZlAQQB7c0k4MUDMUVgh
kjFGW4VB/jqxpdq13hioWvg2eKj+lfl5suSvKkuOxwOIaVBi56QMj6FY6G6eEbg57O648vssIa9M
QcoNTJKtA8g0drg/q/x2tUxTnzXTVZTBQQWQpFCyLhERxQNugcN3s/vZ+6XfEnS5yIapjH0aZIfN
Ps63+zg/eit9QAYWlH80SZNyCStiM5g+GgsH+4hLX4lLscGk/iHNr5S3BHugB9NhvKObXmnKgIE4
+fMyCbBfNUr4+SQoMolp84VGMpguCINde2Of3zbx7N5xwePD96J8fzXT7rfoupvPIPepgNVHdBtm
BMx4x4U6XCged2LXAWT5CFFYUDXzYQfzuUYXq710Xu+UCLBeugE+WaIK0//0vOWZ/ZYEeWKNBzuN
mwvx+zEKsM69eo3jrvggf1tS/a2GRH36hjLhYwwCPBxFb5U4CvOU8Qqihe552W2rYLbXJK2iq6ed
6vmlkkxlXMjvlF98/udkrjjnAUYkDyxk1tuJZnmz68cUU0GQvrBok3Mk7nPAuJ9cOLLwd+TiD+qy
1mXu0lZcbJ5RnDTzELq/T8cxQGTyG0kVuDDfbWfB1mE8uvBf8KC1bMhAvsgmxdNsLVQLRWXB27AP
x0XSTUFe1WBH5twzN4i/7SiRRhjBhB9tTrfAbfjJX7qyaV9ZnxtjW1sr5MuluKw9nIOqy4q21Cas
N6pNLmJiwGaFg7yxZMWXYD+OhcjaMFD+60VloMPKo6XuWuiv8TwfWTKOPiLchpY9sGGaDke1N6US
+CFLuRmUV7IoOO2zaMG4sQQ7jBDuAx+I/Or9IkXHLyHE9mjON4ogMYBuxxPCgYjWWtde4wh9o4yl
b7VcYN6yskhr03iCtvza1249hhD7tWeXeSLsJPKXYQ1j6QRcVpij6SnGbdEUVSSgzDdt3vOT3s+D
4HBrKQoD+ayUXkkfZrZl1Bc9juj71bGvm0hh5EkaUAHvgSryZnRSsi6MrpbqNWY63DWc9/969dkV
nHMSggKkYu0BTlJDHuvbFElp23P3X4KoIColQSzZYz0pX5XSWbHgOtKHwIAWfSsyLhczxZl5wmsJ
4p0L1mn/yl/J/FHTDew582tGj+qbQSTSw42+4M1PjDW2X6CreLiehBV0xIY0kIRog6uKy6JAlyx4
GcUefC/Yw+uFr5iaSQHAv5Fl0g+8QdOQW+jHIqsS2mlNUSA3Jky5+JG0LbE/5xEE6WhVtr13YGVJ
EGNDsGe67BQzM+C9omXvjV53EM1WaOa5mRtLz1gcM0ASUl9T40GQojbC+PV92imLB1hwBT9HT+f2
L8E3Mnb/rqy3XrZkP9XAWlIPJyTPLzIgFnPulmz8Xzct1ok6O35tvl+jHcrXbNG+2fUtVM5hox1w
MZIuQTC+l2naRt1927SrVXPyprMCtC17iaHP1wGXxbRPxT+jBBY70iINN5wCclC8hHdCDwucuovQ
wcsjN62n3SVCoGI7nnHs5Y80TBfYyoK1UfBPGMdin1pr8s5Im1MH1We3upUecn5BNYCKUBs1zSpq
cemqbwAZ8DWbPhIBEQdKBgfq3pdZddPybAXrNkCcRcRrjcOzpfIEa9kenoS3dyLERf0DBjSsnKEA
KA4jSJzJWWT7ns8vCu083xrY2IrtZzCccvN9UQH7MVLbIImrzL9kRfXTOaRXzhIQrG96hM3rYTdx
ORxa0wkE/UAxceV+qv1KKy63jZ1N5+v1gx25P5+NhVrY1QrYJyPUXmesAwNbpU+PN6C0O6iAb/VW
82ofE1Q59LGZg0L/ZqoUgMnm1X0udjgleBeXXF/eSulHbGxb2h5g53P5oe/FVcF3TT+u7bU0O7JX
/2dZJL+8JEgw1bZfinba1tBZvH/3cyuweBIwvlhNeQ0OES8Ylv4Zbrv5zkRBoZjsVV/TS6TCdH6I
eV/JdVyRgnd669KiUYYjHTOvszwFt7SO8QL8CvlCbFZZPkbWg9JQoa1Sul63FiIJArux5TkM+aWk
sY0dWcTBBrB/WBeM4EwwZoQqyZmQqbjIXrglfwaCnQtUE/AW6nfPr8JL610nb8CFeyZTj5Zbq+vo
GuZ/mFzdRGxcCVgFtKAiMBrQfnY4K0a6Tu0AGfAAo5luCrVBg7wTbUHGP6mzphRZwQALPvwKKvpZ
50lBRCsTnuIp5p2N7r86fH1zHOI9fZ9yV9lrDoTT7kfI5vZE3XI3lBTmnNYoLDa1E4t72p5l/zyo
BB6RYryoeqJkoBWwrVX4VqkTJiDxzk6AsSVyJco+Dp5f+UVRZQ2c5t8BX4rPM2MBvMkVRVTBJNiM
vg4G1OhTkaNWwt06UeP7iKXyB94xKRO50B5qr1ArPkwYEzB8nZJN8xzNihj81wiuCZ6VPwaFGgxv
Ag44kBjxTvkNB4e4XuJloHoABBhKh0vbXnMiLENTqq2iRFPUPQwTcVylB27HgLLDG6R5mb7dhf09
B2U9azdGoSPRMhIXHmoBUDgTMpZ2cixBRK/O9tI686g+snbH9QHxXeBnjsSbMttwfptGrG50fASa
SAeeNh+QalTpSDN+nWlvaBCqNXi9ZM0wYRdcGJbv5nFmZu4Tb3TIL+5Y9ZSiNYG2FjxnA1dCBRRq
rTK2FgOXWY5HrGkaVxNnQ1BHqvimveHUK5xSO6BxMZoOesEBxq4454wzl+uwZn/wiO/+CldPIH+Z
vn4P2ClnWNmB2apGI3MK3sPqALvlGRF3v6sC+hHNryHhGiVeK0xJIS5vIYZ/8WYLOOQftmvMRCJQ
BPI+L1wxlbgx46YO8dUcVpEAlweuwWMW0MjpSihXUM54gskZSn4McyDkuASwPIP2yjPADbqjnjmz
9mTssbm2kAjd9dLuatjqiv2LtsFxltkEk+5KAglVQLjOIl9zyEu44UfrD2h9FiMm5bHHjRiusagT
H1HbX2FPtOGUUPzis2Am21+nkM1qRQNGUOV1mF6pxwwCSi8h9VEDUyUvAUZRMxlwYh9v9s/o8LMi
i5koQNi+2DEhwMVgrLvkTaDHD5t4egxTS0czQrkv5KPRT1vMbPh6CA8Yc6tj4F6N8Z39dz0lIqHI
KlpgZnnp2r++ZgD6EwyQECJ9e9cXa2w2i4iYKJK4zPe/XWuUJUsD0lTlSWxWwIAc2+WeN8Mqdh9Z
ZxzPJTK5yWikDCJz2VyDTI+5LVt8edBC2yTFIppdXp/zfU305pcdf7NybdKiVMQCwe5qDZQeVTy2
DVi5+qLAnO+uD620dVRjm8fAlUjeqsAaowaCZb2zZ5RBiRQBx0LwRtODH2sRClIu8O1yLIn3AIEW
bQcZ95i0PLHQzGalGnIteckDwI9qcLen5WQPTl9D2d17fRCIB4Kt5dGEHBWnZfjFRCeqBfsVHuz+
KDpl/EoITq5jkvMhzAc/syMoeGWP5YyGTmoB0968UsFk+TQGZr++hpVYqmie07xVuxjZ59gK05tB
aJvfo4aQaGRiZhTRkvgwixiOIRe+tBd/Wm1SRkN5K7Tuu1TGdPYmJ6rdiW3QYIZSwe7lNhANYKVm
E9ZUxe0q/MPsi5yb0TaZWBz1/Wfe7ro+NGVwYFLo2BUTrT7fjN3SB9PuNBREBjMOjfRf9kvpN7tX
c9X0q2mOKv1OFSrrxYaMaXSFl8F/llg8jic6pfBZSkPIIabVKDKmK8HfRnheqNvnNsez9bTNmjpF
DcQlnNOHFP0uqDoF6YwUnPuhbacgtfCCZpQoewYZy1FaVxJwDHfsJu6HOjToCbmMziAfpMWCW4Z4
RYBZYQB+czAjyERaUOa28aemxlBvJqeDEfL725dwdAU61RrFWMxeyWVRmm/yIuKvSrDHAW51Wm2W
qrQXtzonhEceSHuCiu9yl7Ngp/Y2UzFTSVYl//K7beVM3Rceo5+3baPz8P/sUcOGoDAmYPwbM/Tm
fD0/9vdqVfmGxDqK1eXo4HhgaMFdtLSmPIYLl/fsGqhAxFvRRgcBOYXOpo4jXiGaflsl3mI3yA/N
qkBJwOyt8OREyO/wAi2w/Gog77qGZtO1Xao4uVC6ifya5yJQLefg14Xzy1ZLvxIMh2ThKzhTg6HE
nQhinUiMeJNi7sPcmNtk3QrbV7nKCYZk3v52LJfHl+G7WuIYGMYxdlIj41IpQUAE6/bgF3MqBtY/
hJIIvbMYUhqmpWWHv2C1LojdMxnyElJMXjeS2FdTHPhA+KCuYdFipegtuz+noboYdw2a35dVyFlg
oBapwXc02acE5xEEyxo/3eKZs5ZrzB/Kw2QnUFhzwSHeaSnaIfwUDhPFmij7ZvCpPGnZilMRSHye
Yc5DPLx7fjp28YideIoe/8/R/8pOF0fAgwpSm8+McZIgHJ/JaX3F2Hoi94rj4zFoP0sRDncP+tNX
vsPupi1hljU5//Yvbkord3rd1Eq4Zx7kBsSiwE2QsTQnXhyq8oXJIy1JjIQ4H3BX1QlXZzgd3E27
Y0DHb3iqr6v85vqpqrmY0JTciF0qCUYkT4uBA9pk+VZ8E0DmqYxm/xHotVfnSuoojesV6qlzOhne
0pUakwVRhzaK1YHHQ0qKMkckETx4iguymyULBLZGF8FntIc9gjOhnGvj23ogln7oMCVvaGDS2OXy
7mTIL56j/5c84PNfNVUWQPjEsf0O0MpGBfAApPAkGtiJW+nJXv0E/Rgzs+WHkhgngv8sNaGm7OLM
ESimldwy4baQS34wYHT28uRIo39kfo0ZtlLc7WYRcR1tD7nto+wNjiOf8bgtDJ5T5LR75YJpbmyf
G3RICeHkam8paI0nKcTrdSzy88w5gZ7HBVws6xI1jxqsIe2RN5jyaMEGNP613XgiOqaop3SuvDoY
IpGCbsR6Gs+aGRA/oE7etVOhUHO5MGEAusM1+BTlzEm8NMNQ01sznqTQgUqtzMoW7hyC/QBR5PZC
EPkVyuxuLrkiZsIH0KTH31pxjJc9xjFAbat4MEDUdj+lNrgyomRpSqqBVMWMFvuH5qdHKXjq5VfE
iiEVPezww+mCrBbfAGuozS+vZGolKMdkRlEDpchI7041sfXKwGEWnzIcfRdpYz5wpu1teSvYy+OT
0mQ7DMnigPHW1CSD2aZO1ryipa3/BszYbpFnMIMf9oFs+sEuHyXWEg6G/j1cF8am4LOU2XCvDSSA
WkUC95cIlmmLTXUh8x//1IoCumqrtdcsq3LTaqYsBDVjBswNER1XjSynmKTtveb7Sl7YIDXnN1iK
xvpgtiyH8szRbxAf834xRHRD2GzxVgzXlLg0Y5CfU2kG/rJx5hmEaMAqxCGdfkq8cZjtdVQd/gw9
WId0IxJmWOVt74TFWl9sL4GirHizJLbaPUCxu5B9wVJkgU+k/nYQUvzqUrFTILHbhqYy6ECuSO+W
dxLSXJizEyZ5IKAkAXQ9TDyVNIgnA8hXZQPsl9JLrDABJh0wy8/XsrlktjA+8nBfdwP9SdfMvbqL
ahIjACcrQNRiXqwKtmLDxUh+rxeeZm5kggWTTmJkjJD7XA3Bm132ThVnACnyQBL1aIeWNX5Oad2f
nsMJZFN/YKDBIv3w6t3JRhqL+o3XGxOjINPFyvoERwWtS4kf8erCjPLfegZNp1O/YEfIy7st4Z3H
DP0IvcWEgb3X5MxgTUw7NNgFw2p0q428mWdNAOjepBr/0n76EtQsgeLAcx594l05AMiHJSKGItQZ
LHWk2tsiSot075fpfIERZv3XaEF2jSy/nMQ+lu8dHBJJdzJGMoZ1sDaIIXCXBcLLiD6mTEMHSD26
lDbprMv6Fj536mrePUEFrisHAKFqGMLdWmBVQnIOA3xgKTzb2GxpQKG7JxCB3C44RRhfbIXAAEQ+
xhGqr81HvdSRWPJ6Pnhkt8H7BrBZjRar4isfz5zLQTRFj7ZIUagfJCVZuuTcaAiadXFYl+GomT+h
KvOA4WWz1G119F4Ezku1hdisrxKTLoGzDmMUB/Jv/g+gqzMFjfsUnW846H+vRFGNPgEC8gHNA+Lf
UEiko0zrnjQruXS7V66GyckyIZ+fQ9IuZbCWO4BRWlsKRFjjD/hA5aFGHvw9xUvFDOzW6O6bjGhr
cdm5zGYpbEBaL2gn9h7zp/ofOQIdrc5sU6/4VvjKM3t2j6+zu27XDZjqn7nXWgjPWnG/tjijQzuh
vic+cnPLlccGMs9lhxfYgQHHbvO0RlaipDGivje+2whJcQ6jeSEPWxKfBSHQbK6Km4NlgP16T+oH
2WSgPA/10oTb8vNmObqHyD4Y1f+nOA2/G8C0TTryYfXCNJ3yGIrbhamE73puK/Xjbu4pXblSFOV5
eKBsbnilarG/H9Vr0JmHxnCAMChO4loM0qkV302S8p2Z/eLB0FD6lgwDk6P6IYcKhAeHEqFKfaUO
s/9tewWQvz1giIv9JrAJ/XLZ3W6dR54oZXCk75rnCSkQUmF7lrCA0UUPynTE3+B5CktxQcY42p4x
BaC+edNeaNu7/pSa/WMKoHYw/7IXFIF3jm/6P/ozwpOq0v+e+VY1oqPtaZ+30m3nwhLw4Pn8JAiM
GUbPHBPH4B3DsCME8TJy2Y9PHKq1Eo99kDOqFZzi39xccTBydCviggFWJV9iqK9TqU5PqU8M0TmJ
ga3fTgkh6zMugos+SHdZoNTSRSxsyP7breX7GPLHDLwAf0xJxXadnHoQKcj4EuXY5AQK0SzJ9PU1
VbSvOA/JhdqzGPK2P+MAa8hqkjD6bmnHUMX8aju+FeWmSFPTdAMCUZkHPXRkPb93AXiUb03R8UL4
e1PDscGVQKVGFNW9lU7ajzpMECSwVrbRs7ZkgmbCOvko0lF/7PtNwgAtBZ81xB6DFB5cN1jh8Euu
ooY54kQIAyzmcUdy+AMYjLwLAVtUKDOV2sDoaNchqByC/+EJKtZ7BLDg6abpVX0cnhmlrKJYg3Qk
Dj1SINbsjFeJQkv5P8aMijyeONZ/ma6Kbf3w24H84imMQuPtVEZUzu7rIuN7cywsH4zoPHDmCe4g
iLDxh4j7NoTnxolz5oA1xrqnXeq9/iG8wHk/ayjruh7LhWybA1hvvX76NLE5+F2ZSmAahtRxwyGU
MK9uTmm5mcUFLI51AMdLxXUBsPOxUNmqtH7G3R/dO9TV7BHpQwbcgA0CKuurYH++x8yZhPiE04SP
QycztNydPNaHWwSfIEXh1PCjJ54PeRLNQyEjXyOKpqX7RG5ziKv5AF/ZMG6d5fzg58C5hh9/bU3m
86tzQsYhJOcV0RbWMNuE+HRD3HLjYGykBVjVmxCLl5gASHR1Vm8dcLOIJ2/jixqYBuBbwgSND3Ci
rl7ZBIZ8aamDRN0RnSdyQJXrMZfoI7BZMVC9sZb7PGXTyJey2IaZBMgvmywIRGYVQVWXGeMCnT6p
iFRtgrhf4ndo30xvppN9vYxHiMXvMqXnimDUYwQ3OaKcoLDogTgBfa/a1oOmdUWk8nGAj3DdNuD2
R1pLzAStMpa26AyQfH5/EvxYTG2EOyFUKFCvLOnDCFchihH3ZJNrerUnu/d9xQm3F7+W60VQhiEJ
k3dX+xl7zUDLAuYChc9fNZNkz4KZanuGaQX8p/EGN3GDHKEbpwVv5FVKL2fZfy8SmEwxexNBBikz
GGft0uVFX/OpEbBpjkJOpsd3lonqBnZ/2dB6os1ypsS9dgULCUO4kqSC4oHBarg1m1kNb/gAatt3
PyP+xMeUZ+NlaYoAyjo0mF80AnmEWdG5O1vCWEeAzVsncsTUKVjAm1YKscplBkZZz5cuLN252DJa
/Ij6mA1F6y+stQNSqmj4qm8gVnnWHspVWfRxrNaZNRF+15EO6HYd17Gt3EVGB4n+g1csEC/4DVEc
vGBa2jNr7w7vCNIi/NyT6Mcl8R2x/Btcn2VdZHjyrAIR1IvEE6sMc5vDgg/TJ45Uxt12xozw3KBU
pzXut/wyBS2adZd6LueT4wzVzsyrch4r7b6+Gg4HGILdPBRAn/BNVS2+fMJggAoqfgPRlRtbxMJe
uGFPJWwhqW35OUrZtohXPtpGLZktzSwArpH5wmGgiRwVbqCohwIgX7i7E/dnxUhwLpU4RZz+Sj9c
taZspA1BSg5YG7OKXRTxxR6/BwjKih2wDRQLOOvezsz8jUjhsu0Dgo+n54nZR1nfN82I1LZlqIL7
uatKnTVsQBjkMYwo1qmRB2ZEXvHlP8fMmwSOfm+lRwQHj/ClqlE28Hrt38brVazO1cu20hwc6rWr
s79nOoZm8++2DeZdw7jkge4rB1phxevgCnnwQVYkFFMA02Wa4uugkhKKgWie6uHTkgmy1A7nHPmF
EmazJTfo1+0agUMb7HnvXm3Ri27Z2ruOo2ypOvhI0rhoFe74PJr76l9LVeGhpqnYc7f5C82OF3ko
b/grqYEOUTKvXnN1bte5BzgP6DTPTmubO994RvqLTgbikoI3EtRA0y1KiYrhITfacikBEqac1tlx
7BbVFgsRB/CTKfpO3q4biqK5NbvY4n8EJLbF9FPwQD68nAlfbMUxZD3HsfUxZb3USG+lwUWQzpRb
IKC/4Ux9n8JrJlvl7FZ8fQ7tYZlwVbVEGK8Bmn/KBhDJYRw9TlKxDOJmBDZUvmxeLo1UI7SOHbBR
tiR5GDSV3Bv8v091Fq0a9ngp/5ojYhmwYOD09RNXBNi1o1yKDMWobLTy1jGwCYpn+ph/I8HYSQbI
S3jjwK1A+9sUnKequN/IQYPIGcpwOR2Q3ZCMTnCoi0rKNrdtBBtRPjFVAcyCxQZxDk3bUR0oyBZx
6bG288ornXv0P273eRRDYs7Jh2P4Ef6APylnso1yV4vbhH14X7hKgbDKovDf9k+X2pDLlrbSU2ox
DWlsY248IB/2IHWD2h2+baUoPGMtORDeNVG8lBQ+cOqp3F8OCeD5D9tR4sUDTRH7Qjzo04GQ3xAU
H6b1PccjNxBWqyI0C5Zfqgv5puM2jfnDOuYBneoqxqtYdFsjlYSoigsc3N4J9Xz+Mt/Vz5Aj+xWG
P9dOgiL46gEf7tOaVts+0pqK4vhRHG6rhv4B1TD90VwxPz0Hw08U2OZkGC/vIjOvi35VIhkR6+87
CKWiu4mrZQTVPJ3rOblBCTxFO9eaMTm6hwDDMMEGR+3QttJ5pnLeqQcukJ5CEqNR5/AOsDlzPVH9
X5cTuK/CO4LwCIJyb4ELm+TrCWtNZQoV5Ix42+ugTTRLDBgqFaXQqksiELxAm0LVBJLjgDddhneB
tFtbMKGRZP5+5wP+QqT+EWdDPALNVSBprIkl49NJQy5/HQlWr85EgsragLt0vI63uazXet7mcHEt
fPNhnwte1/icSr2BCXSMkm9ALxT8ksbzNcjUZ63GKGjML2clzp9p5Syyhva5Xn7w048UTYx+kjLd
7M4m5UlzxOBW/CJC/zX0fqoZnukR0mdVE/g3BwncEd2jxdH9dPY1mhxv9KqfUfPqcMn8f2Tap3+D
rPwu+sUZCCaNbntFpDzgEDRom2FtviXIqJPrGPlx/FpBlnGmTRlu5HkgQ5X/W70/prN75aZDzyJa
OYFVjPDsObmorI0XIcVJeKhk+BwpQ70deTEoDvyN5EL4nhAZ9OOdVPp4h07MrNrH8yniyaXsI8tq
h2Ao0SoMJY/KeboQfo8jVFa91KC3ebae/ZIkTA4gPAgTxBYwInf3YFZG8TKnfyFOriPz/gClA4zP
9r0FHa4Uv+9nxsy8DEZWMFenvlbawxBEUvW+qvqYmDFjs6kLiTxnAmC6Zux9AEZmNGh/zjZK6PBl
WG3TCIurlTpkiP+jiGAoX4w8S5xVOQHxsB9gAYEmxAxZZ+7Tn5nIbg9g3+nnK6Y7AbdP1hPizGZW
0q1Vic48zyIgi0yi0HtSX01u3gUUAxb6/QH7gP82NAMa7ntCt41NlD9/rHkTSTFoPI8Ndzjq0SpV
OzQa8WbvznM/t6rPN5poxOhJG9NpYQTIz8FG/xND8qjdphpO6HzYt/41C5tNfHCRY2XDv80GFPhC
NRXQol/JjMe5/MJx7OI2Dd3KdsIFJUUa5RJWnKFfGlMQppk8xGj7g2JYiXkewekqQ6X4eyViV6K4
Z+rLEwJjdwz5wcJS4eBSh+AoMLaKzKHw9wpt9TU2vFihlakUaQOzp7oYgxFXhyKqGBA0Z9dTsFY7
Ofsis/l4mxm8c5m0IWscSdsRC00srP1oZIcJpF7hzeIGjwhAy/KHTXnhmC/Ac73Km5oHfD7sg1XZ
/cYlhT+EttyjgShesFA63zdmFenuEGJ5y306mXxnsg/G6DY/Lh6f8qcnRHIa6mGRRowkDpT8xpyF
WIWvuBxceOq7QcizimzsyGDWpoy+EEPbcFwHLBLVOj6VDGbLnzR2BTGVKLv9SAYuU+H9Fn8nlwok
hw4Qa2LB58gWK5y/QbxwbeZLOfoEpoolUfDARgbDMv9t00aCKQ3vgAVI5KcqItVyZLvy+ppjR8yO
cfULv4ywRwrG3MEgCiqmv/koIyU48mX1cbhbKVDKF8/VRaSkFtxh6P3yt6Qma0Q2NcVtpIviE+vY
KKfAZEiIWWuPKfD8gNo1r39de2oTciZ8Hd0N3Gpe2xRzwtfKxVHdjq3jnUkL+raIfyFv6LjXkD3e
l1JdTCljv0C+W+Kld8sr1DyXU6n68dIypRAm+A7VCU35VPYCQCeBQ9nAOscgN1IEfuPgZqHRTXBZ
C4FoE0oF6eKe9rzneUlm7ojGRCA7JzrSvemQxarpC8gbId7vtNXOfx0Xks31sjRcCO3wkG091v3k
sqJmaijmYWit861a04RdWBa0pKsi5B02OBpD4noPCQAfhpIEHauBfnY5vgKspM5QLlhFK0EJUImy
lAGUgSJQyxaGXWAuLrbteB4K4bhogRbFA85zSLozwljAcyPvSkGJYzM8OnTtEyN74VfWvC8e1KaW
fPyW3ddpLH4qZFNv8fk0ymP3V2v5eZ3xLQA5FGmeZjZIcIJxNO+uNsBD5IDejk8MDEIvQN47pCKm
3z6iL9CEQM5PHJR71nrLfUAP8iaK1FcN1gM/nemi4/ONJoAsgz5gpJRxq7pjrJyGEpFEhLJ1Q74l
u1jGgjyXiqc1apIWNAUKNphNerK4YOphn45/uxGERE3Vo7t+woljBzIx4g+eXF6uZyRkfsqrFJk9
Rta/TPimxIT+1d5NncaAojzYLgaH/Q2gRMzWsOB4WuA4rgD5MXHPqMR1B1fyG8TlV3XXlbkLi0iS
h5L7MhEIQhiKQOK5Abk/lARbh81L3ugIb1iG2pFvyLNFKYK3Y6FsdFfslL7y78nEovCt1/xcOQHc
ADOGtxUfGw3lFQlaN+ZSFmLdYlaPI+jpP+VHXJ9Y0uGR15lXPaLBn9e4TfpvEk6W6BOAxLFS9nIj
w1EtPBSLANLXleZoZgJASqvZkHLPD26x8XcNoxrDsZf5hfrDtksTQGxf7CCBQfHWjDaOBwGvboSD
tLtNDeSJOnz5HHCvqV+UkdkmIXOyCn06rx4MWWHg4/4Otmy1pHZpev8IYBKjT9dCxSiKwhClHMiO
EkiICEXtlMnSPHYMgtlxLBi/PV2z+cH9sDU9LZfptV1uoyOohaYoAjd4B30f0wqO9bhEeCJEmjwf
GXrIu+HdtblCbvawuWzxQfIri+e8CtWAD7VTWWCSdf8+3hXcuXMttoTtLOjb8DeP2nYBhXk9o2Go
NfyZtsF9Q4aJ9cX1o5JgZ3bzCm0rDc4rz4UANNK3NFHThPLRZLIDm4JYfZkR8XLcwxm/kDsf8nmM
+hwRNt6xnHDUwnsrahZYoGVSu0+v/xRNBZlSjgU7wk9YEkyrLKUJkvH3F64k+OK+O00CaUJ8HlcS
pMxyi11zhygWf+8bjqZ3nbc0ZEzpWMKLevmB0sDGfDfq249rHjKqqs2s5xvBC0SxvWchzfkuGAmh
XuQEbMkAkvzPyO4UYHHE9Se0h1THtS/Rmi0Hg6C1iVIfmCUsvCqLEdYBx5gxhouOB4edMMVaI6Ak
PLAeHcHDFnHWeumnrOVwX5BxpSBs4qkqcHS+vhiODT4MwM5QAbXEXto2iB4dmchq3JpEV2Uq6icq
uCut8ALQpR2wthGOcitTYi2lpR5M35wCS2POMbXpew28P3iocbggIE6jL6w6MsP+RqDECxYoZJua
cG43XjtX4Pt6su6awyOoocMY6O7+xd28+jnXF7C/1Y0WUvJPuLE/198TbxECNCcSIcXmd13/tx/u
oDOP9bZ7O2wQl/5ejxDdVbU5duVqfuxQx9kiu1hdGQFNQ771g7f5izKTEWglkbMYni+qZI7Th4DS
85jqOf+Q8X/JNGxUh6F3Sirtgo6cO53IAWKHtLHow0jSZGx38XuOQ7r8KXvOuUo/jmAM1phCNc/Y
1GbX4xC8onVbYu4BWmNH4tREecCpZzd5L7AV+owySusf307qZBF43pgDWa2fANJv8lONMtcyPVss
38ZcXl0VnyvMmFA6E09+ZsYoCUjOBIUIkM1c1C1w3yduyXNQuo/SxNhy2xopKLS/ZYP6h6Jt+N0H
qFrNLRSpQzgl5RxkmZk6z6/oRjOvlpUdpzPKXDqAKoNu4WmRYItHlsadDlgRc2kCB1NHEB0UoTTm
y5Tn0oagyl9epYGFg1F0HZHW7KmvuhH9rQzlEp5x+hNzCj29EppzITDp6Kzm2om7QjJXE5RIFpEB
3O6+eQ0OwYkFAFHgkJc1XAbWxjP8rPglamK8KoDhyfTNwdfrDXo/d/lxwKc0CgQMtlnbAoU9zdCI
rsdtkt8C/p93J00KDGYvDoRyQJtwvnSCizSaEDlS08BodUtOBCYGQloDCaRPkFFSoF7rvKDYsvVJ
KMS8sKmMwnbfGnZYmeXm4LFRXYs8AqshDYHUMSh8ZddSXSbiR2CrKYWFFf4ZLMu+KCV2S33u1a5D
ojjWUC58It9a0rJGMT+4tieL5OdmeGv9XPQOxcdo9JfJJz0rk+QWxqwPLl5vE8BlLbjGdQOztOW5
5Glatk6zD/Bh2VLYiq6NCM6yETInfz5TrCZR6PEyr0JYNEevxMwVYbqsldt6K1/vnJ465UVg2VB6
fG4RUf/bO7xROnJkPlz3iIHioJwsaON7hU/72o4gXKmshAXda6bQFJxOCK+zSmzjubsasqNLIp1n
h4nr/4zsdZSkVODgUYRXrFZyjyNOtBCcD9+vzKmEZU2oSo4ohgMn/yWrvX9ufVQlNxm4rEwuOPue
uEJATJppxUyZI0gu0ge6hNRLDwazbLvtuRfyQ0yLB/RUddF3WkGK2CYdGM8sgtvwowARED4qiP30
vMckv/Kmq4q6laNxGcKcSZqE7lsyaYVg8+HlY+FmFsEQNg+85rCYdvG7eNoBvXs4FQ+LboaWNGvB
+yG532Dl50DOQvRkfiQi6jIe4VZjjWjrnJPkXOCg7Sp2/lqECXnRKq/uNpr2sSxHYspfoXwp/k3o
0uzsdKfobGK6DzlX7wosolpjCdSRNsv+Gh/cRBdJt2YW0atDXFTz6JKJDUZOHEQfDWeCmN7+KPuV
qLwjp8IyQ86wtcGpjKDJ0WmYhR7WpX5GpPGKFYel01d/4YEWGH/n4KykxxgHXci88f1kQcTQ16Gy
LtAREbkXKzZZ2nzvhjDu1KrfobRWpw8qlZhNhdNaS9fdoqburC5bzr9gqtiqGaXgEYB3iGhi34Od
wh2uU8sWaPdiFOv0O2L7un+aAFK1IsI41TTcvCeblwKEM9mA3zP8wcsxZjFXfdmCdNisCO9p68dm
cCDRKZgbOzLeQ3j7mgoPIaFhZKBLfwhsIO2D8CeZVs2jV95eJFBDRmUB5LZjN4+k0jW69jPpc87W
wUsaQeyqoJYLEb1StVHKmhNJo8mY1VLOjxoXbdorJlkv1louCr4EgPY+1ClC8FAGzFMU+rN8NYta
5KiZbZM7CpEzOmXGzcvKMkEVS5zZFqS7sLo2U3+F2tVbL1PL/K4aPXJnO4TabeXg/tu3VLvkQhD/
iHtWMqRa1lCVMhZYMVsF73o0UqE9LypqJtHfT8DCG1omCBBaw+kjq9IKQb2T0mKL2UjjSKjL2WuP
bJKpuYewbAQE1gzAH3+vaLp2JZlFviBlNKGZlyQpv6POAJsp1D/Hq42UqigDfOgIq6/y1kXletEH
ZMGAK1qcRBQgtuIHRBTNwOWTgKfkUM+kwnJY955xHuzLU+7mQcGw4wftkqRIpYqcQZzGpEZywesl
8mubxSGG0tNnDOzxIAoEyFWhLmXgO9rXE6w0pXihWS66FNF90zA13OYKh6HSAk6e4ns2PpzbK5QX
g/dlQtwAmAESBRfUgrQ6lRhehlW8l2nXDzVAqKHZf1xI2bPL0A9V9R5T466JnJtgTbBbQKLjif3W
aiUSMeIamrJu+wKD9BVi3QOtdhDp1UKVB0VFW+9RzIGcb6NH7k00ig7xcZuRVa2YL3V5JMaoNVAF
3DpLZ4wJcxCjagrbQ+jeiRzlqdgFnKfnK2MIvitXEZNKyHRHVZNnRwZpLx+tRZeYFkIvHesj9YGk
eRkN5HSMm9PKAnR1SL4WC3CiJ122lv0Q+XvIbrD3pHXCeIVyfbesJDtWwnXD18ZN4FqULiPE8t++
AFnel2GFFvCZv7PY+edrzIqhHNG7zog3nc8ffrPPeqF+Nknj8oDdQYiQPv5pDwR8+yry7sPoobJO
xQDQWcHwFdN8xeD0HQtwFZJ7l9ycYV/V8BbL6JCKCVo2Xrm71u3Q5kOggcEIJyUTAQong5R9/pGm
Scod2CoZQ/MPEFC8qJ3ByBMAibUW98SQdPkA9Zw0NYCH2BcZRWjYUus3G6nlYK87Vbrqlxjkm380
usQ0cBRVSw5jRY26LylWIJ4lWeEsWkv3DNgB8yF2OWpQKGoqtGmxfh/hDZS98OhaLcZsBMAwpRLd
QPVh5nkXZjj2StYawJ7QY79sPonhGqPa2mk+BZhEBaxmqjOteEr3B7df5uvScCfEkLdPwtbo8qnd
F1gHAzqb8uSeB4KGyfCldwT0OYqpCCOKH95BBd+uiBVo57qrop4mmGGDwgSKr4dXnTiM8W8qh1uu
PalMCqPJxBExm1FGlqeDNZrqJvc8lzaJ+bqDscx/F+8KUq5JfwAksXNWp8T7d5I/2HfSAuCZeovj
idS8CpA0VGOVtQd2v38OMsUhAD72d/G5O918IhWQAD/a2QUVka1vJnMlSXvngyYdpbQe1J6ujZBg
el3JwLehJTOFCavWHVKXpAB0EwhcBtxNhM4pvzUsSgoMC7+Q3QI09Csst5nfBPVUo1Xrbd8eqe2B
dwqrE9sD+2fB+fajpCChEEh3BFinipcTVBVFaFeLTbNzrkmp/JHsdMhZeZmiiC87+K25gMdt9bBJ
CpBceFT85dymxGz+wrAB1KaTST5MwuxlReywRTjjgxQxpaAaVK1QluyB6i0S+YwkNaGT7dyb5Eu5
zhq6CXfGwdDBP8CWMCPkDc4lNbEy7GHxm97e7dHd31SclRaf5PLExqagJYKvXAaCCEL76PrCvPYE
LS1aYaFTjKk0UjjPraHntaYU+jA+BDZtk2V1zz/LOYS0iNWmt0Dij1A+F4nvZBs6XISFm4kxshNy
Ak8dImLrbOKs19XM7Cj88WzOmnhPJC1fPm5NYEctCLFiODOmwPdIA6DIpHnqytCNKrBH4oAsvVk6
P7+KcebDF7HIiFj1dP8VbG4yCuZsB3TU78sif79AO4naYyF5HopvYAwkHCxZ56rOZPyQ8tF4iO5M
LyIEFya+zEt1AZPyJ2NnXl+/6mSPsRv+4pDMsouckpiwF2DB7lG8sfEPRURwzkQ+ZLh8HnuYYBVv
DcdGhapKo3hrfw6W2kBpocQxgPcLUZwcekUdyN7XbRZJFYb6iLMpIK5FDw/+r8EmXGO775J2dQv6
MOiuWHvBNqfQkehXduoi5YyHZ6DOSXYv7ZkDwLkkexWxh5LmO+uolmxrljerdebxtA08xGoBp6sL
28uSr3xkmo1KwVk90SXt1sREU0X7ou5sai73g6LqLMjP3AXJqNuN/oA7iamNeVhXGPPkdnGT89i7
6S7EKcLbit6Pizqt4fGA0oVcnwd9vlZrKsnAtjbZUrjNEGCKBU8mDPvt7MU6biFbSJhfuuWnh9nC
t+1ZJ9U9EzFImZcn/R0YK29cGY5kP19+pKm72yCannx1UQn03LrJeElUAI9VJVEMWGn90T+yJhYl
XBm5+jsrIdbejwEnhYSuFQsFiItUm43rrvQFK3EdPnNrPbcSzTRax1QKqSDXMZy2qMPg0U61ypXS
Vjqj2HMFCVa8CfEygyiIF4+Zc/R1tdQJhVszKXKT3aiJqnnmnE3iPGPGm3b0q4MdI+5v/nIgpFh2
f2MiNvdxNLLyHmE+H3qtjsTLpFw/PgOLmZpI/hRF0z8SMUjl+Yb3HxRWBH9x4yrj0NfqYWfdqW3B
1xoDPa1yArlsYC2yaOd2f6u1j/NaoaHZ4aF1EcPUo9Cbgx7PtSQrUMcxbOFoQCyZb/Soh6P/7IiS
ae4DftB/EOWSOK3dkct3WB3t6as2Ct2PejSpUpVQ3CoI4wRQPYycrGS/iR3wHgr3FwClpL24DCtr
CEjyl8Wm7tXmHMecy2eTQN46FL/K/2Neb8uc37BzZvnlAigBmpc6We4thPDvFOwWI1P1iTrwL9T9
Dgxb0Iweyfbd1HaNDQjN5V1kxPUkix+D0bqs9v6LDJK6zTtzOStJlWlsqalRN8wnW3JqZY1qW0He
64sQ+BcuptH2eH4U1thcWSGDsS6HuWg8slNaVosadlhJnHKOYJ4yG11qN5pl36bMxrfyJRBvfUHN
eB23xUzKz6PEViEYb9Q8HRhN0oAjHnuMVgZdIdznmzccWtVBkYrNfcBgtKrSIEQY+Z3XFV7Ubys1
ClStpMvhHKqFSCgP2PxwwICT0i2REgTaXnXE+3eAk8Abw7cxm14Qs0iJNywRYvJiFcI+Pudae1Mk
6FICWinod/T4b46bBCJiLRYmGCkHssQIkCXB6ZC3RGP7CnnKLrYaEsxWvR4LypNAxWKlm03AMYjW
KAhKNSwXlhx+MbzZi33sc0vanxk177msKDZs1vBHKoQxtAsGWlLv6MU+kX9XLreeUR6+kDYpDlU8
9qT5jQVIexl6unlYRCluC4oSQY0YpDOrLVT6wYVlY9RebPEMnfCoe58QxW8am2d6F9x53eZV51GM
3rgm2cseH1Yr4Eg=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
