// Seed: 3199875262
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  tri1  id_3
);
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    output tri id_8,
    output supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    output wor id_14,
    input wand id_15,
    output supply1 id_16,
    input uwire id_17,
    input tri id_18,
    input supply1 id_19
);
  assign id_16 = 1;
  module_0(
      id_14, id_1, id_11, id_4
  );
endmodule
