begin_mod SNPUF (num n, num k, vec c, bit en)
	parallel i=1 to k do
		y[i] = SPUF(n,c,en);
	end_parallel
	snpuf_out = 1;
	serial i=1 to k/2 do
		i2 = i+k/2;
		z[i] = y[i] & y[i2];
		snpuf_out = snpuf_out XOR z[i];
	end_serial
	return ( bit snpuf_out );
end_mod SNPUF

begin_mod SPUF (num n, vec c, bit en)
	y1 = APUF(n,c,en);
	n2 = n/2;
	c_shift = SHIFREG(c,n,n2);
	y2 = APUF(n,c_shift,en);
	spuf_out = y1 XOR y2;
	return ( bit spuf_out );
end_mod SPUF
	
begin_mod APUF (num n, vec c, bit en)
	<t,b> = DELAY_CHAIN(n,c,en);
	apuf_out = ARBITER(t,b);
	return (bit apuf_out);
end_mod APUF

begin_mod DELAY_CHAIN (num n,vec c,bit en)
	t = en;
	b = en;
	serial i=1 to n do
		<t,b> = SWITCH_2X2 (<t,b>,ci);
	end_serial
	return (vec<t,b>);
end_mod DELAY_CHAIN

begin_mod SWITCH_2X2 (bit t_in, bit b_in, bit c_in) 
	top_out = MUX_2X1(t_in, b_in, c_in);
	bot_out = MUX_2X1(b_in, t_in, c_in);
	return (vec <top_out, bot_out>);
end_mod SWITCH_2X2

begin_mod SHIFTREG (vec c, num n, num k)
	c_shift = c;
	parallel i=1 to n do
		j = (i+k);
		j = j%n;
		c_shift[j] = c[i];
	end_parallel
	return (vec c_shift);
end_mod SHIFTREG