Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon May  2 10:37:10 2022
| Host         : PC-096 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.616        0.000                      0                  220        0.176        0.000                      0                  220        9.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.616        0.000                      0                  220        0.176        0.000                      0                  220        9.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.616ns  (required time - arrival time)
  Source:                 ce_gen_2/clk_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/clk_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.890ns (20.230%)  route 3.509ns (79.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.738     5.372    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_2/clk_sig_reg[1]/Q
                         net (fo=2, routed)           0.821     6.711    ce_gen_2/clk_sig_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  ce_gen_2/clk_sig[26]_i_6/O
                         net (fo=1, routed)           1.200     8.035    ce_gen_2/clk_sig[26]_i_6_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.159 r  ce_gen_2/clk_sig[26]_i_2/O
                         net (fo=27, routed)          1.488     9.648    ce_gen_2/clk_sig[26]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.772 r  ce_gen_2/clk_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     9.772    ce_gen_2/clk_sig[1]
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.562    24.920    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[1]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.077    25.388    ce_gen_2/clk_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         25.388    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                 15.616    

Slack (MET) :             15.631ns  (required time - arrival time)
  Source:                 ce_gen_2/clk_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/clk_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.916ns (20.698%)  route 3.509ns (79.302%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.738     5.372    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_2/clk_sig_reg[1]/Q
                         net (fo=2, routed)           0.821     6.711    ce_gen_2/clk_sig_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  ce_gen_2/clk_sig[26]_i_6/O
                         net (fo=1, routed)           1.200     8.035    ce_gen_2/clk_sig[26]_i_6_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.159 r  ce_gen_2/clk_sig[26]_i_2/O
                         net (fo=27, routed)          1.488     9.648    ce_gen_2/clk_sig[26]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.150     9.798 r  ce_gen_2/clk_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     9.798    ce_gen_2/clk_sig[3]
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.562    24.920    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[3]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.118    25.429    ce_gen_2/clk_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         25.429    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                 15.631    

Slack (MET) :             15.662ns  (required time - arrival time)
  Source:                 ce_gen_2/clk_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/clk_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.890ns (20.422%)  route 3.468ns (79.578%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.738     5.372    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_2/clk_sig_reg[1]/Q
                         net (fo=2, routed)           0.821     6.711    ce_gen_2/clk_sig_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  ce_gen_2/clk_sig[26]_i_6/O
                         net (fo=1, routed)           1.200     8.035    ce_gen_2/clk_sig[26]_i_6_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.159 r  ce_gen_2/clk_sig[26]_i_2/O
                         net (fo=27, routed)          1.447     9.606    ce_gen_2/clk_sig[26]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.730 r  ce_gen_2/clk_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     9.730    ce_gen_2/clk_sig[2]
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.562    24.920    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[2]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.081    25.392    ce_gen_2/clk_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         25.392    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 15.662    

Slack (MET) :             15.673ns  (required time - arrival time)
  Source:                 ce_gen_2/clk_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_2/clk_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.916ns (20.894%)  route 3.468ns (79.106%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.738     5.372    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_2/clk_sig_reg[1]/Q
                         net (fo=2, routed)           0.821     6.711    ce_gen_2/clk_sig_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  ce_gen_2/clk_sig[26]_i_6/O
                         net (fo=1, routed)           1.200     8.035    ce_gen_2/clk_sig[26]_i_6_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.159 r  ce_gen_2/clk_sig[26]_i_2/O
                         net (fo=27, routed)          1.447     9.606    ce_gen_2/clk_sig[26]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.150     9.756 r  ce_gen_2/clk_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     9.756    ce_gen_2/clk_sig[4]
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.562    24.920    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  ce_gen_2/clk_sig_reg[4]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.118    25.429    ce_gen_2/clk_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         25.429    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                 15.673    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.828ns (21.832%)  route 2.965ns (78.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[12]/Q
                         net (fo=2, routed)           0.680     6.507    ce_gen_i/clk_sig[12]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  ce_gen_i/clk_sig[18]_i_5/O
                         net (fo=1, routed)           0.811     7.443    ce_gen_i/clk_sig[18]_i_5_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.567 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.667     8.234    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  ce_gen_i/clk_sig[18]_i_1__0/O
                         net (fo=19, routed)          0.806     9.164    ce_gen_i/clk_sig[18]_i_1__0_n_0
    SLICE_X36Y59         FDRE                                         r  ce_gen_i/clk_sig_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560    24.918    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  ce_gen_i/clk_sig_reg[17]/C
                         clock pessimism              0.428    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.429    24.855    ce_gen_i/clk_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.828ns (21.832%)  route 2.965ns (78.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[12]/Q
                         net (fo=2, routed)           0.680     6.507    ce_gen_i/clk_sig[12]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  ce_gen_i/clk_sig[18]_i_5/O
                         net (fo=1, routed)           0.811     7.443    ce_gen_i/clk_sig[18]_i_5_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.567 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.667     8.234    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  ce_gen_i/clk_sig[18]_i_1__0/O
                         net (fo=19, routed)          0.806     9.164    ce_gen_i/clk_sig[18]_i_1__0_n_0
    SLICE_X36Y59         FDRE                                         r  ce_gen_i/clk_sig_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560    24.918    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  ce_gen_i/clk_sig_reg[18]/C
                         clock pessimism              0.428    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.429    24.855    ce_gen_i/clk_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.834ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.681%)  route 2.823ns (77.319%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[12]/Q
                         net (fo=2, routed)           0.680     6.507    ce_gen_i/clk_sig[12]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  ce_gen_i/clk_sig[18]_i_5/O
                         net (fo=1, routed)           0.811     7.443    ce_gen_i/clk_sig[18]_i_5_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.567 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.667     8.234    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  ce_gen_i/clk_sig[18]_i_1__0/O
                         net (fo=19, routed)          0.664     9.022    ce_gen_i/clk_sig[18]_i_1__0_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[13]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 15.834    

Slack (MET) :             15.834ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.681%)  route 2.823ns (77.319%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[12]/Q
                         net (fo=2, routed)           0.680     6.507    ce_gen_i/clk_sig[12]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  ce_gen_i/clk_sig[18]_i_5/O
                         net (fo=1, routed)           0.811     7.443    ce_gen_i/clk_sig[18]_i_5_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.567 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.667     8.234    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  ce_gen_i/clk_sig[18]_i_1__0/O
                         net (fo=19, routed)          0.664     9.022    ce_gen_i/clk_sig[18]_i_1__0_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[14]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 15.834    

Slack (MET) :             15.834ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.681%)  route 2.823ns (77.319%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[12]/Q
                         net (fo=2, routed)           0.680     6.507    ce_gen_i/clk_sig[12]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  ce_gen_i/clk_sig[18]_i_5/O
                         net (fo=1, routed)           0.811     7.443    ce_gen_i/clk_sig[18]_i_5_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.567 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.667     8.234    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  ce_gen_i/clk_sig[18]_i_1__0/O
                         net (fo=19, routed)          0.664     9.022    ce_gen_i/clk_sig[18]_i_1__0_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[15]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 15.834    

Slack (MET) :             15.834ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.681%)  route 2.823ns (77.319%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[12]/Q
                         net (fo=2, routed)           0.680     6.507    ce_gen_i/clk_sig[12]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  ce_gen_i/clk_sig[18]_i_5/O
                         net (fo=1, routed)           0.811     7.443    ce_gen_i/clk_sig[18]_i_5_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.567 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.667     8.234    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  ce_gen_i/clk_sig[18]_i_1__0/O
                         net (fo=19, routed)          0.664     9.022    ce_gen_i/clk_sig[18]_i_1__0_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[16]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 15.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ce_gen_2/ce_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_i/cnt_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.463    ce_gen_2/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  ce_gen_2/ce_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  ce_gen_2/ce_out_reg/Q
                         net (fo=1, routed)           0.082     1.709    FSM_i/cnt_sig_reg_0
    SLICE_X39Y58         FDRE                                         r  FSM_i/cnt_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.855     1.980    FSM_i/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  FSM_i/cnt_sig_reg/C
                         clock pessimism             -0.504     1.476    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.057     1.533    FSM_i/cnt_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gen_btn_in[2].btn_in_inst/debouncer_i/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.465    gen_btn_in[2].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  gen_btn_in[2].btn_in_inst/debouncer_i/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  gen_btn_in[2].btn_in_inst/debouncer_i/btn_out_reg/Q
                         net (fo=3, routed)           0.121     1.727    gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg_0
    SLICE_X41Y58         FDRE                                         r  gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.982    gen_btn_in[2].btn_in_inst/edge_detector_i/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.072     1.537    gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gen_btn_in[1].btn_in_inst/debouncer_i/shreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[1].btn_in_inst/debouncer_i/shreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.463    gen_btn_in[1].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  gen_btn_in[1].btn_in_inst/debouncer_i/shreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  gen_btn_in[1].btn_in_inst/debouncer_i/shreg_reg[2]/Q
                         net (fo=2, routed)           0.127     1.731    gen_btn_in[1].btn_in_inst/debouncer_i/shreg[2]
    SLICE_X38Y57         FDRE                                         r  gen_btn_in[1].btn_in_inst/debouncer_i/shreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.855     1.980    gen_btn_in[1].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  gen_btn_in[1].btn_in_inst/debouncer_i/shreg_reg[3]/C
                         clock pessimism             -0.504     1.476    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.063     1.539    gen_btn_in[1].btn_in_inst/debouncer_i/shreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gen_btn_in[3].btn_in_inst/debouncer_i/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.586     1.464    gen_btn_in[3].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  gen_btn_in[3].btn_in_inst/debouncer_i/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  gen_btn_in[3].btn_in_inst/debouncer_i/btn_out_reg/Q
                         net (fo=3, routed)           0.127     1.732    gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg_0
    SLICE_X39Y54         FDRE                                         r  gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.856     1.981    gen_btn_in[3].btn_in_inst/edge_detector_i/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.066     1.530    gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.564%)  route 0.110ns (34.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.465    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=11, routed)          0.110     1.739    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.784 r  seg_disp_driver_i/disp_dig_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.784    seg_disp_driver_i/disp_dig_s[4]
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.982    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.092     1.570    seg_disp_driver_i/disp_dig_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.359%)  route 0.111ns (34.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.465    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=11, routed)          0.111     1.740    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  seg_disp_driver_i/disp_dig_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    seg_disp_driver_i/disp_dig_s[3]
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.982    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.091     1.569    seg_disp_driver_i/disp_dig_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[2].btn_in_inst/edge_detector_i/edge_pos_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.465    gen_btn_in[2].btn_in_inst/edge_detector_i/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  gen_btn_in[2].btn_in_inst/edge_detector_i/sig_in_prev_reg/Q
                         net (fo=1, routed)           0.139     1.745    gen_btn_in[2].btn_in_inst/debouncer_i/sig_in_prev
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.049     1.794 r  gen_btn_in[2].btn_in_inst/debouncer_i/edge_pos_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    gen_btn_in[2].btn_in_inst/edge_detector_i/edge_pos0
    SLICE_X41Y58         FDRE                                         r  gen_btn_in[2].btn_in_inst/edge_detector_i/edge_pos_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.982    gen_btn_in[2].btn_in_inst/edge_detector_i/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  gen_btn_in[2].btn_in_inst/edge_detector_i/edge_pos_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.107     1.572    gen_btn_in[2].btn_in_inst/edge_detector_i/edge_pos_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.589     1.467    gen_btn_in[0].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/Q
                         net (fo=1, routed)           0.172     1.780    gen_btn_in[0].btn_in_inst/debouncer_i/D[0]
    SLICE_X41Y55         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.858     1.983    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.070     1.552    gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 gen_btn_in[2].btn_in_inst/sync_reg_i/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[2].btn_in_inst/debouncer_i/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.626%)  route 0.175ns (55.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.589     1.467    gen_btn_in[2].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  gen_btn_in[2].btn_in_inst/sync_reg_i/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  gen_btn_in[2].btn_in_inst/sync_reg_i/sig_out_reg/Q
                         net (fo=1, routed)           0.175     1.783    gen_btn_in[2].btn_in_inst/debouncer_i/D[0]
    SLICE_X41Y55         FDRE                                         r  gen_btn_in[2].btn_in_inst/debouncer_i/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.858     1.983    gen_btn_in[2].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  gen_btn_in[2].btn_in_inst/debouncer_i/shreg_reg[0]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.066     1.548    gen_btn_in[2].btn_in_inst/debouncer_i/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_i/FSM_sequential_pres_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_i/FSM_sequential_pres_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.030%)  route 0.116ns (31.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.465    FSM_i/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  FSM_i/FSM_sequential_pres_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  FSM_i/FSM_sequential_pres_state_reg[0]/Q
                         net (fo=9, routed)           0.116     1.729    FSM_i/pres_state[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I4_O)        0.098     1.827 r  FSM_i/FSM_sequential_pres_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.827    FSM_i/next_state__0[3]
    SLICE_X42Y57         FDRE                                         r  FSM_i/FSM_sequential_pres_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.982    FSM_i/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  FSM_i/FSM_sequential_pres_state_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     1.586    FSM_i/FSM_sequential_pres_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58    FSM_i/cnt_rst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y58    FSM_i/cnt_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y60    FSM_i/led_o_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y61    FSM_i/led_o_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y60    FSM_i/led_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    FSM_i/cnt_rst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y61    FSM_i/led_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y55    ce_gen_2/clk_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y55    ce_gen_2/clk_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y55    ce_gen_2/clk_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y55    ce_gen_2/clk_sig_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    FSM_i/FSM_sequential_pres_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    FSM_i/cnt_rst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    gen_btn_in[1].btn_in_inst/debouncer_i/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    gen_btn_in[1].btn_in_inst/edge_detector_i/sig_in_prev_reg/C



