m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vfull_adder_1_bit
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1632321436
!i10b 1
!s100 ieh@9PCKJ_G3oicC9U_;R0
IZf6odW1nT^nPbid8C4cao1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 full_adder_1_bit_sv_unit
S1
Z3 dC:/LELEC2531/LAB1/Simulation
w1632142187
8C:/LELEC2531/LAB1/hdl/full_adder_1_bit.sv
FC:/LELEC2531/LAB1/hdl/full_adder_1_bit.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1632321436.000000
!s107 C:/LELEC2531/LAB1/hdl/full_adder_1_bit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/LELEC2531/LAB1/hdl/full_adder_1_bit.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vfull_adder_4_bit
R0
R1
!i10b 1
!s100 m?L??hW?I[zKE]^mESLPa1
I3Q^J0P=ojG[lf?MNLBPJi2
R2
!s105 full_adder_4_bit_sv_unit
S1
R3
w1632142188
8C:/LELEC2531/LAB1/hdl/full_adder_4_bit.sv
FC:/LELEC2531/LAB1/hdl/full_adder_4_bit.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/LELEC2531/LAB1/hdl/full_adder_4_bit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/LELEC2531/LAB1/hdl/full_adder_4_bit.sv|
!i113 1
R6
R7
vtest_fulladder_4bit
R0
R1
!i10b 1
!s100 dSUUK3`:mHfECN`=TRG7=2
IACBn=8Njc2befD`0LC:d13
R2
!s105 test_fulladder_4bit_sv_unit
S1
R3
w1632145606
8C:/LELEC2531/LAB1/Testbenches/test_fulladder_4bit.sv
FC:/LELEC2531/LAB1/Testbenches/test_fulladder_4bit.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/LELEC2531/LAB1/Testbenches/test_fulladder_4bit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/LELEC2531/LAB1/Testbenches/test_fulladder_4bit.sv|
!i113 1
R6
R7
