verilog xil_defaultlib  \
"../../../../Lab5_Pipeline_CPU.srcs/sources_1/ip/data_mem/sim/data_mem.v" \

verilog xil_defaultlib "glbl.v"

nosort
