

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Sun May 19 04:58:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_104 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_105 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_106 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read58" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_107 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_108 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read56" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_109 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_110 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read54" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_111 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_112 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read52" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_113 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read50111 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read50" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read50111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_114 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_115 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read48" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_116 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_117 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_118 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_119 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_120 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_121 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_122 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read40101 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read40101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_123 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_124 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_125 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_126 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_127 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_128 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_129 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_130 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_131 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read3091 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'read' 'p_read3091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_132 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 36 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_133 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 37 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_134 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 38 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_135 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 39 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_136 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 40 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_137 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 41 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_138 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 42 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_139 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 43 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_140 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 44 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read2081 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 45 'read' 'p_read2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_141 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 46 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_142 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 47 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_143 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 48 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_144 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_145 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 50 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_146 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_147 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_148 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 53 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_149 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 54 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read1071 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 55 'read' 'p_read1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read970 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 56 'read' 'p_read970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read869 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 57 'read' 'p_read869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read768 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 58 'read' 'p_read768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read667 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 59 'read' 'p_read667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read566 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 60 'read' 'p_read566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read465 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 61 'read' 'p_read465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read364 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 62 'read' 'p_read364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read263 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 63 'read' 'p_read263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read162 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 64 'read' 'p_read162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read61 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 65 'read' 'p_read61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %p_read61"   --->   Operation 66 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1273_210 = zext i6 %p_read61"   --->   Operation 67 'zext' 'zext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1273_211 = zext i6 %p_read61"   --->   Operation 68 'zext' 'zext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1273_212 = zext i6 %p_read61"   --->   Operation 69 'zext' 'zext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read61, i3 0"   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1273_213 = zext i9 %shl_ln"   --->   Operation 71 'zext' 'zext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read61, i1 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1273_214 = zext i7 %shl_ln1273_s"   --->   Operation 73 'zext' 'zext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1273_215 = zext i7 %shl_ln1273_s"   --->   Operation 74 'zext' 'zext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.71ns)   --->   "%r_V = add i10 %zext_ln1273_213, i10 %zext_ln1273_215"   --->   Operation 75 'add' 'r_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.71ns)   --->   "%r_V_203 = sub i10 %zext_ln1273_215, i10 %zext_ln1273_213"   --->   Operation 77 'sub' 'r_V_203' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_203, i32 1, i32 9"   --->   Operation 78 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i9 %trunc_ln2"   --->   Operation 79 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%r_V_204 = mul i11 %zext_ln1273_211, i11 23"   --->   Operation 80 'mul' 'r_V_204' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_204, i32 1, i32 10"   --->   Operation 81 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i10 %mult_V"   --->   Operation 82 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read61, i2 0"   --->   Operation 83 'bitconcatenate' 'shl_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1273_216 = zext i8 %shl_ln1273_70"   --->   Operation 84 'zext' 'zext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1273_217 = zext i8 %shl_ln1273_70"   --->   Operation 85 'zext' 'zext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.70ns)   --->   "%r_V_205 = add i9 %zext_ln1273_217, i9 %zext_ln1273_212"   --->   Operation 86 'add' 'r_V_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_205, i32 1, i32 8"   --->   Operation 87 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %mult_V_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 88 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read61, i4 0"   --->   Operation 89 'bitconcatenate' 'shl_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1273_218 = zext i10 %shl_ln1273_71"   --->   Operation 90 'zext' 'zext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.72ns)   --->   "%r_V_206 = sub i11 %zext_ln1273_218, i11 %zext_ln1273_216"   --->   Operation 91 'sub' 'r_V_206' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_206, i32 1, i32 10"   --->   Operation 92 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.23ns)   --->   "%r_V_207 = mul i11 %zext_ln1273_211, i11 2037"   --->   Operation 93 'mul' 'r_V_207' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_207, i32 1, i32 10"   --->   Operation 94 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%sub_ln1273 = sub i9 0, i9 %zext_ln1273_217"   --->   Operation 95 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %sub_ln1273"   --->   Operation 96 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.71ns)   --->   "%r_V_208 = sub i10 %sext_ln1273, i10 %zext_ln1273_210"   --->   Operation 97 'sub' 'r_V_208' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln818_79 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_208, i32 1, i32 9"   --->   Operation 98 'partselect' 'trunc_ln818_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i9 %trunc_ln818_79"   --->   Operation 99 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i9 %trunc_ln818_79"   --->   Operation 100 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read61, i5 0"   --->   Operation 101 'bitconcatenate' 'shl_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1273_219 = zext i11 %shl_ln1273_72"   --->   Operation 102 'zext' 'zext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.73ns)   --->   "%r_V_209 = sub i12 0, i12 %zext_ln1273_219"   --->   Operation 103 'sub' 'r_V_209' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_209, i32 1, i32 11"   --->   Operation 104 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.71ns)   --->   "%r_V_210 = add i10 %zext_ln1273_213, i10 %zext_ln1273_210"   --->   Operation 105 'add' 'r_V_210' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_210, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 106 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.70ns)   --->   "%r_V_211 = sub i9 %zext_ln1273_217, i9 %zext_ln1273_212"   --->   Operation 107 'sub' 'r_V_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_211, i32 1, i32 8"   --->   Operation 108 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.71ns)   --->   "%r_V_212 = sub i10 %zext_ln1273_213, i10 %zext_ln1273_210"   --->   Operation 109 'sub' 'r_V_212' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_212, i32 1, i32 9"   --->   Operation 110 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.71ns)   --->   "%sub_ln1273_101 = sub i10 0, i10 %zext_ln1273_213"   --->   Operation 111 'sub' 'sub_ln1273_101' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i10 %sub_ln1273_101"   --->   Operation 112 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.72ns)   --->   "%r_V_213 = sub i11 %sext_ln1273_20, i11 %zext_ln1273_214"   --->   Operation 113 'sub' 'r_V_213' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln818_80 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_213, i32 1, i32 10"   --->   Operation 114 'partselect' 'trunc_ln818_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i10 %trunc_ln818_80"   --->   Operation 115 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.73ns)   --->   "%r_V_214 = sub i12 %zext_ln1273_219, i12 %zext_ln1273"   --->   Operation 116 'sub' 'r_V_214' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_115 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_214, i32 1, i32 11"   --->   Operation 117 'partselect' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln818_31 = zext i11 %mult_V_115"   --->   Operation 118 'zext' 'zext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1273_220 = zext i6 %p_read162"   --->   Operation 119 'zext' 'zext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1273_221 = zext i6 %p_read162"   --->   Operation 120 'zext' 'zext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read162, i3 0"   --->   Operation 121 'bitconcatenate' 'shl_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1273_222 = zext i9 %shl_ln1273_73"   --->   Operation 122 'zext' 'zext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read162, i1 0"   --->   Operation 123 'bitconcatenate' 'shl_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1273_223 = zext i7 %shl_ln1273_74"   --->   Operation 124 'zext' 'zext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.71ns)   --->   "%r_V_215 = sub i10 %zext_ln1273_223, i10 %zext_ln1273_222"   --->   Operation 125 'sub' 'r_V_215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln818_81 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_215, i32 1, i32 9"   --->   Operation 126 'partselect' 'trunc_ln818_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i9 %trunc_ln818_81"   --->   Operation 127 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read162, i4 0"   --->   Operation 128 'bitconcatenate' 'shl_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1273_224 = zext i10 %shl_ln1273_75"   --->   Operation 129 'zext' 'zext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.72ns)   --->   "%r_V_216 = sub i11 %zext_ln1273_220, i11 %zext_ln1273_224"   --->   Operation 130 'sub' 'r_V_216' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln818_82 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_216, i32 1, i32 10"   --->   Operation 131 'partselect' 'trunc_ln818_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i10 %trunc_ln818_82"   --->   Operation 132 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.71ns)   --->   "%r_V_217 = add i10 %zext_ln1273_222, i10 %zext_ln1273_221"   --->   Operation 133 'add' 'r_V_217' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_217, i32 1, i32 9"   --->   Operation 134 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln818_32 = zext i9 %mult_V_116"   --->   Operation 135 'zext' 'zext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read162, i32 1, i32 5"   --->   Operation 136 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln818_33 = zext i5 %mult_V_117"   --->   Operation 137 'zext' 'zext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1273_225 = zext i6 %p_read263"   --->   Operation 138 'zext' 'zext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1273_226 = zext i6 %p_read263"   --->   Operation 139 'zext' 'zext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1273_227 = zext i6 %p_read263"   --->   Operation 140 'zext' 'zext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1273_228 = zext i6 %p_read263"   --->   Operation 141 'zext' 'zext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read263, i1 0"   --->   Operation 142 'bitconcatenate' 'shl_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1273_229 = zext i7 %shl_ln1273_76"   --->   Operation 143 'zext' 'zext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.70ns)   --->   "%r_V_218 = sub i8 0, i8 %zext_ln1273_229"   --->   Operation 144 'sub' 'r_V_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln818_83 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_218, i32 1, i32 7"   --->   Operation 145 'partselect' 'trunc_ln818_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i7 %trunc_ln818_83"   --->   Operation 146 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read263, i2 0"   --->   Operation 147 'bitconcatenate' 'shl_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1273_230 = zext i8 %shl_ln1273_77"   --->   Operation 148 'zext' 'zext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.70ns)   --->   "%r_V_219 = sub i9 %zext_ln1273_227, i9 %zext_ln1273_230"   --->   Operation 149 'sub' 'r_V_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln818_84 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_219, i32 1, i32 8"   --->   Operation 150 'partselect' 'trunc_ln818_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i8 %trunc_ln818_84"   --->   Operation 151 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read263, i3 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1273_231 = zext i9 %shl_ln1273_78"   --->   Operation 153 'zext' 'zext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.71ns)   --->   "%r_V_220 = add i10 %zext_ln1273_231, i10 %zext_ln1273_226"   --->   Operation 154 'add' 'r_V_220' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_220, i32 1, i32 9"   --->   Operation 155 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read263, i4 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1273_232 = zext i10 %shl_ln1273_79"   --->   Operation 157 'zext' 'zext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.72ns)   --->   "%r_V_221 = sub i11 %zext_ln1273_232, i11 %zext_ln1273_225"   --->   Operation 158 'sub' 'r_V_221' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_221, i32 1, i32 10"   --->   Operation 159 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.23ns)   --->   "%r_V_222 = mul i10 %zext_ln1273_226, i10 13"   --->   Operation 160 'mul' 'r_V_222' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_222, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 161 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.70ns)   --->   "%r_V_223 = sub i7 0, i7 %zext_ln1273_228"   --->   Operation 162 'sub' 'r_V_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln818_85 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_223, i32 1, i32 6"   --->   Operation 163 'partselect' 'trunc_ln818_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln17_49 = sext i6 %trunc_ln818_85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 164 'sext' 'sext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln818_7 = sext i6 %trunc_ln818_85"   --->   Operation 165 'sext' 'sext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read263, i32 1, i32 5"   --->   Operation 166 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln818_36 = zext i5 %mult_V_120"   --->   Operation 167 'zext' 'zext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1273_233 = zext i8 %shl_ln1273_77"   --->   Operation 168 'zext' 'zext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.72ns)   --->   "%r_V_224 = sub i11 %zext_ln1273_232, i11 %zext_ln1273_233"   --->   Operation 169 'sub' 'r_V_224' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_224, i32 1, i32 10"   --->   Operation 170 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln818_8 = sext i10 %mult_V_121"   --->   Operation 171 'sext' 'sext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln818_37 = zext i11 %sext_ln818_8"   --->   Operation 172 'zext' 'zext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.70ns)   --->   "%r_V_225 = sub i9 %zext_ln1273_230, i9 %zext_ln1273_227"   --->   Operation 173 'sub' 'r_V_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_225, i32 1, i32 8"   --->   Operation 174 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.70ns)   --->   "%r_V_226 = sub i9 0, i9 %zext_ln1273_230"   --->   Operation 175 'sub' 'r_V_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln818_86 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_226, i32 1, i32 8"   --->   Operation 176 'partselect' 'trunc_ln818_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i8 %trunc_ln818_86" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 177 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i6 %p_read364"   --->   Operation 178 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1273_234 = zext i6 %p_read364"   --->   Operation 179 'zext' 'zext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1273_235 = zext i6 %p_read364"   --->   Operation 180 'zext' 'zext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1273_236 = zext i6 %p_read364"   --->   Operation 181 'zext' 'zext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%r_V_227 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read364, i3 0"   --->   Operation 182 'bitconcatenate' 'r_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i9 %r_V_227"   --->   Operation 183 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read364, i2 0"   --->   Operation 184 'bitconcatenate' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln17_63 = zext i8 %mult_V_123" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 185 'zext' 'zext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read364, i4 0"   --->   Operation 186 'bitconcatenate' 'shl_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1273_237 = zext i10 %shl_ln1273_80"   --->   Operation 187 'zext' 'zext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.72ns)   --->   "%sub_ln1273_111 = sub i11 0, i11 %zext_ln1273_237"   --->   Operation 188 'sub' 'sub_ln1273_111' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i11 %sub_ln1273_111"   --->   Operation 189 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1273_238 = zext i8 %mult_V_123"   --->   Operation 190 'zext' 'zext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1273_239 = zext i8 %mult_V_123"   --->   Operation 191 'zext' 'zext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.73ns)   --->   "%r_V_228 = sub i12 %sext_ln1273_21, i12 %zext_ln1273_238"   --->   Operation 192 'sub' 'r_V_228' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_228, i32 1, i32 11"   --->   Operation 193 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln17_50 = sext i11 %mult_V_124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 194 'sext' 'sext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.23ns)   --->   "%r_V_229 = mul i12 %zext_ln1273_29, i12 4073"   --->   Operation 195 'mul' 'r_V_229' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_229, i32 1, i32 11"   --->   Operation 196 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln17_51 = sext i11 %mult_V_125" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 197 'sext' 'sext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.70ns)   --->   "%r_V_230 = sub i9 %zext_ln1273_236, i9 %zext_ln1273_239"   --->   Operation 198 'sub' 'r_V_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln818_87 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_230, i32 1, i32 8"   --->   Operation 199 'partselect' 'trunc_ln818_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read364, i1 0"   --->   Operation 200 'bitconcatenate' 'shl_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1273_240 = zext i7 %shl_ln1273_81"   --->   Operation 201 'zext' 'zext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1273_241 = zext i7 %shl_ln1273_81"   --->   Operation 202 'zext' 'zext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1273_242 = zext i7 %shl_ln1273_81"   --->   Operation 203 'zext' 'zext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.71ns)   --->   "%r_V_231 = add i10 %zext_ln1270, i10 %zext_ln1273_242"   --->   Operation 204 'add' 'r_V_231' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_126 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_231, i32 1, i32 9"   --->   Operation 205 'partselect' 'mult_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.72ns)   --->   "%r_V_232 = sub i11 %zext_ln1273_237, i11 %zext_ln1273_241"   --->   Operation 206 'sub' 'r_V_232' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln818_88 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_232, i32 1, i32 10"   --->   Operation 207 'partselect' 'trunc_ln818_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i10 %trunc_ln818_88"   --->   Operation 208 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1273_243 = zext i11 %sext_ln1273_83"   --->   Operation 209 'zext' 'zext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.72ns)   --->   "%r_V_233 = add i11 %zext_ln1273_237, i11 %zext_ln1273_234"   --->   Operation 210 'add' 'r_V_233' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_233, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.70ns)   --->   "%sub_ln1273_114 = sub i9 0, i9 %zext_ln1273_239"   --->   Operation 212 'sub' 'sub_ln1273_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i9 %sub_ln1273_114"   --->   Operation 213 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.71ns)   --->   "%r_V_234 = sub i10 %sext_ln1273_22, i10 %zext_ln1273_235"   --->   Operation 214 'sub' 'r_V_234' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln818_89 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_234, i32 1, i32 9"   --->   Operation 215 'partselect' 'trunc_ln818_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i9 %trunc_ln818_89"   --->   Operation 216 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.23ns)   --->   "%r_V_235 = mul i11 %zext_ln1273_234, i11 21"   --->   Operation 217 'mul' 'r_V_235' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_235, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 218 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.71ns)   --->   "%r_V_236 = sub i10 %zext_ln1270, i10 %zext_ln1273_242"   --->   Operation 219 'sub' 'r_V_236' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln818_90 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_236, i32 1, i32 9"   --->   Operation 220 'partselect' 'trunc_ln818_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i9 %trunc_ln818_90"   --->   Operation 221 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1273_244 = zext i11 %sext_ln1273_85"   --->   Operation 222 'zext' 'zext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (1.23ns)   --->   "%r_V_237 = mul i11 %zext_ln1273_234, i11 19"   --->   Operation 223 'mul' 'r_V_237' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_237, i32 1, i32 10"   --->   Operation 224 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln818_39 = zext i10 %mult_V_127"   --->   Operation 225 'zext' 'zext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.73ns)   --->   "%r_V_238 = sub i12 %sext_ln1273_21, i12 %zext_ln1273_240"   --->   Operation 226 'sub' 'r_V_238' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_238, i32 1, i32 11"   --->   Operation 227 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln17_52 = sext i11 %mult_V_128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 228 'sext' 'sext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1273_245 = zext i6 %p_read465"   --->   Operation 229 'zext' 'zext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1273_246 = zext i6 %p_read465"   --->   Operation 230 'zext' 'zext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1273_247 = zext i6 %p_read465"   --->   Operation 231 'zext' 'zext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read465, i2 0"   --->   Operation 232 'bitconcatenate' 'shl_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1273_248 = zext i8 %shl_ln1273_82"   --->   Operation 233 'zext' 'zext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.70ns)   --->   "%r_V_239 = sub i9 0, i9 %zext_ln1273_248"   --->   Operation 234 'sub' 'r_V_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i9 %r_V_239"   --->   Operation 235 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln818_91 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_239, i32 1, i32 8"   --->   Operation 236 'partselect' 'trunc_ln818_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i8 %trunc_ln818_91"   --->   Operation 237 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_240 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read465, i1 0"   --->   Operation 238 'bitconcatenate' 'r_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1270_5 = zext i7 %r_V_240"   --->   Operation 239 'zext' 'zext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1270_6 = zext i7 %r_V_240"   --->   Operation 240 'zext' 'zext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln17_65 = zext i6 %p_read465" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 241 'zext' 'zext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read465, i3 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1273_249 = zext i9 %shl_ln1273_83"   --->   Operation 243 'zext' 'zext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.71ns)   --->   "%sub_ln1273_119 = sub i10 0, i10 %zext_ln1273_249"   --->   Operation 244 'sub' 'sub_ln1273_119' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i10 %sub_ln1273_119"   --->   Operation 245 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.72ns)   --->   "%r_V_241 = sub i11 %sext_ln1273_23, i11 %zext_ln1270_6"   --->   Operation 246 'sub' 'r_V_241' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln818_92 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_241, i32 1, i32 10"   --->   Operation 247 'partselect' 'trunc_ln818_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i10 %trunc_ln818_92"   --->   Operation 248 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (1.23ns)   --->   "%r_V_242 = mul i11 %zext_ln1273_247, i11 19"   --->   Operation 249 'mul' 'r_V_242' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_242, i32 1, i32 10"   --->   Operation 250 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln17_66 = zext i10 %mult_V_129" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 251 'zext' 'zext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns)   --->   "%r_V_243 = sub i10 %sext_ln1270, i10 %zext_ln1273_245"   --->   Operation 252 'sub' 'r_V_243' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln818_93 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_243, i32 1, i32 9"   --->   Operation 253 'partselect' 'trunc_ln818_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.71ns)   --->   "%r_V_244 = add i10 %zext_ln1273_249, i10 %zext_ln1270_5"   --->   Operation 254 'add' 'r_V_244' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_244, i32 1, i32 9"   --->   Operation 255 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln17_67 = zext i9 %mult_V_130" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 256 'zext' 'zext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (1.23ns)   --->   "%r_V_245 = mul i11 %zext_ln1273_247, i11 23"   --->   Operation 257 'mul' 'r_V_245' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_245, i32 1, i32 10"   --->   Operation 258 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln17_68 = zext i10 %mult_V_131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 259 'zext' 'zext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1273_250 = zext i6 %p_read566"   --->   Operation 260 'zext' 'zext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read566, i3 0"   --->   Operation 261 'bitconcatenate' 'shl_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1273_251 = zext i9 %shl_ln1273_84"   --->   Operation 262 'zext' 'zext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.71ns)   --->   "%r_V_246 = sub i10 %zext_ln1273_251, i10 %zext_ln1273_250"   --->   Operation 263 'sub' 'r_V_246' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_246, i32 1, i32 9"   --->   Operation 264 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln818_10 = sext i9 %mult_V_132"   --->   Operation 265 'sext' 'sext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln818_40 = zext i11 %sext_ln818_10"   --->   Operation 266 'zext' 'zext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1273_252 = zext i6 %p_read667"   --->   Operation 267 'zext' 'zext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1273_253 = zext i6 %p_read667"   --->   Operation 268 'zext' 'zext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1273_254 = zext i6 %p_read667"   --->   Operation 269 'zext' 'zext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read667, i4 0"   --->   Operation 270 'bitconcatenate' 'shl_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1273_255 = zext i10 %shl_ln1273_85"   --->   Operation 271 'zext' 'zext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%r_V_251 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read667, i1 0"   --->   Operation 272 'bitconcatenate' 'r_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1273_256 = zext i7 %r_V_251"   --->   Operation 273 'zext' 'zext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1273_257 = zext i7 %r_V_251"   --->   Operation 274 'zext' 'zext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.72ns)   --->   "%r_V_247 = sub i11 %zext_ln1273_257, i11 %zext_ln1273_255"   --->   Operation 275 'sub' 'r_V_247' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln818_94 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_247, i32 1, i32 10"   --->   Operation 276 'partselect' 'trunc_ln818_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%mult_V_133 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read667, i32 1, i32 5"   --->   Operation 277 'partselect' 'mult_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln17_70 = zext i5 %mult_V_133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 278 'zext' 'zext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read667, i2 0"   --->   Operation 279 'bitconcatenate' 'shl_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1273_258 = zext i8 %shl_ln1273_86"   --->   Operation 280 'zext' 'zext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.70ns)   --->   "%r_V_248 = sub i9 0, i9 %zext_ln1273_258"   --->   Operation 281 'sub' 'r_V_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i9 %r_V_248"   --->   Operation 282 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln818_95 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_248, i32 1, i32 8"   --->   Operation 283 'partselect' 'trunc_ln818_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read667, i3 0"   --->   Operation 284 'bitconcatenate' 'shl_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1273_259 = zext i9 %shl_ln1273_87"   --->   Operation 285 'zext' 'zext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.71ns)   --->   "%r_V_249 = sub i10 %zext_ln1273_254, i10 %zext_ln1273_259"   --->   Operation 286 'sub' 'r_V_249' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln818_96 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_249, i32 1, i32 9"   --->   Operation 287 'partselect' 'trunc_ln818_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.70ns)   --->   "%r_V_250 = sub i7 0, i7 %zext_ln1273_253"   --->   Operation 288 'sub' 'r_V_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln818_97 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_250, i32 1, i32 6"   --->   Operation 289 'partselect' 'trunc_ln818_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i6 %trunc_ln818_97"   --->   Operation 290 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.70ns)   --->   "%r_V_252 = sub i8 0, i8 %zext_ln1273_256"   --->   Operation 291 'sub' 'r_V_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln818_98 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_252, i32 1, i32 7"   --->   Operation 292 'partselect' 'trunc_ln818_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i7 %trunc_ln818_98"   --->   Operation 293 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.70ns)   --->   "%r_V_253 = sub i9 %zext_ln1273_252, i9 %zext_ln1273_258"   --->   Operation 294 'sub' 'r_V_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln818_99 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_253, i32 1, i32 8"   --->   Operation 295 'partselect' 'trunc_ln818_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.71ns)   --->   "%r_V_254 = sub i10 %sext_ln1270_6, i10 %zext_ln1273_254"   --->   Operation 296 'sub' 'r_V_254' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln818_100 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_254, i32 1, i32 9"   --->   Operation 297 'partselect' 'trunc_ln818_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i9 %trunc_ln818_100" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 298 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1273_260 = zext i6 %p_read768"   --->   Operation 299 'zext' 'zext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1273_261 = zext i6 %p_read768"   --->   Operation 300 'zext' 'zext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1273_262 = zext i6 %p_read768"   --->   Operation 301 'zext' 'zext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read768, i4 0"   --->   Operation 302 'bitconcatenate' 'shl_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1273_263 = zext i10 %shl_ln1273_88"   --->   Operation 303 'zext' 'zext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.72ns)   --->   "%r_V_255 = add i11 %zext_ln1273_263, i11 %zext_ln1273_261"   --->   Operation 304 'add' 'r_V_255' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_255, i32 1, i32 10"   --->   Operation 305 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1273_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read768, i2 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1273_264 = zext i8 %shl_ln1273_89"   --->   Operation 307 'zext' 'zext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1273_265 = zext i8 %shl_ln1273_89"   --->   Operation 308 'zext' 'zext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.70ns)   --->   "%r_V_256 = add i9 %zext_ln1273_265, i9 %zext_ln1273_260"   --->   Operation 309 'add' 'r_V_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_256, i32 1, i32 8"   --->   Operation 310 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1273_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read768, i3 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1273_266 = zext i9 %shl_ln1273_90"   --->   Operation 312 'zext' 'zext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1273_91 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read768, i1 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1273_267 = zext i7 %shl_ln1273_91"   --->   Operation 314 'zext' 'zext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.71ns)   --->   "%r_V_257 = add i10 %zext_ln1273_266, i10 %zext_ln1273_267"   --->   Operation 315 'add' 'r_V_257' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_257, i32 1, i32 9"   --->   Operation 316 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln17_74 = zext i9 %mult_V_136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 317 'zext' 'zext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.72ns)   --->   "%sub_ln1273_128 = sub i11 0, i11 %zext_ln1273_263"   --->   Operation 318 'sub' 'sub_ln1273_128' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i11 %sub_ln1273_128"   --->   Operation 319 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.73ns)   --->   "%r_V_258 = sub i12 %sext_ln1273_24, i12 %zext_ln1273_264"   --->   Operation 320 'sub' 'r_V_258' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_258, i32 1, i32 11"   --->   Operation 321 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln17_54 = sext i11 %mult_V_137" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 322 'sext' 'sext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.71ns)   --->   "%r_V_259 = sub i10 %zext_ln1273_266, i10 %zext_ln1273_262"   --->   Operation 323 'sub' 'r_V_259' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln818_101 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_259, i32 1, i32 9"   --->   Operation 324 'partselect' 'trunc_ln818_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (1.23ns)   --->   "%r_V_260 = mul i10 %zext_ln1273_262, i10 11"   --->   Operation 325 'mul' 'r_V_260' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_260, i32 1, i32 9"   --->   Operation 326 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln818_41 = zext i9 %mult_V_138"   --->   Operation 327 'zext' 'zext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.71ns)   --->   "%r_V_261 = sub i10 %zext_ln1273_267, i10 %zext_ln1273_266"   --->   Operation 328 'sub' 'r_V_261' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln818_102 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_261, i32 1, i32 9"   --->   Operation 329 'partselect' 'trunc_ln818_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1273_268 = zext i6 %p_read869"   --->   Operation 330 'zext' 'zext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln1273_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read869, i4 0"   --->   Operation 331 'bitconcatenate' 'shl_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1273_269 = zext i10 %shl_ln1273_92"   --->   Operation 332 'zext' 'zext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln1273_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read869, i2 0"   --->   Operation 333 'bitconcatenate' 'shl_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1273_270 = zext i8 %shl_ln1273_93"   --->   Operation 334 'zext' 'zext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1273_271 = zext i8 %shl_ln1273_93"   --->   Operation 335 'zext' 'zext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.72ns)   --->   "%r_V_262 = sub i11 %zext_ln1273_271, i11 %zext_ln1273_269"   --->   Operation 336 'sub' 'r_V_262' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_262, i32 1, i32 10"   --->   Operation 337 'partselect' 'trunc_ln818_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i10 %trunc_ln818_103"   --->   Operation 338 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln1273_94 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read869, i1 0"   --->   Operation 339 'bitconcatenate' 'shl_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1273_272 = zext i7 %shl_ln1273_94"   --->   Operation 340 'zext' 'zext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.70ns)   --->   "%r_V_263 = sub i8 0, i8 %zext_ln1273_272"   --->   Operation 341 'sub' 'r_V_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_263, i32 1, i32 7"   --->   Operation 342 'partselect' 'trunc_ln818_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i7 %trunc_ln818_104"   --->   Operation 343 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.70ns)   --->   "%r_V_264 = sub i9 %zext_ln1273_270, i9 %zext_ln1273_268"   --->   Operation 344 'sub' 'r_V_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_264, i32 1, i32 8"   --->   Operation 345 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln818_12 = sext i8 %mult_V_139"   --->   Operation 346 'sext' 'sext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln818_42 = zext i11 %sext_ln818_12"   --->   Operation 347 'zext' 'zext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1273_273 = zext i6 %p_read970"   --->   Operation 348 'zext' 'zext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_141 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read970, i2 0"   --->   Operation 349 'bitconcatenate' 'mult_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1273_278 = zext i8 %mult_V_141"   --->   Operation 350 'zext' 'zext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%r_V_266 = sub i9 %zext_ln1273_278, i9 %zext_ln1273_273"   --->   Operation 351 'sub' 'r_V_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_266, i32 1, i32 8"   --->   Operation 352 'partselect' 'trunc_ln818_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i8 %trunc_ln818_105"   --->   Operation 353 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1273_279 = zext i11 %sext_ln1273_95"   --->   Operation 354 'zext' 'zext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln17_76 = zext i8 %mult_V_141" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 355 'zext' 'zext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.70ns)   --->   "%r_V_268 = sub i9 0, i9 %zext_ln1273_278"   --->   Operation 356 'sub' 'r_V_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_268, i32 1, i32 8"   --->   Operation 357 'partselect' 'trunc_ln818_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i8 %trunc_ln818_106"   --->   Operation 358 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1273_282 = zext i6 %p_read1071"   --->   Operation 359 'zext' 'zext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.70ns)   --->   "%r_V_273 = sub i7 0, i7 %zext_ln1273_282"   --->   Operation 360 'sub' 'r_V_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_273, i32 1, i32 6"   --->   Operation 361 'partselect' 'trunc_ln818_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln17_57 = sext i6 %trunc_ln818_110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 362 'sext' 'sext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i6 %trunc_ln818_110"   --->   Operation 363 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1273_287 = zext i6 %p_read_149"   --->   Operation 364 'zext' 'zext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1273_289 = zext i6 %p_read_149"   --->   Operation 365 'zext' 'zext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1273_290 = zext i6 %p_read_149"   --->   Operation 366 'zext' 'zext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_149, i3 0"   --->   Operation 367 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1273_292 = zext i9 %shl_ln1273_97"   --->   Operation 368 'zext' 'zext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.71ns)   --->   "%r_V_277 = sub i10 %zext_ln1273_292, i10 %zext_ln1273_289"   --->   Operation 369 'sub' 'r_V_277' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_277, i32 1, i32 9"   --->   Operation 370 'partselect' 'trunc_ln818_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%r_V_283 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_149, i1 0"   --->   Operation 371 'bitconcatenate' 'r_V_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1273_294 = zext i7 %r_V_283"   --->   Operation 372 'zext' 'zext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1273_295 = zext i7 %r_V_283"   --->   Operation 373 'zext' 'zext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.70ns)   --->   "%r_V_278 = sub i8 0, i8 %zext_ln1273_295"   --->   Operation 374 'sub' 'r_V_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_278, i32 1, i32 7"   --->   Operation 375 'partselect' 'trunc_ln818_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln17_58 = sext i7 %trunc_ln818_114" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 376 'sext' 'sext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_149, i2 0"   --->   Operation 377 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln1273_297 = zext i8 %shl_ln1273_99"   --->   Operation 378 'zext' 'zext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.70ns)   --->   "%r_V_280 = sub i9 %zext_ln1273_297, i9 %zext_ln1273_290"   --->   Operation 379 'sub' 'r_V_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_280, i32 1, i32 8"   --->   Operation 380 'partselect' 'trunc_ln818_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (1.23ns)   --->   "%r_V_281 = mul i11 %zext_ln1273_287, i11 29"   --->   Operation 381 'mul' 'r_V_281' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_281, i32 1, i32 10"   --->   Operation 382 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln818_44 = zext i10 %mult_V_145"   --->   Operation 383 'zext' 'zext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.70ns)   --->   "%r_V_282 = sub i9 %zext_ln1273_290, i9 %zext_ln1273_297"   --->   Operation 384 'sub' 'r_V_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_282, i32 1, i32 8"   --->   Operation 385 'partselect' 'trunc_ln818_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i8 %trunc_ln818_116"   --->   Operation 386 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.71ns)   --->   "%r_V_284 = add i10 %zext_ln1273_292, i10 %zext_ln1273_289"   --->   Operation 387 'add' 'r_V_284' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_284, i32 1, i32 9"   --->   Operation 388 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln818_45 = zext i9 %mult_V_146"   --->   Operation 389 'zext' 'zext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.71ns)   --->   "%sub_ln1273_148 = sub i10 0, i10 %zext_ln1273_292"   --->   Operation 390 'sub' 'sub_ln1273_148' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i10 %sub_ln1273_148"   --->   Operation 391 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.72ns)   --->   "%r_V_286 = sub i11 %sext_ln1273_26, i11 %zext_ln1273_294"   --->   Operation 392 'sub' 'r_V_286' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_286, i32 1, i32 10"   --->   Operation 393 'partselect' 'trunc_ln818_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1273_300 = zext i6 %p_read_148"   --->   Operation 394 'zext' 'zext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%r_V_289 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_148, i3 0"   --->   Operation 395 'bitconcatenate' 'r_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1273_304 = zext i9 %r_V_289"   --->   Operation 396 'zext' 'zext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.71ns)   --->   "%r_V_288 = add i10 %zext_ln1273_304, i10 %zext_ln1273_300"   --->   Operation 397 'add' 'r_V_288' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_288, i32 1, i32 9"   --->   Operation 398 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln17_79 = zext i9 %mult_V_149" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 399 'zext' 'zext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.71ns)   --->   "%r_V_291 = sub i10 %zext_ln1273_300, i10 %zext_ln1273_304"   --->   Operation 400 'sub' 'r_V_291' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_291, i32 1, i32 9"   --->   Operation 401 'partselect' 'trunc_ln818_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i9 %trunc_ln818_119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 402 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_147, i3 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1273_306 = zext i9 %shl_ln1273_100"   --->   Operation 404 'zext' 'zext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.71ns)   --->   "%r_V_293 = sub i10 0, i10 %zext_ln1273_306"   --->   Operation 405 'sub' 'r_V_293' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i10 %r_V_293"   --->   Operation 406 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_147, i1 0"   --->   Operation 407 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1273_307 = zext i7 %shl_ln1273_101"   --->   Operation 408 'zext' 'zext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1273_308 = zext i7 %shl_ln1273_101"   --->   Operation 409 'zext' 'zext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.72ns)   --->   "%r_V_292 = sub i11 %sext_ln1273_28, i11 %zext_ln1273_308"   --->   Operation 410 'sub' 'r_V_292' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_292, i32 1, i32 10"   --->   Operation 411 'partselect' 'trunc_ln818_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i10 %trunc_ln818_120"   --->   Operation 412 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_293, i32 1, i32 9"   --->   Operation 413 'partselect' 'trunc_ln818_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.71ns)   --->   "%r_V_294 = sub i10 %zext_ln1273_306, i10 %zext_ln1273_307"   --->   Operation 414 'sub' 'r_V_294' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_294, i32 1, i32 9"   --->   Operation 415 'partselect' 'trunc_ln818_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1273_310 = zext i6 %p_read_146"   --->   Operation 416 'zext' 'zext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_152 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_146, i1 0"   --->   Operation 417 'bitconcatenate' 'mult_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln1273_312 = zext i7 %mult_V_152"   --->   Operation 418 'zext' 'zext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.70ns)   --->   "%r_V_296 = sub i8 0, i8 %zext_ln1273_312"   --->   Operation 419 'sub' 'r_V_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_296, i32 1, i32 7"   --->   Operation 420 'partselect' 'trunc_ln818_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i7 %trunc_ln818_123"   --->   Operation 421 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%r_V_298 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_146, i2 0"   --->   Operation 422 'bitconcatenate' 'r_V_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln1270_8 = zext i8 %r_V_298"   --->   Operation 423 'zext' 'zext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln17_84 = zext i7 %mult_V_152" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 424 'zext' 'zext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.70ns)   --->   "%sub_ln1273_155 = sub i9 0, i9 %zext_ln1270_8"   --->   Operation 425 'sub' 'sub_ln1273_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i9 %sub_ln1273_155"   --->   Operation 426 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.71ns)   --->   "%r_V_299 = sub i10 %sext_ln1273_29, i10 %zext_ln1273_310"   --->   Operation 427 'sub' 'r_V_299' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_299, i32 1, i32 9"   --->   Operation 428 'partselect' 'trunc_ln818_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i9 %trunc_ln818_124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 429 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_145, i32 1, i32 5"   --->   Operation 430 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln1273_313 = zext i6 %p_read_145"   --->   Operation 431 'zext' 'zext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln1273_314 = zext i6 %p_read_145"   --->   Operation 432 'zext' 'zext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1273_315 = zext i6 %p_read_145"   --->   Operation 433 'zext' 'zext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.23ns)   --->   "%r_V_300 = mul i11 %zext_ln1273_315, i11 2037"   --->   Operation 434 'mul' 'r_V_300' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_300, i32 1, i32 10"   --->   Operation 435 'partselect' 'trunc_ln818_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.70ns)   --->   "%r_V_301 = sub i7 0, i7 %zext_ln1273_314"   --->   Operation 436 'sub' 'r_V_301' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_301, i32 1, i32 6"   --->   Operation 437 'partselect' 'trunc_ln818_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i6 %trunc_ln818_126"   --->   Operation 438 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_145, i3 0"   --->   Operation 439 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1273_316 = zext i9 %shl_ln1273_103"   --->   Operation 440 'zext' 'zext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.71ns)   --->   "%r_V_302 = sub i10 %zext_ln1273_313, i10 %zext_ln1273_316"   --->   Operation 441 'sub' 'r_V_302' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_302, i32 1, i32 9"   --->   Operation 442 'partselect' 'trunc_ln818_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i9 %trunc_ln818_127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 443 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1273_318 = zext i6 %p_read_144"   --->   Operation 444 'zext' 'zext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln1273_320 = zext i6 %p_read_144"   --->   Operation 445 'zext' 'zext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.70ns)   --->   "%r_V_305 = sub i7 0, i7 %zext_ln1273_318"   --->   Operation 446 'sub' 'r_V_305' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_305, i32 1, i32 6"   --->   Operation 447 'partselect' 'trunc_ln818_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i6 %trunc_ln818_129"   --->   Operation 448 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_144, i2 0"   --->   Operation 449 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln1273_324 = zext i8 %shl_ln1273_107"   --->   Operation 450 'zext' 'zext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.70ns)   --->   "%sub_ln1273_159 = sub i9 0, i9 %zext_ln1273_324"   --->   Operation 451 'sub' 'sub_ln1273_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.70ns)   --->   "%r_V_308 = sub i9 %zext_ln1273_324, i9 %zext_ln1273_320"   --->   Operation 452 'sub' 'r_V_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_308, i32 1, i32 8"   --->   Operation 453 'partselect' 'trunc_ln818_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_143, i32 1, i32 5"   --->   Operation 454 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln17_87 = zext i5 %mult_V_157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 455 'zext' 'zext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln1273_341 = zext i6 %p_read_141"   --->   Operation 456 'zext' 'zext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln17_89 = zext i6 %p_read_141" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 457 'zext' 'zext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.70ns)   --->   "%r_V_328 = sub i7 0, i7 %zext_ln1273_341"   --->   Operation 458 'sub' 'r_V_328' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln818_144 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_328, i32 1, i32 6"   --->   Operation 459 'partselect' 'trunc_ln818_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i6 %trunc_ln818_144"   --->   Operation 460 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_141, i32 1, i32 5"   --->   Operation 461 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln17_92 = zext i5 %mult_V_164" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 462 'zext' 'zext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1273_347 = zext i6 %p_read2081"   --->   Operation 463 'zext' 'zext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (1.23ns)   --->   "%r_V_330 = mul i10 %zext_ln1273_347, i10 11"   --->   Operation 464 'mul' 'r_V_330' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_330, i32 1, i32 9"   --->   Operation 465 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read2081, i32 1, i32 5"   --->   Operation 466 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln17_95 = zext i5 %mult_V_166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 467 'zext' 'zext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln1273_352 = zext i6 %p_read_140"   --->   Operation 468 'zext' 'zext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1273_353 = zext i6 %p_read_140"   --->   Operation 469 'zext' 'zext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_140, i3 0"   --->   Operation 470 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1273_357 = zext i9 %shl_ln1273_117"   --->   Operation 471 'zext' 'zext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.71ns)   --->   "%r_V_337 = sub i10 %zext_ln1273_353, i10 %zext_ln1273_357"   --->   Operation 472 'sub' 'r_V_337' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln818_151 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_337, i32 1, i32 9"   --->   Operation 473 'partselect' 'trunc_ln818_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (1.23ns)   --->   "%r_V_338 = mul i10 %zext_ln1273_353, i10 13"   --->   Operation 474 'mul' 'r_V_338' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_338, i32 1, i32 9"   --->   Operation 475 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_140, i32 1, i32 5"   --->   Operation 476 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln17_96 = zext i5 %mult_V_169" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 477 'zext' 'zext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_140, i1 0"   --->   Operation 478 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln1273_358 = zext i7 %shl_ln1273_118"   --->   Operation 479 'zext' 'zext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.70ns)   --->   "%r_V_339 = sub i8 0, i8 %zext_ln1273_358"   --->   Operation 480 'sub' 'r_V_339' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln818_152 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_339, i32 1, i32 7"   --->   Operation 481 'partselect' 'trunc_ln818_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i7 %trunc_ln818_152"   --->   Operation 482 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (1.23ns)   --->   "%r_V_340 = mul i11 %zext_ln1273_352, i11 23"   --->   Operation 483 'mul' 'r_V_340' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_340, i32 1, i32 10"   --->   Operation 484 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln17_97 = zext i10 %mult_V_170" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 485 'zext' 'zext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln1273_360 = zext i6 %p_read_139"   --->   Operation 486 'zext' 'zext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_139, i3 0"   --->   Operation 487 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1273_363 = zext i9 %shl_ln1273_120"   --->   Operation 488 'zext' 'zext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.71ns)   --->   "%r_V_343 = add i10 %zext_ln1273_363, i10 %zext_ln1273_360"   --->   Operation 489 'add' 'r_V_343' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_343, i32 1, i32 9"   --->   Operation 490 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln818_52 = zext i9 %mult_V_171"   --->   Operation 491 'zext' 'zext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.71ns)   --->   "%r_V_344 = sub i10 %zext_ln1273_360, i10 %zext_ln1273_363"   --->   Operation 492 'sub' 'r_V_344' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln818_155 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_344, i32 1, i32 9"   --->   Operation 493 'partselect' 'trunc_ln818_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%mult_V_176 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_137, i1 0"   --->   Operation 494 'bitconcatenate' 'mult_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_137, i32 1, i32 5"   --->   Operation 495 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln17_103 = zext i7 %mult_V_176" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 496 'zext' 'zext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1273_385 = zext i6 %p_read_135"   --->   Operation 497 'zext' 'zext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1273_386 = zext i6 %p_read_135"   --->   Operation 498 'zext' 'zext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1273_387 = zext i6 %p_read_135"   --->   Operation 499 'zext' 'zext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_135, i2 0"   --->   Operation 500 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1273_388 = zext i8 %shl_ln1273_126"   --->   Operation 501 'zext' 'zext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.70ns)   --->   "%r_V_363 = sub i9 %zext_ln1273_388, i9 %zext_ln1273_387"   --->   Operation 502 'sub' 'r_V_363' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln818_165 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_363, i32 1, i32 8"   --->   Operation 503 'partselect' 'trunc_ln818_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_135, i3 0"   --->   Operation 504 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1273_391 = zext i9 %shl_ln1273_127"   --->   Operation 505 'zext' 'zext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.71ns)   --->   "%r_V_364 = sub i10 %zext_ln1273_386, i10 %zext_ln1273_391"   --->   Operation 506 'sub' 'r_V_364' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln818_166 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_364, i32 1, i32 9"   --->   Operation 507 'partselect' 'trunc_ln818_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.71ns)   --->   "%sub_ln1273_201 = sub i10 0, i10 %zext_ln1273_391"   --->   Operation 508 'sub' 'sub_ln1273_201' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i10 %sub_ln1273_201"   --->   Operation 509 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.72ns)   --->   "%r_V_365 = sub i11 %sext_ln1273_38, i11 %zext_ln1273_385"   --->   Operation 510 'sub' 'r_V_365' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln818_167 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_365, i32 1, i32 10"   --->   Operation 511 'partselect' 'trunc_ln818_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (1.23ns)   --->   "%r_V_366 = mul i10 %zext_ln1273_386, i10 13"   --->   Operation 512 'mul' 'r_V_366' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_366, i32 1, i32 9"   --->   Operation 513 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_135, i32 1, i32 5"   --->   Operation 514 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln17_108 = zext i5 %mult_V_183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 515 'zext' 'zext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.70ns)   --->   "%r_V_367 = add i9 %zext_ln1273_388, i9 %zext_ln1273_387"   --->   Operation 516 'add' 'r_V_367' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_367, i32 1, i32 8"   --->   Operation 517 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln17_109 = zext i8 %mult_V_184" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 518 'zext' 'zext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_134, i3 0"   --->   Operation 519 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln1273_395 = zext i9 %shl_ln1273_129"   --->   Operation 520 'zext' 'zext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.71ns)   --->   "%sub_ln1273_203 = sub i10 0, i10 %zext_ln1273_395"   --->   Operation 521 'sub' 'sub_ln1273_203' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_134, i32 1, i32 5"   --->   Operation 522 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln818_54 = zext i5 %mult_V_186"   --->   Operation 523 'zext' 'zext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read3091, i32 1, i32 5"   --->   Operation 524 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln818_56 = zext i5 %mult_V_198"   --->   Operation 525 'zext' 'zext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln1273_431 = zext i6 %p_read_130"   --->   Operation 526 'zext' 'zext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.70ns)   --->   "%r_V_401 = sub i7 0, i7 %zext_ln1273_431"   --->   Operation 527 'sub' 'r_V_401' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln818_184 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_401, i32 1, i32 6"   --->   Operation 528 'partselect' 'trunc_ln818_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_130, i32 1, i32 5"   --->   Operation 529 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln818_59 = zext i5 %mult_V_205"   --->   Operation 530 'zext' 'zext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_129, i32 1, i32 5"   --->   Operation 531 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_215 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_128, i32 1, i32 5"   --->   Operation 532 'partselect' 'mult_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln818_62 = zext i5 %mult_V_215"   --->   Operation 533 'zext' 'zext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_122, i32 1, i32 5"   --->   Operation 534 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1273_497 = zext i6 %p_read_121"   --->   Operation 535 'zext' 'zext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.70ns)   --->   "%r_V_463 = sub i7 0, i7 %zext_ln1273_497"   --->   Operation 536 'sub' 'r_V_463' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln818_222 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_463, i32 1, i32 6"   --->   Operation 537 'partselect' 'trunc_ln818_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i6 %trunc_ln818_222"   --->   Operation 538 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_120, i32 1, i32 5"   --->   Operation 539 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln818_69 = zext i5 %mult_V_235"   --->   Operation 540 'zext' 'zext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_119, i32 1, i32 5"   --->   Operation 541 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln818_70 = zext i5 %mult_V_238"   --->   Operation 542 'zext' 'zext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_117, i32 1, i32 5"   --->   Operation 543 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_250 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_115, i32 1, i32 5"   --->   Operation 544 'partselect' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln17_155 = zext i5 %mult_V_250" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 545 'zext' 'zext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read50111, i32 1, i32 5"   --->   Operation 546 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_113, i32 1, i32 5"   --->   Operation 547 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_112, i32 1, i32 5"   --->   Operation 548 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1273_569 = zext i6 %p_read_111"   --->   Operation 549 'zext' 'zext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.70ns)   --->   "%r_V_533 = sub i7 0, i7 %zext_ln1273_569"   --->   Operation 550 'sub' 'r_V_533' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln818_266 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_533, i32 1, i32 6"   --->   Operation 551 'partselect' 'trunc_ln818_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i6 %trunc_ln818_266"   --->   Operation 552 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_107, i32 1, i32 5"   --->   Operation 553 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln818_78 = zext i5 %mult_V_273"   --->   Operation 554 'zext' 'zext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln813_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln818_36"   --->   Operation 555 'bitconcatenate' 'zext_ln813_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln813_55 = zext i7 %zext_ln813_cast"   --->   Operation 556 'zext' 'zext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln813_56_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %p_read566"   --->   Operation 557 'bitconcatenate' 'zext_ln813_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln813_56 = zext i9 %zext_ln813_56_cast"   --->   Operation 558 'zext' 'zext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.71ns)   --->   "%add_ln813 = add i11 %zext_ln813_56, i11 %sext_ln1273_76"   --->   Operation 559 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.70ns)   --->   "%add_ln813_229 = add i8 %sext_ln17_58, i8 %zext_ln17_92"   --->   Operation 560 'add' 'add_ln813_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.72ns)   --->   "%add_ln813_237 = add i11 %sext_ln1273_77, i11 224"   --->   Operation 561 'add' 'add_ln813_237' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.71ns)   --->   "%add_ln813_238 = add i10 %sext_ln70_7, i10 %sext_ln1273_94"   --->   Operation 562 'add' 'add_ln813_238' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.70ns)   --->   "%add_ln813_241 = add i9 %zext_ln17_103, i9 %sext_ln1273_109"   --->   Operation 563 'add' 'add_ln813_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i9 %add_ln813_241"   --->   Operation 564 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.71ns)   --->   "%add_ln813_242 = add i10 %sext_ln813_133, i10 %zext_ln17_109"   --->   Operation 565 'add' 'add_ln813_242' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.71ns)   --->   "%add_ln813_249 = add i10 %sext_ln1273_73, i10 224"   --->   Operation 566 'add' 'add_ln813_249' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i10 %add_ln813_249"   --->   Operation 567 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_250 = add i12 %sext_ln813_140, i12 %sext_ln17_50"   --->   Operation 568 'add' 'add_ln813_250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 569 [1/1] (0.70ns)   --->   "%add_ln813_251 = add i9 %sext_ln1273_86, i9 %zext_ln17_70"   --->   Operation 569 'add' 'add_ln813_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i9 %add_ln813_251"   --->   Operation 570 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_252 = add i12 %sext_ln813_141, i12 %add_ln813_250"   --->   Operation 571 'add' 'add_ln813_252' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 572 [1/1] (0.70ns)   --->   "%add_ln813_255 = add i8 %sext_ln17_58, i8 %zext_ln17_89"   --->   Operation 572 'add' 'add_ln813_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i8 %add_ln813_255"   --->   Operation 573 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.72ns)   --->   "%add_ln813_256 = add i11 %sext_ln813_142, i11 %sext_ln1270_10"   --->   Operation 574 'add' 'add_ln813_256' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.72ns)   --->   "%add_ln813_263 = add i11 %sext_ln1273_79, i11 128"   --->   Operation 575 'add' 'add_ln813_263' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln813_147 = sext i11 %add_ln813_263"   --->   Operation 576 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_264 = add i12 %sext_ln17_51, i12 %sext_ln1273_81"   --->   Operation 577 'add' 'add_ln813_264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 578 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_265 = add i12 %add_ln813_264, i12 %sext_ln813_147"   --->   Operation 578 'add' 'add_ln813_265' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 579 [1/1] (0.72ns)   --->   "%add_ln813_284 = add i11 %zext_ln818_39, i11 %sext_ln70"   --->   Operation 579 'add' 'add_ln813_284' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.70ns)   --->   "%add_ln813_295 = add i7 %zext_ln1273_497, i7 %zext_ln17_155"   --->   Operation 580 'add' 'add_ln813_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%or_ln813_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %zext_ln818_33"   --->   Operation 581 'bitconcatenate' 'or_ln813_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln813_99 = sext i10 %or_ln813_2"   --->   Operation 582 'sext' 'sext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_300 = add i11 %sext_ln813_99, i11 %zext_ln17"   --->   Operation 583 'add' 'add_ln813_300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 584 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_301 = add i11 %add_ln813_300, i11 %sext_ln818_7"   --->   Operation 584 'add' 'add_ln813_301' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 585 [1/1] (0.70ns)   --->   "%add_ln813_306 = add i8 %sext_ln1273_125, i8 %zext_ln17_108"   --->   Operation 585 'add' 'add_ln813_306' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i8 %add_ln813_306"   --->   Operation 586 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.70ns)   --->   "%add_ln813_307 = add i6 %zext_ln818_54, i6 %zext_ln818_56"   --->   Operation 587 'add' 'add_ln813_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln813_63 = zext i6 %add_ln813_307"   --->   Operation 588 'zext' 'zext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.70ns)   --->   "%add_ln813_308 = add i9 %zext_ln813_63, i9 %sext_ln813_183"   --->   Operation 589 'add' 'add_ln813_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.72ns)   --->   "%add_ln813_325 = add i11 %sext_ln1273_87, i11 %sext_ln1273_93"   --->   Operation 590 'add' 'add_ln813_325' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.70ns)   --->   "%add_ln813_329 = add i7 %sext_ln1273_106, i7 %zext_ln17_95"   --->   Operation 591 'add' 'add_ln813_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.72ns)   --->   "%add_ln813_343 = add i10 %sext_ln1273_75, i10 288"   --->   Operation 592 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.71ns)   --->   "%add_ln813_344 = add i10 %sext_ln1273_84, i10 %sext_ln1273_96"   --->   Operation 593 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.70ns)   --->   "%add_ln813_347 = add i7 %sext_ln1270_8, i7 %zext_ln17_87"   --->   Operation 594 'add' 'add_ln813_347' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln813_201 = sext i7 %add_ln813_347"   --->   Operation 595 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.70ns)   --->   "%add_ln813_348 = add i9 %sext_ln813_201, i9 %sext_ln1270_9"   --->   Operation 596 'add' 'add_ln813_348' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.71ns)   --->   "%add_ln813_360 = add i9 %trunc_ln17_5, i9 96"   --->   Operation 597 'add' 'add_ln813_360' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i9 %add_ln813_360"   --->   Operation 598 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.71ns)   --->   "%add_ln813_361 = add i10 %zext_ln818_32, i10 %zext_ln813_26"   --->   Operation 599 'add' 'add_ln813_361' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.73ns)   --->   "%add_ln813_363 = add i12 %zext_ln1273_244, i12 %zext_ln17_67"   --->   Operation 600 'add' 'add_ln813_363' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.71ns)   --->   "%add_ln813_365 = add i10 %zext_ln818_41, i10 %sext_ln1270_7"   --->   Operation 601 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.73ns)   --->   "%add_ln813_377 = add i12 %zext_ln818_40, i12 %zext_ln17_65"   --->   Operation 602 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i12 %add_ln813_377"   --->   Operation 603 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.71ns)   --->   "%add_ln813_378 = add i10 %zext_ln818_45, i10 %sext_ln1273_91"   --->   Operation 604 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln813_217 = sext i10 %add_ln813_378"   --->   Operation 605 'sext' 'sext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.74ns)   --->   "%add_ln813_379 = add i13 %sext_ln813_217, i13 %zext_ln813_30"   --->   Operation 606 'add' 'add_ln813_379' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.71ns)   --->   "%add_ln813_381 = add i10 %sext_ln70_11, i10 %sext_ln70_12"   --->   Operation 607 'add' 'add_ln813_381' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.73ns)   --->   "%add_ln813_398 = add i12 %sext_ln17_50, i12 %zext_ln813_55"   --->   Operation 608 'add' 'add_ln813_398' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.70ns)   --->   "%add_ln813_408 = add i6 %zext_ln818_62, i6 %zext_ln818_70"   --->   Operation 609 'add' 'add_ln813_408' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.72ns)   --->   "%add_ln813_424 = add i10 %trunc_ln17_7, i10 %zext_ln818_52"   --->   Operation 610 'add' 'add_ln813_424' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.71ns)   --->   "%add_ln813_435 = add i9 %trunc_ln17_s, i9 96"   --->   Operation 611 'add' 'add_ln813_435' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.73ns)   --->   "%add_ln813_437 = add i12 %zext_ln1273_243, i12 %zext_ln17_66"   --->   Operation 612 'add' 'add_ln813_437' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.70ns)   --->   "%add_ln813_456 = add i7 %sext_ln1273_179, i7 %sext_ln1273_204"   --->   Operation 613 'add' 'add_ln813_456' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.70ns)   --->   "%add_ln813_467 = add i6 %zext_ln818_69, i6 %zext_ln818_78"   --->   Operation 614 'add' 'add_ln813_467' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.73ns)   --->   "%add_ln813_470 = add i12 %zext_ln818_31, i12 4064"   --->   Operation 615 'add' 'add_ln813_470' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.73ns)   --->   "%add_ln813_471 = add i12 %sext_ln17_52, i12 %zext_ln17_68"   --->   Operation 616 'add' 'add_ln813_471' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.71ns)   --->   "%add_ln813_487 = add i9 %trunc_ln, i9 448"   --->   Operation 617 'add' 'add_ln813_487' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln813_260 = sext i9 %add_ln813_487"   --->   Operation 618 'sext' 'sext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.71ns)   --->   "%add_ln813_488 = add i10 %sext_ln1273_78, i10 %zext_ln17_63"   --->   Operation 619 'add' 'add_ln813_488' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln813_261 = sext i10 %add_ln813_488"   --->   Operation 620 'sext' 'sext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.72ns)   --->   "%add_ln813_489 = add i11 %sext_ln813_261, i11 %sext_ln813_260"   --->   Operation 621 'add' 'add_ln813_489' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_509 = add i11 %zext_ln818, i11 448"   --->   Operation 622 'add' 'add_ln813_509' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 623 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_510 = add i11 %add_ln813_509, i11 %sext_ln1273_80"   --->   Operation 623 'add' 'add_ln813_510' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 624 [1/1] (0.70ns)   --->   "%add_ln813_534 = add i8 %mult_V_s, i8 160"   --->   Operation 624 'add' 'add_ln813_534' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln813_285 = sext i8 %add_ln813_534"   --->   Operation 625 'sext' 'sext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.70ns)   --->   "%add_ln813_535 = add i9 %sext_ln813_285, i9 %zext_ln1273_246"   --->   Operation 626 'add' 'add_ln813_535' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.73ns)   --->   "%add_ln813_539 = add i12 %zext_ln1273_279, i12 %zext_ln17_79"   --->   Operation 627 'add' 'add_ln813_539' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_559 = add i12 %sext_ln17_54, i12 %sext_ln17_49"   --->   Operation 628 'add' 'add_ln813_559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 629 [1/1] (0.71ns)   --->   "%add_ln813_560 = add i10 %sext_ln70_13, i10 %sext_ln1273_104"   --->   Operation 629 'add' 'add_ln813_560' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln813_299 = sext i10 %add_ln813_560"   --->   Operation 630 'sext' 'sext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_561 = add i12 %sext_ln813_299, i12 %add_ln813_559"   --->   Operation 631 'add' 'add_ln813_561' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 632 [1/1] (0.70ns)   --->   "%add_ln813_579 = add i10 %zext_ln17_76, i10 %sext_ln1273_94"   --->   Operation 632 'add' 'add_ln813_579' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln813_309 = sext i10 %add_ln813_579"   --->   Operation 633 'sext' 'sext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.72ns)   --->   "%add_ln813_580 = add i11 %sext_ln813_309, i11 %zext_ln17_74"   --->   Operation 634 'add' 'add_ln813_580' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_595 = add i12 %zext_ln818_37, i12 32"   --->   Operation 635 'add' 'add_ln813_595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 636 [1/1] (0.70ns)   --->   "%add_ln813_596 = add i7 %sext_ln1273_120, i7 %zext_ln17_96"   --->   Operation 636 'add' 'add_ln813_596' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln813_316 = sext i7 %add_ln813_596"   --->   Operation 637 'sext' 'sext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_597 = add i12 %sext_ln813_316, i12 %add_ln813_595"   --->   Operation 638 'add' 'add_ln813_597' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 639 [1/1] (0.71ns)   --->   "%add_ln813_609 = add i9 %zext_ln1273_252, i9 224"   --->   Operation 639 'add' 'add_ln813_609' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln813_37 = zext i9 %add_ln813_609"   --->   Operation 640 'zext' 'zext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.73ns)   --->   "%add_ln813_610 = add i12 %zext_ln818_42, i12 %zext_ln813_37"   --->   Operation 641 'add' 'add_ln813_610' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.70ns)   --->   "%add_ln813_611 = add i9 %zext_ln17_84, i9 %sext_ln17_57"   --->   Operation 642 'add' 'add_ln813_611' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln813_324 = sext i9 %add_ln813_611"   --->   Operation 643 'sext' 'sext_ln813_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_612 = add i12 %sext_ln813_324, i12 %add_ln813_610"   --->   Operation 644 'add' 'add_ln813_612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 645 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_613 = add i12 %add_ln813_612, i12 %zext_ln17_97"   --->   Operation 645 'add' 'add_ln813_613' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 646 [1/1] (0.72ns)   --->   "%add_ln813_621 = add i10 %trunc_ln17_6, i10 160"   --->   Operation 646 'add' 'add_ln813_621' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln813_118 = zext i10 %add_ln813_621"   --->   Operation 647 'zext' 'zext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.72ns)   --->   "%add_ln813_622 = add i11 %zext_ln818_44, i11 %zext_ln813_118"   --->   Operation 648 'add' 'add_ln813_622' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.70ns)   --->   "%add_ln813_642 = add i6 %zext_ln818_56, i6 %zext_ln818_59"   --->   Operation 649 'add' 'add_ln813_642' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i10 %mult_V_111"   --->   Operation 650 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln818_28 = zext i11 %sext_ln818"   --->   Operation 651 'zext' 'zext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i10 %trunc_ln818_s"   --->   Operation 652 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i11 %mult_V_112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 653 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i8 %mult_V_113"   --->   Operation 654 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln818_29 = zext i11 %sext_ln818_4"   --->   Operation 655 'zext' 'zext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln818_5 = sext i9 %mult_V_114"   --->   Operation 656 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln818_30 = zext i11 %sext_ln818_5"   --->   Operation 657 'zext' 'zext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln818_34 = zext i9 %mult_V_118"   --->   Operation 658 'zext' 'zext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln818_6 = sext i10 %mult_V_119"   --->   Operation 659 'sext' 'sext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln818_35 = zext i11 %sext_ln818_6"   --->   Operation 660 'zext' 'zext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln818_9 = sext i8 %mult_V_122"   --->   Operation 661 'sext' 'sext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln818_38 = zext i11 %sext_ln818_9"   --->   Operation 662 'zext' 'zext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i8 %trunc_ln818_87"   --->   Operation 663 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln17_64 = zext i9 %mult_V_126" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 664 'zext' 'zext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i9 %trunc_ln818_93"   --->   Operation 665 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln17_69 = zext i11 %sext_ln818_10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 666 'zext' 'zext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln818_11 = sext i10 %trunc_ln818_94"   --->   Operation 667 'sext' 'sext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln17_53 = sext i8 %trunc_ln818_95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 668 'sext' 'sext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i8 %trunc_ln818_95"   --->   Operation 669 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i9 %trunc_ln818_96"   --->   Operation 670 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i8 %trunc_ln818_99"   --->   Operation 671 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln17_71 = zext i10 %mult_V_134" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 672 'zext' 'zext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln17_72 = zext i8 %mult_V_135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 673 'zext' 'zext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln17_73 = zext i8 %mult_V_135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 674 'zext' 'zext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln17_55 = sext i9 %trunc_ln818_101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 675 'sext' 'sext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln17_75 = zext i11 %sext_ln17_55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 676 'zext' 'zext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i9 %trunc_ln818_102" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 677 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln1273_274 = zext i6 %p_read970"   --->   Operation 678 'zext' 'zext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read970, i4 0"   --->   Operation 679 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln1273_275 = zext i10 %shl_ln1273_95"   --->   Operation 680 'zext' 'zext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.72ns)   --->   "%sub_ln1273_135 = sub i11 0, i11 %zext_ln1273_275"   --->   Operation 681 'sub' 'sub_ln1273_135' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i11 %sub_ln1273_135"   --->   Operation 682 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%r_V_267 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read970, i1 0"   --->   Operation 683 'bitconcatenate' 'r_V_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln1273_276 = zext i7 %r_V_267"   --->   Operation 684 'zext' 'zext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln1273_277 = zext i7 %r_V_267"   --->   Operation 685 'zext' 'zext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.73ns)   --->   "%r_V_265 = sub i12 %sext_ln1273_25, i12 %zext_ln1273_276"   --->   Operation 686 'sub' 'r_V_265' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_265, i32 1, i32 11"   --->   Operation 687 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln17_56 = sext i11 %mult_V_140" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 688 'sext' 'sext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%r_V_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read970, i3 0"   --->   Operation 689 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1270_7 = zext i9 %r_V_4"   --->   Operation 690 'zext' 'zext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.71ns)   --->   "%r_V_269 = sub i10 %zext_ln1270_7, i10 %zext_ln1273_274"   --->   Operation 691 'sub' 'r_V_269' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_269, i32 1, i32 9"   --->   Operation 692 'partselect' 'trunc_ln818_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i9 %trunc_ln818_107"   --->   Operation 693 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln1273_280 = zext i11 %sext_ln1273_97"   --->   Operation 694 'zext' 'zext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.72ns)   --->   "%r_V_270 = sub i11 %zext_ln1273_275, i11 %zext_ln1273_277"   --->   Operation 695 'sub' 'r_V_270' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_270, i32 1, i32 10"   --->   Operation 696 'partselect' 'trunc_ln818_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i10 %trunc_ln818_108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 697 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %sext_ln70_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 698 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln1273_281 = zext i6 %p_read1071"   --->   Operation 699 'zext' 'zext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln1273_283 = zext i6 %p_read1071"   --->   Operation 700 'zext' 'zext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%r_V_274 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read1071, i2 0"   --->   Operation 701 'bitconcatenate' 'r_V_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln1273_284 = zext i8 %r_V_274"   --->   Operation 702 'zext' 'zext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.70ns)   --->   "%r_V_271 = sub i9 %zext_ln1273_283, i9 %zext_ln1273_284"   --->   Operation 703 'sub' 'r_V_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_271, i32 1, i32 8"   --->   Operation 704 'partselect' 'trunc_ln818_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i8 %trunc_ln818_109"   --->   Operation 705 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i8 %trunc_ln818_109"   --->   Operation 706 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read1071, i3 0"   --->   Operation 707 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln1273_285 = zext i9 %shl_ln1273_96"   --->   Operation 708 'zext' 'zext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%mult_V_142 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read1071, i1 0"   --->   Operation 709 'bitconcatenate' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln1273_286 = zext i7 %mult_V_142"   --->   Operation 710 'zext' 'zext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.71ns)   --->   "%r_V_272 = sub i10 %zext_ln1273_285, i10 %zext_ln1273_286"   --->   Operation 711 'sub' 'r_V_272' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_272, i32 1, i32 9"   --->   Operation 712 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln818_13 = sext i9 %mult_V_143"   --->   Operation 713 'sext' 'sext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln818_43 = zext i11 %sext_ln818_13"   --->   Operation 714 'zext' 'zext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln17_77 = zext i7 %mult_V_142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 715 'zext' 'zext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.71ns)   --->   "%r_V_275 = sub i10 %zext_ln1273_281, i10 %zext_ln1273_285"   --->   Operation 716 'sub' 'r_V_275' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_275, i32 1, i32 9"   --->   Operation 717 'partselect' 'trunc_ln818_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i9 %trunc_ln818_111"   --->   Operation 718 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.70ns)   --->   "%r_V_276 = sub i9 %zext_ln1273_284, i9 %zext_ln1273_283"   --->   Operation 719 'sub' 'r_V_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_276, i32 1, i32 8"   --->   Operation 720 'partselect' 'trunc_ln818_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i8 %trunc_ln818_112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 721 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i11 %sext_ln70_10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 722 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1273_37 = zext i6 %p_read_149"   --->   Operation 723 'zext' 'zext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln1273_288 = zext i6 %p_read_149"   --->   Operation 724 'zext' 'zext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1273_291 = zext i9 %shl_ln1273_97"   --->   Operation 725 'zext' 'zext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i9 %trunc_ln818_113"   --->   Operation 726 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln1273_293 = zext i11 %sext_ln1273_101"   --->   Operation 727 'zext' 'zext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_149, i5 0"   --->   Operation 728 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1273_296 = zext i11 %shl_ln1273_98"   --->   Operation 729 'zext' 'zext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.73ns)   --->   "%r_V_279 = sub i12 %zext_ln1273_37, i12 %zext_ln1273_296"   --->   Operation 730 'sub' 'r_V_279' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_144 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_279, i32 1, i32 11"   --->   Operation 731 'partselect' 'mult_V_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln17_59 = sext i11 %mult_V_144" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 732 'sext' 'sext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln17_60 = sext i8 %trunc_ln818_115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 733 'sext' 'sext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln17_78 = zext i11 %sext_ln17_60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 734 'zext' 'zext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln1273_298 = zext i11 %sext_ln17_60"   --->   Operation 735 'zext' 'zext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.73ns)   --->   "%r_V_285 = sub i12 %zext_ln1273_296, i12 %zext_ln1273_291"   --->   Operation 736 'sub' 'r_V_285' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_285, i32 1, i32 11"   --->   Operation 737 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln818_46 = zext i11 %mult_V_147"   --->   Operation 738 'zext' 'zext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln17_61 = sext i10 %trunc_ln818_117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 739 'sext' 'sext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln1273_299 = zext i6 %p_read_148"   --->   Operation 740 'zext' 'zext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln1273_301 = zext i6 %p_read_148"   --->   Operation 741 'zext' 'zext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%mult_V_148 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_148, i2 0"   --->   Operation 742 'bitconcatenate' 'mult_V_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln1273_302 = zext i8 %mult_V_148"   --->   Operation 743 'zext' 'zext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.70ns)   --->   "%r_V_287 = sub i9 %zext_ln1273_302, i9 %zext_ln1273_301"   --->   Operation 744 'sub' 'r_V_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_287, i32 1, i32 8"   --->   Operation 745 'partselect' 'trunc_ln818_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i8 %trunc_ln818_118"   --->   Operation 746 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln1273_303 = zext i11 %sext_ln1273_102"   --->   Operation 747 'zext' 'zext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln17_80 = zext i8 %mult_V_148" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 748 'zext' 'zext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (1.23ns)   --->   "%r_V_290 = mul i11 %zext_ln1273_299, i11 19"   --->   Operation 749 'mul' 'r_V_290' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_290, i32 1, i32 10"   --->   Operation 750 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln818_47 = zext i10 %mult_V_150"   --->   Operation 751 'zext' 'zext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1273_305 = zext i6 %p_read_147"   --->   Operation 752 'zext' 'zext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln17_62 = sext i9 %trunc_ln818_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 753 'sext' 'sext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln17_81 = zext i11 %sext_ln17_62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 754 'zext' 'zext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_147, i2 0"   --->   Operation 755 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln1273_309 = zext i8 %shl_ln1273_102"   --->   Operation 756 'zext' 'zext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.70ns)   --->   "%r_V_295 = add i9 %zext_ln1273_309, i9 %zext_ln1273_305"   --->   Operation 757 'add' 'r_V_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%mult_V_151 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_295, i32 1, i32 8"   --->   Operation 758 'partselect' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln17_82 = zext i8 %mult_V_151" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 759 'zext' 'zext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln1273_311 = zext i6 %p_read_146"   --->   Operation 760 'zext' 'zext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (1.23ns)   --->   "%r_V_297 = mul i11 %zext_ln1273_311, i11 23"   --->   Operation 761 'mul' 'r_V_297' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_297, i32 1, i32 10"   --->   Operation 762 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln17_83 = zext i10 %mult_V_153" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 763 'zext' 'zext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln17_85 = zext i5 %mult_V_154" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 764 'zext' 'zext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i10 %trunc_ln818_125"   --->   Operation 765 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln1273_317 = zext i6 %p_read_144"   --->   Operation 766 'zext' 'zext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln1273_319 = zext i6 %p_read_144"   --->   Operation 767 'zext' 'zext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_144, i3 0"   --->   Operation 768 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln1273_321 = zext i9 %shl_ln1273_104"   --->   Operation 769 'zext' 'zext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.71ns)   --->   "%r_V_303 = sub i10 %zext_ln1273_319, i10 %zext_ln1273_321"   --->   Operation 770 'sub' 'r_V_303' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_303, i32 1, i32 9"   --->   Operation 771 'partselect' 'trunc_ln818_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln17_63 = sext i9 %trunc_ln818_128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 772 'sext' 'sext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_460)   --->   "%sext_ln1273_107 = sext i9 %trunc_ln818_128"   --->   Operation 773 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_144, i4 0"   --->   Operation 774 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln1273_322 = zext i10 %shl_ln1273_105"   --->   Operation 775 'zext' 'zext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_144, i1 0"   --->   Operation 776 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln1273_323 = zext i7 %shl_ln1273_106"   --->   Operation 777 'zext' 'zext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.72ns)   --->   "%r_V_304 = add i11 %zext_ln1273_322, i11 %zext_ln1273_323"   --->   Operation 778 'add' 'r_V_304' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_304, i32 1, i32 10"   --->   Operation 779 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln17_86 = zext i10 %mult_V_155" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 780 'zext' 'zext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i6 %trunc_ln818_129"   --->   Operation 781 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i9 %sub_ln1273_159"   --->   Operation 782 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.71ns)   --->   "%r_V_306 = sub i10 %sext_ln1273_30, i10 %zext_ln1273_319"   --->   Operation 783 'sub' 'r_V_306' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_306, i32 1, i32 9"   --->   Operation 784 'partselect' 'trunc_ln818_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i9 %trunc_ln818_130"   --->   Operation 785 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.71ns)   --->   "%r_V_307 = add i10 %zext_ln1273_321, i10 %zext_ln1273_319"   --->   Operation 786 'add' 'r_V_307' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_307, i32 1, i32 9"   --->   Operation 787 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln818_48 = zext i9 %mult_V_156"   --->   Operation 788 'zext' 'zext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i8 %trunc_ln818_131"   --->   Operation 789 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1273_325 = zext i11 %sext_ln1273_111"   --->   Operation 790 'zext' 'zext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.71ns)   --->   "%sub_ln1273_162 = sub i10 0, i10 %zext_ln1273_321"   --->   Operation 791 'sub' 'sub_ln1273_162' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i10 %sub_ln1273_162"   --->   Operation 792 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.72ns)   --->   "%r_V_309 = sub i11 %sext_ln1273_31, i11 %zext_ln1273_317"   --->   Operation 793 'sub' 'r_V_309' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln818_132 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_309, i32 1, i32 10"   --->   Operation 794 'partselect' 'trunc_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i10 %trunc_ln818_132" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 795 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln1273_326 = zext i6 %p_read_143"   --->   Operation 796 'zext' 'zext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_143, i3 0"   --->   Operation 797 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln1273_327 = zext i9 %shl_ln1273_108"   --->   Operation 798 'zext' 'zext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_143, i1 0"   --->   Operation 799 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln1273_328 = zext i7 %shl_ln1273_109"   --->   Operation 800 'zext' 'zext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln1273_329 = zext i7 %shl_ln1273_109"   --->   Operation 801 'zext' 'zext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.71ns)   --->   "%r_V_310 = sub i10 %zext_ln1273_327, i10 %zext_ln1273_329"   --->   Operation 802 'sub' 'r_V_310' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln818_133 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_310, i32 1, i32 9"   --->   Operation 803 'partselect' 'trunc_ln818_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i9 %trunc_ln818_133"   --->   Operation 804 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1273_330 = zext i11 %sext_ln1273_112"   --->   Operation 805 'zext' 'zext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.71ns)   --->   "%sub_ln1273_165 = sub i10 0, i10 %zext_ln1273_327"   --->   Operation 806 'sub' 'sub_ln1273_165' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i10 %sub_ln1273_165"   --->   Operation 807 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.72ns)   --->   "%r_V_311 = sub i11 %sext_ln1273_32, i11 %zext_ln1273_328"   --->   Operation 808 'sub' 'r_V_311' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln818_134 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_311, i32 1, i32 10"   --->   Operation 809 'partselect' 'trunc_ln818_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln818_14 = sext i10 %trunc_ln818_134"   --->   Operation 810 'sext' 'sext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.71ns)   --->   "%r_V_312 = sub i10 %zext_ln1273_327, i10 %zext_ln1273_326"   --->   Operation 811 'sub' 'r_V_312' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln818_135 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_312, i32 1, i32 9"   --->   Operation 812 'partselect' 'trunc_ln818_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i9 %trunc_ln818_135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 813 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i11 %sext_ln70_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 814 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln1273_331 = zext i6 %p_read_142"   --->   Operation 815 'zext' 'zext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln1273_332 = zext i6 %p_read_142"   --->   Operation 816 'zext' 'zext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln1273_333 = zext i6 %p_read_142"   --->   Operation 817 'zext' 'zext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%r_V_313 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_142, i3 0"   --->   Operation 818 'bitconcatenate' 'r_V_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln1270_9 = zext i9 %r_V_313"   --->   Operation 819 'zext' 'zext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%mult_V_276 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_142, i2 0"   --->   Operation 820 'bitconcatenate' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln17_88 = zext i8 %mult_V_276" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 821 'zext' 'zext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%mult_V_159 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_142, i1 0"   --->   Operation 822 'bitconcatenate' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln1273_334 = zext i7 %mult_V_159"   --->   Operation 823 'zext' 'zext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln1273_335 = zext i7 %mult_V_159"   --->   Operation 824 'zext' 'zext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.70ns)   --->   "%r_V_314 = sub i8 0, i8 %zext_ln1273_335"   --->   Operation 825 'sub' 'r_V_314' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln818_136 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_314, i32 1, i32 7"   --->   Operation 826 'partselect' 'trunc_ln818_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i7 %trunc_ln818_136"   --->   Operation 827 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.70ns)   --->   "%sub_ln1273_169 = sub i9 0, i9 %zext_ln17_88"   --->   Operation 828 'sub' 'sub_ln1273_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i9 %sub_ln1273_169"   --->   Operation 829 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.71ns)   --->   "%r_V_315 = sub i10 %sext_ln1273_33, i10 %zext_ln1273_332"   --->   Operation 830 'sub' 'r_V_315' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln818_137 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_315, i32 1, i32 9"   --->   Operation 831 'partselect' 'trunc_ln818_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.71ns)   --->   "%r_V_316 = sub i10 %zext_ln1270_9, i10 %zext_ln1273_332"   --->   Operation 832 'sub' 'r_V_316' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln818_138 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_316, i32 1, i32 9"   --->   Operation 833 'partselect' 'trunc_ln818_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i9 %trunc_ln818_138"   --->   Operation 834 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1273_336 = zext i11 %sext_ln1273_115"   --->   Operation 835 'zext' 'zext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_142, i4 0"   --->   Operation 836 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1273_337 = zext i10 %shl_ln1273_110"   --->   Operation 837 'zext' 'zext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.72ns)   --->   "%r_V_317 = sub i11 %zext_ln1273_337, i11 %zext_ln1273_331"   --->   Operation 838 'sub' 'r_V_317' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln818_139 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_317, i32 1, i32 10"   --->   Operation 839 'partselect' 'trunc_ln818_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i10 %trunc_ln818_139"   --->   Operation 840 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln1273_338 = zext i11 %sext_ln1273_116"   --->   Operation 841 'zext' 'zext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.71ns)   --->   "%r_V_318 = add i10 %zext_ln1270_9, i10 %zext_ln1273_332"   --->   Operation 842 'add' 'r_V_318' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_318, i32 1, i32 9"   --->   Operation 843 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln818_49 = zext i9 %mult_V_160"   --->   Operation 844 'zext' 'zext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.70ns)   --->   "%r_V_320 = sub i9 %zext_ln17_88, i9 %zext_ln1273_333"   --->   Operation 845 'sub' 'r_V_320' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln818_140 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_320, i32 1, i32 8"   --->   Operation 846 'partselect' 'trunc_ln818_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i8 %trunc_ln818_140"   --->   Operation 847 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln1273_339 = zext i11 %sext_ln1273_117"   --->   Operation 848 'zext' 'zext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.71ns)   --->   "%sub_ln1273_174 = sub i10 0, i10 %zext_ln1270_9"   --->   Operation 849 'sub' 'sub_ln1273_174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i10 %sub_ln1273_174"   --->   Operation 850 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.72ns)   --->   "%r_V_321 = sub i11 %sext_ln1273_34, i11 %zext_ln1273_331"   --->   Operation 851 'sub' 'r_V_321' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln818_141 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_321, i32 1, i32 10"   --->   Operation 852 'partselect' 'trunc_ln818_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i10 %trunc_ln818_141"   --->   Operation 853 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.71ns)   --->   "%r_V_322 = sub i10 %zext_ln1270_9, i10 %zext_ln1273_334"   --->   Operation 854 'sub' 'r_V_322' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln818_142 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_322, i32 1, i32 9"   --->   Operation 855 'partselect' 'trunc_ln818_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i9 %trunc_ln818_142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 856 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i11 %sext_ln70_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 857 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln1273_340 = zext i6 %p_read_141"   --->   Operation 858 'zext' 'zext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%r_V_323 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_141, i1 0"   --->   Operation 859 'bitconcatenate' 'r_V_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln1270_10 = zext i7 %r_V_323"   --->   Operation 860 'zext' 'zext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_141, i5 0"   --->   Operation 861 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln1273_342 = zext i11 %shl_ln1273_111"   --->   Operation 862 'zext' 'zext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.73ns)   --->   "%r_V_324 = sub i12 0, i12 %zext_ln1273_342"   --->   Operation 863 'sub' 'r_V_324' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_324, i32 1, i32 11"   --->   Operation 864 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln17_64 = sext i11 %mult_V_161" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 865 'sext' 'sext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_141, i3 0"   --->   Operation 866 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln1273_343 = zext i9 %shl_ln1273_112"   --->   Operation 867 'zext' 'zext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.71ns)   --->   "%r_V_325 = sub i10 %zext_ln1270_10, i10 %zext_ln1273_343"   --->   Operation 868 'sub' 'r_V_325' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln818_143 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_325, i32 1, i32 9"   --->   Operation 869 'partselect' 'trunc_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i9 %trunc_ln818_143"   --->   Operation 870 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (1.23ns)   --->   "%r_V_326 = mul i10 %zext_ln1273_340, i10 11"   --->   Operation 871 'mul' 'r_V_326' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_326, i32 1, i32 9"   --->   Operation 872 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln17_90 = zext i9 %mult_V_162" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 873 'zext' 'zext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.71ns)   --->   "%r_V_327 = add i10 %zext_ln1273_343, i10 %zext_ln1270_10"   --->   Operation 874 'add' 'r_V_327' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_327, i32 1, i32 9"   --->   Operation 875 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln17_91 = zext i9 %mult_V_163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 876 'zext' 'zext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.71ns)   --->   "%r_V_329 = sub i10 0, i10 %zext_ln1273_343"   --->   Operation 877 'sub' 'r_V_329' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln818_145 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_329, i32 1, i32 9"   --->   Operation 878 'partselect' 'trunc_ln818_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln818_15 = sext i9 %trunc_ln818_145"   --->   Operation 879 'sext' 'sext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln1273_344 = zext i6 %p_read2081"   --->   Operation 880 'zext' 'zext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln1273_345 = zext i6 %p_read2081"   --->   Operation 881 'zext' 'zext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln1273_346 = zext i6 %p_read2081"   --->   Operation 882 'zext' 'zext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln17_93 = zext i9 %mult_V_165" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 883 'zext' 'zext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read2081, i2 0"   --->   Operation 884 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln1273_348 = zext i8 %shl_ln1273_113"   --->   Operation 885 'zext' 'zext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.70ns)   --->   "%r_V_331 = sub i9 %zext_ln1273_348, i9 %zext_ln1273_346"   --->   Operation 886 'sub' 'r_V_331' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln818_146 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_331, i32 1, i32 8"   --->   Operation 887 'partselect' 'trunc_ln818_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (1.23ns)   --->   "%r_V_332 = mul i11 %zext_ln1273_345, i11 21"   --->   Operation 888 'mul' 'r_V_332' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_332, i32 1, i32 10"   --->   Operation 889 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln818_50 = zext i10 %mult_V_167"   --->   Operation 890 'zext' 'zext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read2081, i3 0"   --->   Operation 891 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln1273_349 = zext i9 %shl_ln1273_114"   --->   Operation 892 'zext' 'zext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.71ns)   --->   "%r_V_333 = sub i10 %zext_ln1273_349, i10 %zext_ln1273_347"   --->   Operation 893 'sub' 'r_V_333' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln818_147 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_333, i32 1, i32 9"   --->   Operation 894 'partselect' 'trunc_ln818_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i9 %trunc_ln818_147"   --->   Operation 895 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln1273_350 = zext i11 %sext_ln1273_121"   --->   Operation 896 'zext' 'zext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.70ns)   --->   "%r_V_334 = sub i7 0, i7 %zext_ln1273_344"   --->   Operation 897 'sub' 'r_V_334' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln818_148 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_334, i32 1, i32 6"   --->   Operation 898 'partselect' 'trunc_ln818_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i6 %trunc_ln818_148"   --->   Operation 899 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read2081, i1 0"   --->   Operation 900 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln1273_351 = zext i7 %shl_ln1273_115"   --->   Operation 901 'zext' 'zext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.71ns)   --->   "%r_V_335 = sub i10 %zext_ln1273_351, i10 %zext_ln1273_349"   --->   Operation 902 'sub' 'r_V_335' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln818_149 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_335, i32 1, i32 9"   --->   Operation 903 'partselect' 'trunc_ln818_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i9 %trunc_ln818_149" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 904 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln1273_354 = zext i6 %p_read_140"   --->   Operation 905 'zext' 'zext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_140, i2 0"   --->   Operation 906 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln1273_355 = zext i8 %shl_ln1273_116"   --->   Operation 907 'zext' 'zext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.70ns)   --->   "%r_V_336 = sub i9 %zext_ln1273_355, i9 %zext_ln1273_354"   --->   Operation 908 'sub' 'r_V_336' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln818_150 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_336, i32 1, i32 8"   --->   Operation 909 'partselect' 'trunc_ln818_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i8 %trunc_ln818_150"   --->   Operation 910 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln1273_356 = zext i11 %sext_ln1273_123"   --->   Operation 911 'zext' 'zext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i9 %trunc_ln818_151"   --->   Operation 912 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln818_51 = zext i9 %mult_V_168"   --->   Operation 913 'zext' 'zext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln1273_359 = zext i6 %p_read_139"   --->   Operation 914 'zext' 'zext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln1273_361 = zext i6 %p_read_139"   --->   Operation 915 'zext' 'zext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_139, i2 0"   --->   Operation 916 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln1273_362 = zext i8 %shl_ln1273_119"   --->   Operation 917 'zext' 'zext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.70ns)   --->   "%r_V_342 = sub i9 0, i9 %zext_ln1273_362"   --->   Operation 918 'sub' 'r_V_342' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i9 %r_V_342"   --->   Operation 919 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.71ns)   --->   "%r_V_341 = sub i10 %sext_ln1273_36, i10 %zext_ln1273_360"   --->   Operation 920 'sub' 'r_V_341' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln818_153 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_341, i32 1, i32 9"   --->   Operation 921 'partselect' 'trunc_ln818_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i9 %trunc_ln818_153"   --->   Operation 922 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln818_154 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_342, i32 1, i32 8"   --->   Operation 923 'partselect' 'trunc_ln818_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i8 %trunc_ln818_154"   --->   Operation 924 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i9 %trunc_ln818_155"   --->   Operation 925 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.70ns)   --->   "%r_V_345 = sub i9 %zext_ln1273_359, i9 %zext_ln1273_362"   --->   Operation 926 'sub' 'r_V_345' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln818_156 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_345, i32 1, i32 8"   --->   Operation 927 'partselect' 'trunc_ln818_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i8 %trunc_ln818_156" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 928 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln1273_364 = zext i6 %p_read_138"   --->   Operation 929 'zext' 'zext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln1273_365 = zext i6 %p_read_138"   --->   Operation 930 'zext' 'zext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln1273_366 = zext i6 %p_read_138"   --->   Operation 931 'zext' 'zext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%r_V_570 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_138, i2 0"   --->   Operation 932 'bitconcatenate' 'r_V_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln1270_11 = zext i8 %r_V_570"   --->   Operation 933 'zext' 'zext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%mult_V_172 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_138, i1 0"   --->   Operation 934 'bitconcatenate' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln17_98 = zext i7 %mult_V_172" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 935 'zext' 'zext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln17_99 = zext i8 %r_V_570" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 936 'zext' 'zext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_138, i4 0"   --->   Operation 937 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln1273_367 = zext i10 %shl_ln1273_121"   --->   Operation 938 'zext' 'zext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.72ns)   --->   "%r_V_347 = sub i11 %zext_ln1270_11, i11 %zext_ln1273_367"   --->   Operation 939 'sub' 'r_V_347' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln818_157 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_347, i32 1, i32 10"   --->   Operation 940 'partselect' 'trunc_ln818_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i10 %trunc_ln818_157"   --->   Operation 941 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.72ns)   --->   "%r_V_348 = sub i11 %zext_ln1273_367, i11 %zext_ln1273_365"   --->   Operation 942 'sub' 'r_V_348' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln818_158 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_348, i32 1, i32 10"   --->   Operation 943 'partselect' 'trunc_ln818_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i10 %trunc_ln818_158"   --->   Operation 944 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln1273_368 = zext i11 %sext_ln1273_129"   --->   Operation 945 'zext' 'zext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (1.23ns)   --->   "%r_V_349 = mul i10 %zext_ln1273_366, i10 13"   --->   Operation 946 'mul' 'r_V_349' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_349, i32 1, i32 9"   --->   Operation 947 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln818_53 = zext i9 %mult_V_174"   --->   Operation 948 'zext' 'zext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.70ns)   --->   "%r_V_350 = sub i7 0, i7 %zext_ln1273_364"   --->   Operation 949 'sub' 'r_V_350' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln818_159 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_350, i32 1, i32 6"   --->   Operation 950 'partselect' 'trunc_ln818_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i6 %trunc_ln818_159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 951 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln1273_369 = zext i6 %p_read_137"   --->   Operation 952 'zext' 'zext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln1273_370 = zext i6 %p_read_137"   --->   Operation 953 'zext' 'zext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln1273_371 = zext i6 %p_read_137"   --->   Operation 954 'zext' 'zext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.70ns)   --->   "%r_V_351 = sub i7 0, i7 %zext_ln1273_369"   --->   Operation 955 'sub' 'r_V_351' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln818_160 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_351, i32 1, i32 6"   --->   Operation 956 'partselect' 'trunc_ln818_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i6 %trunc_ln818_160"   --->   Operation 957 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_137, i3 0"   --->   Operation 958 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln1273_372 = zext i9 %shl_ln1273_122"   --->   Operation 959 'zext' 'zext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.71ns)   --->   "%r_V_352 = add i10 %zext_ln1273_372, i10 %zext_ln1273_370"   --->   Operation 960 'add' 'r_V_352' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%mult_V_175 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_352, i32 1, i32 9"   --->   Operation 961 'partselect' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln17_100 = zext i9 %mult_V_175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 962 'zext' 'zext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%r_V_358 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_137, i2 0"   --->   Operation 963 'bitconcatenate' 'r_V_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln1273_373 = zext i8 %r_V_358"   --->   Operation 964 'zext' 'zext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.70ns)   --->   "%r_V_353 = sub i9 %zext_ln1273_373, i9 %zext_ln1273_371"   --->   Operation 965 'sub' 'r_V_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln818_161 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_353, i32 1, i32 8"   --->   Operation 966 'partselect' 'trunc_ln818_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i8 %trunc_ln818_161"   --->   Operation 967 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1273_374 = zext i11 %sext_ln1273_131"   --->   Operation 968 'zext' 'zext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln1273_375 = zext i7 %mult_V_176"   --->   Operation 969 'zext' 'zext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln1273_376 = zext i7 %mult_V_176"   --->   Operation 970 'zext' 'zext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.71ns)   --->   "%r_V_354 = sub i10 %zext_ln1273_372, i10 %zext_ln1273_376"   --->   Operation 971 'sub' 'r_V_354' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln818_162 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_354, i32 1, i32 9"   --->   Operation 972 'partselect' 'trunc_ln818_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i9 %trunc_ln818_162"   --->   Operation 973 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln1273_377 = zext i11 %sext_ln1273_132"   --->   Operation 974 'zext' 'zext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_137, i4 0"   --->   Operation 975 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln1273_378 = zext i10 %shl_ln1273_123"   --->   Operation 976 'zext' 'zext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.72ns)   --->   "%sub_ln1273_195 = sub i11 0, i11 %zext_ln1273_378"   --->   Operation 977 'sub' 'sub_ln1273_195' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i11 %sub_ln1273_195"   --->   Operation 978 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.73ns)   --->   "%r_V_355 = sub i12 %sext_ln1273_37, i12 %zext_ln1273_375"   --->   Operation 979 'sub' 'r_V_355' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_355, i32 1, i32 11"   --->   Operation 980 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln17_66 = sext i11 %mult_V_177" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 981 'sext' 'sext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln17_101 = zext i5 %mult_V_178" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 982 'zext' 'zext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln17_102 = zext i5 %mult_V_178" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 983 'zext' 'zext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_137, i5 0"   --->   Operation 984 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln1273_379 = zext i11 %shl_ln1273_124"   --->   Operation 985 'zext' 'zext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.73ns)   --->   "%r_V_356 = sub i12 0, i12 %zext_ln1273_379"   --->   Operation 986 'sub' 'r_V_356' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_356, i32 1, i32 11"   --->   Operation 987 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln17_67 = sext i11 %mult_V_179" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 988 'sext' 'sext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.71ns)   --->   "%r_V_357 = sub i10 0, i10 %zext_ln1273_372"   --->   Operation 989 'sub' 'r_V_357' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln818_163 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_357, i32 1, i32 9"   --->   Operation 990 'partselect' 'trunc_ln818_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i9 %trunc_ln818_163"   --->   Operation 991 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln1273_380 = zext i6 %p_read_136"   --->   Operation 992 'zext' 'zext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln1273_381 = zext i6 %p_read_136"   --->   Operation 993 'zext' 'zext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (1.23ns)   --->   "%r_V_359 = mul i10 %zext_ln1273_381, i10 13"   --->   Operation 994 'mul' 'r_V_359' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_359, i32 1, i32 9"   --->   Operation 995 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln17_104 = zext i9 %mult_V_180" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 996 'zext' 'zext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_136, i3 0"   --->   Operation 997 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln1273_382 = zext i9 %shl_ln1273_125"   --->   Operation 998 'zext' 'zext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%r_V_362 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_136, i1 0"   --->   Operation 999 'bitconcatenate' 'r_V_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln1273_383 = zext i7 %r_V_362"   --->   Operation 1000 'zext' 'zext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.71ns)   --->   "%r_V_360 = sub i10 %zext_ln1273_382, i10 %zext_ln1273_383"   --->   Operation 1001 'sub' 'r_V_360' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln818_164 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_360, i32 1, i32 9"   --->   Operation 1002 'partselect' 'trunc_ln818_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln17_68 = sext i9 %trunc_ln818_164" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1003 'sext' 'sext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln17_105 = zext i11 %sext_ln17_68" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1004 'zext' 'zext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln1273_384 = zext i11 %sext_ln17_68"   --->   Operation 1005 'zext' 'zext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.71ns)   --->   "%r_V_361 = add i10 %zext_ln1273_382, i10 %zext_ln1273_383"   --->   Operation 1006 'add' 'r_V_361' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_361, i32 1, i32 9"   --->   Operation 1007 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln17_106 = zext i9 %mult_V_181" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1008 'zext' 'zext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i8 %trunc_ln818_165"   --->   Operation 1009 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1273_389 = zext i11 %sext_ln1273_133"   --->   Operation 1010 'zext' 'zext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln1273_390 = zext i11 %sext_ln1273_133"   --->   Operation 1011 'zext' 'zext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln17_69 = sext i9 %trunc_ln818_166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1012 'sext' 'sext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i10 %trunc_ln818_167"   --->   Operation 1013 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln17_107 = zext i9 %mult_V_182" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1014 'zext' 'zext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln1273_392 = zext i6 %p_read_134"   --->   Operation 1015 'zext' 'zext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln1273_393 = zext i6 %p_read_134"   --->   Operation 1016 'zext' 'zext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (1.23ns)   --->   "%r_V_368 = mul i11 %zext_ln1273_393, i11 29"   --->   Operation 1017 'mul' 'r_V_368' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_368, i32 1, i32 10"   --->   Operation 1018 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln17_110 = zext i10 %mult_V_185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1019 'zext' 'zext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_134, i2 0"   --->   Operation 1020 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln1273_394 = zext i8 %shl_ln1273_128"   --->   Operation 1021 'zext' 'zext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.70ns)   --->   "%r_V_369 = sub i9 %zext_ln1273_392, i9 %zext_ln1273_394"   --->   Operation 1022 'sub' 'r_V_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln818_168 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_369, i32 1, i32 8"   --->   Operation 1023 'partselect' 'trunc_ln818_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i8 %trunc_ln818_168"   --->   Operation 1024 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i10 %sub_ln1273_203"   --->   Operation 1025 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_134, i1 0"   --->   Operation 1026 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln1273_396 = zext i7 %shl_ln1273_130"   --->   Operation 1027 'zext' 'zext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln1273_397 = zext i7 %shl_ln1273_130"   --->   Operation 1028 'zext' 'zext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.72ns)   --->   "%r_V_370 = sub i11 %sext_ln1273_39, i11 %zext_ln1273_397"   --->   Operation 1029 'sub' 'r_V_370' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln818_169 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_370, i32 1, i32 10"   --->   Operation 1030 'partselect' 'trunc_ln818_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i10 %trunc_ln818_169"   --->   Operation 1031 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (0.71ns)   --->   "%r_V_371 = sub i10 %zext_ln1273_396, i10 %zext_ln1273_395"   --->   Operation 1032 'sub' 'r_V_371' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln818_170 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_371, i32 1, i32 9"   --->   Operation 1033 'partselect' 'trunc_ln818_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i9 %trunc_ln818_170"   --->   Operation 1034 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.72ns)   --->   "%r_V_372 = sub i11 %sext_ln1273_39, i11 %zext_ln1273_393"   --->   Operation 1035 'sub' 'r_V_372' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln818_171 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_372, i32 1, i32 10"   --->   Operation 1036 'partselect' 'trunc_ln818_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln818_16 = sext i10 %trunc_ln818_171"   --->   Operation 1037 'sext' 'sext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln1273_54 = zext i6 %p_read_133"   --->   Operation 1038 'zext' 'zext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln1273_398 = zext i6 %p_read_133"   --->   Operation 1039 'zext' 'zext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln1273_399 = zext i6 %p_read_133"   --->   Operation 1040 'zext' 'zext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln1273_400 = zext i6 %p_read_133"   --->   Operation 1041 'zext' 'zext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln1273_401 = zext i6 %p_read_133"   --->   Operation 1042 'zext' 'zext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_V_187 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_133, i3 0"   --->   Operation 1043 'bitconcatenate' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln1273_402 = zext i9 %mult_V_187"   --->   Operation 1044 'zext' 'zext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.71ns)   --->   "%r_V_373 = sub i10 %zext_ln1273_402, i10 %zext_ln1273_400"   --->   Operation 1045 'sub' 'r_V_373' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln818_172 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_373, i32 1, i32 9"   --->   Operation 1046 'partselect' 'trunc_ln818_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (1.23ns)   --->   "%r_V_374 = mul i12 %zext_ln1273_54, i12 4069"   --->   Operation 1047 'mul' 'r_V_374' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_374, i32 1, i32 11"   --->   Operation 1048 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln17_71 = sext i11 %mult_V_188" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1049 'sext' 'sext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_133, i5 0"   --->   Operation 1050 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln1273_404 = zext i11 %shl_ln1273_131"   --->   Operation 1051 'zext' 'zext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%r_V_379 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_133, i2 0"   --->   Operation 1052 'bitconcatenate' 'r_V_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln1273_405 = zext i8 %r_V_379"   --->   Operation 1053 'zext' 'zext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln1273_406 = zext i8 %r_V_379"   --->   Operation 1054 'zext' 'zext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.73ns)   --->   "%r_V_375 = sub i12 %zext_ln1273_405, i12 %zext_ln1273_404"   --->   Operation 1055 'sub' 'r_V_375' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%mult_V_189 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_375, i32 1, i32 11"   --->   Operation 1056 'partselect' 'mult_V_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln17_72 = sext i11 %mult_V_189" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1057 'sext' 'sext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (1.23ns)   --->   "%r_V_376 = mul i10 %zext_ln1273_400, i10 11"   --->   Operation 1058 'mul' 'r_V_376' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_376, i32 1, i32 9"   --->   Operation 1059 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln17_111 = zext i9 %mult_V_190" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1060 'zext' 'zext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%r_V_571 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_133, i1 0"   --->   Operation 1061 'bitconcatenate' 'r_V_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln1270_12 = zext i7 %r_V_571"   --->   Operation 1062 'zext' 'zext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%r_V_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_133, i4 0"   --->   Operation 1063 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln1273_407 = zext i10 %r_V_6"   --->   Operation 1064 'zext' 'zext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.72ns)   --->   "%r_V_377 = add i11 %zext_ln1273_407, i11 %zext_ln1270_12"   --->   Operation 1065 'add' 'r_V_377' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_377, i32 1, i32 10"   --->   Operation 1066 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln17_112 = zext i10 %mult_V_191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1067 'zext' 'zext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (1.23ns)   --->   "%r_V_378 = mul i11 %zext_ln1273_399, i11 19"   --->   Operation 1068 'mul' 'r_V_378' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_378, i32 1, i32 10"   --->   Operation 1069 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln17_113 = zext i10 %mult_V_192" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1070 'zext' 'zext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln17_114 = zext i7 %r_V_571" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1071 'zext' 'zext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (1.23ns)   --->   "%r_V_380 = mul i12 %zext_ln1273_54, i12 4074"   --->   Operation 1072 'mul' 'r_V_380' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_380, i32 1, i32 11"   --->   Operation 1073 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln17_73 = sext i11 %mult_V_194" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1074 'sext' 'sext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.70ns)   --->   "%r_V_381 = sub i9 0, i9 %zext_ln1273_406"   --->   Operation 1075 'sub' 'r_V_381' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln818_173 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_381, i32 1, i32 8"   --->   Operation 1076 'partselect' 'trunc_ln818_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i8 %trunc_ln818_173"   --->   Operation 1077 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (1.23ns)   --->   "%r_V_382 = mul i11 %zext_ln1273_399, i11 25"   --->   Operation 1078 'mul' 'r_V_382' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_382, i32 1, i32 10"   --->   Operation 1079 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln17_115 = zext i10 %mult_V_195" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1080 'zext' 'zext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.71ns)   --->   "%r_V_383 = sub i10 %zext_ln1273_400, i10 %zext_ln1273_402"   --->   Operation 1081 'sub' 'r_V_383' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln818_174 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_383, i32 1, i32 9"   --->   Operation 1082 'partselect' 'trunc_ln818_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i9 %trunc_ln818_174" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1083 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln1273_55 = zext i6 %p_read_132"   --->   Operation 1084 'zext' 'zext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln1273_408 = zext i6 %p_read_132"   --->   Operation 1085 'zext' 'zext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln1273_409 = zext i6 %p_read_132"   --->   Operation 1086 'zext' 'zext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln1273_410 = zext i6 %p_read_132"   --->   Operation 1087 'zext' 'zext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_132, i3 0"   --->   Operation 1088 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln1273_411 = zext i9 %shl_ln1273_132"   --->   Operation 1089 'zext' 'zext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (0.71ns)   --->   "%sub_ln1273_210 = sub i10 0, i10 %zext_ln1273_411"   --->   Operation 1090 'sub' 'sub_ln1273_210' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i10 %sub_ln1273_210"   --->   Operation 1091 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.72ns)   --->   "%r_V_384 = sub i11 %sext_ln1273_40, i11 %zext_ln1273_409"   --->   Operation 1092 'sub' 'r_V_384' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln818_175 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_384, i32 1, i32 10"   --->   Operation 1093 'partselect' 'trunc_ln818_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i10 %trunc_ln818_175"   --->   Operation 1094 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_132, i2 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln1273_412 = zext i8 %shl_ln1273_133"   --->   Operation 1096 'zext' 'zext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.70ns)   --->   "%r_V_385 = sub i9 %zext_ln1273_412, i9 %zext_ln1273_410"   --->   Operation 1097 'sub' 'r_V_385' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln818_176 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_385, i32 1, i32 8"   --->   Operation 1098 'partselect' 'trunc_ln818_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i8 %trunc_ln818_176"   --->   Operation 1099 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln1273_413 = zext i11 %sext_ln1273_141"   --->   Operation 1100 'zext' 'zext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.71ns)   --->   "%r_V_386 = sub i10 %zext_ln1273_411, i10 %zext_ln1273_408"   --->   Operation 1101 'sub' 'r_V_386' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln818_177 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_386, i32 1, i32 9"   --->   Operation 1102 'partselect' 'trunc_ln818_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i9 %trunc_ln818_177"   --->   Operation 1103 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln1273_414 = zext i11 %sext_ln1273_142"   --->   Operation 1104 'zext' 'zext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_132, i5 0"   --->   Operation 1105 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln1273_415 = zext i11 %shl_ln1273_134"   --->   Operation 1106 'zext' 'zext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.73ns)   --->   "%r_V_387 = sub i12 %zext_ln1273_415, i12 %zext_ln1273_55"   --->   Operation 1107 'sub' 'r_V_387' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_387, i32 1, i32 11"   --->   Operation 1108 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln818_55 = zext i11 %mult_V_196"   --->   Operation 1109 'zext' 'zext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln17_116 = zext i11 %mult_V_196" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1110 'zext' 'zext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln1273_416 = zext i6 %p_read3091"   --->   Operation 1111 'zext' 'zext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln1273_417 = zext i6 %p_read3091"   --->   Operation 1112 'zext' 'zext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln1273_418 = zext i6 %p_read3091"   --->   Operation 1113 'zext' 'zext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln1273_419 = zext i6 %p_read3091"   --->   Operation 1114 'zext' 'zext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read3091, i3 0"   --->   Operation 1115 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln1273_420 = zext i9 %shl_ln1273_135"   --->   Operation 1116 'zext' 'zext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1117 [1/1] (0.71ns)   --->   "%r_V_388 = add i10 %zext_ln1273_420, i10 %zext_ln1273_418"   --->   Operation 1117 'add' 'r_V_388' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_388, i32 1, i32 9"   --->   Operation 1118 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.70ns)   --->   "%r_V_389 = sub i7 0, i7 %zext_ln1273_417"   --->   Operation 1119 'sub' 'r_V_389' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln818_178 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_389, i32 1, i32 6"   --->   Operation 1120 'partselect' 'trunc_ln818_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i6 %trunc_ln818_178"   --->   Operation 1121 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.71ns)   --->   "%r_V_390 = sub i10 %zext_ln1273_420, i10 %zext_ln1273_418"   --->   Operation 1122 'sub' 'r_V_390' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln818_179 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_390, i32 1, i32 9"   --->   Operation 1123 'partselect' 'trunc_ln818_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.71ns)   --->   "%sub_ln1273_217 = sub i10 0, i10 %zext_ln1273_420"   --->   Operation 1124 'sub' 'sub_ln1273_217' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i10 %sub_ln1273_217"   --->   Operation 1125 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.72ns)   --->   "%r_V_391 = sub i11 %sext_ln1273_41, i11 %zext_ln1273_416"   --->   Operation 1126 'sub' 'r_V_391' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln818_180 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_391, i32 1, i32 10"   --->   Operation 1127 'partselect' 'trunc_ln818_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i10 %trunc_ln818_180"   --->   Operation 1128 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read3091, i2 0"   --->   Operation 1129 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln1273_421 = zext i8 %shl_ln1273_136"   --->   Operation 1130 'zext' 'zext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.70ns)   --->   "%r_V_392 = add i9 %zext_ln1273_421, i9 %zext_ln1273_419"   --->   Operation 1131 'add' 'r_V_392' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_392, i32 1, i32 8"   --->   Operation 1132 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln818_57 = zext i8 %mult_V_199"   --->   Operation 1133 'zext' 'zext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln1273_422 = zext i6 %p_read_131"   --->   Operation 1134 'zext' 'zext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln1273_423 = zext i6 %p_read_131"   --->   Operation 1135 'zext' 'zext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln1273_424 = zext i6 %p_read_131"   --->   Operation 1136 'zext' 'zext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (1.23ns)   --->   "%r_V_393 = mul i10 %zext_ln1273_424, i10 11"   --->   Operation 1137 'mul' 'r_V_393' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_393, i32 1, i32 9"   --->   Operation 1138 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln818_58 = zext i9 %mult_V_200"   --->   Operation 1139 'zext' 'zext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%mult_V_277 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_131, i2 0"   --->   Operation 1140 'bitconcatenate' 'mult_V_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln1273_425 = zext i8 %mult_V_277"   --->   Operation 1141 'zext' 'zext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln1273_426 = zext i8 %mult_V_277"   --->   Operation 1142 'zext' 'zext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.70ns)   --->   "%r_V_394 = add i9 %zext_ln1273_426, i9 %zext_ln1273_422"   --->   Operation 1143 'add' 'r_V_394' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_394, i32 1, i32 8"   --->   Operation 1144 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln17_119 = zext i8 %mult_V_202" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1145 'zext' 'zext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%shl_ln1273_137 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_131, i4 0"   --->   Operation 1146 'bitconcatenate' 'shl_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln1273_427 = zext i10 %shl_ln1273_137"   --->   Operation 1147 'zext' 'zext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.72ns)   --->   "%r_V_395 = sub i11 %zext_ln1273_427, i11 %zext_ln1273_425"   --->   Operation 1148 'sub' 'r_V_395' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln818_181 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_395, i32 1, i32 10"   --->   Operation 1149 'partselect' 'trunc_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%r_V_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_131, i3 0"   --->   Operation 1150 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln1270_13 = zext i9 %r_V_7"   --->   Operation 1151 'zext' 'zext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln17_120 = zext i8 %mult_V_277" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1152 'zext' 'zext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%mult_V_203 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_131, i1 0"   --->   Operation 1153 'bitconcatenate' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln17_121 = zext i7 %mult_V_203" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1154 'zext' 'zext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.71ns)   --->   "%r_V_397 = sub i10 %zext_ln1273_424, i10 %zext_ln1270_13"   --->   Operation 1155 'sub' 'r_V_397' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln818_182 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_397, i32 1, i32 9"   --->   Operation 1156 'partselect' 'trunc_ln818_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i9 %trunc_ln818_182"   --->   Operation 1157 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.71ns)   --->   "%r_V_398 = add i10 %zext_ln1270_13, i10 %zext_ln1273_424"   --->   Operation 1158 'add' 'r_V_398' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_398, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1159 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln1273_58 = zext i6 %p_read_130"   --->   Operation 1160 'zext' 'zext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln1273_429 = zext i6 %p_read_130"   --->   Operation 1161 'zext' 'zext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln1273_430 = zext i6 %p_read_130"   --->   Operation 1162 'zext' 'zext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%mult_V_204 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_130, i1 0"   --->   Operation 1163 'bitconcatenate' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln1273_432 = zext i7 %mult_V_204"   --->   Operation 1164 'zext' 'zext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln1273_433 = zext i7 %mult_V_204"   --->   Operation 1165 'zext' 'zext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.70ns)   --->   "%r_V_399 = sub i8 0, i8 %zext_ln1273_433"   --->   Operation 1166 'sub' 'r_V_399' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln818_183 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_399, i32 1, i32 7"   --->   Operation 1167 'partselect' 'trunc_ln818_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln17_75 = sext i7 %trunc_ln818_183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1168 'sext' 'sext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i7 %trunc_ln818_183"   --->   Operation 1169 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%r_V_400 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_130, i2 0"   --->   Operation 1170 'bitconcatenate' 'r_V_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln1270_14 = zext i8 %r_V_400"   --->   Operation 1171 'zext' 'zext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln17_122 = zext i7 %mult_V_204" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1172 'zext' 'zext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i6 %trunc_ln818_184"   --->   Operation 1173 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%shl_ln1273_138 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_130, i3 0"   --->   Operation 1174 'bitconcatenate' 'shl_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln1273_434 = zext i9 %shl_ln1273_138"   --->   Operation 1175 'zext' 'zext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.71ns)   --->   "%sub_ln1273_222 = sub i10 0, i10 %zext_ln1273_434"   --->   Operation 1176 'sub' 'sub_ln1273_222' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i10 %sub_ln1273_222"   --->   Operation 1177 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.72ns)   --->   "%r_V_402 = sub i11 %sext_ln1273_42, i11 %zext_ln1273_432"   --->   Operation 1178 'sub' 'r_V_402' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln818_185 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_402, i32 1, i32 10"   --->   Operation 1179 'partselect' 'trunc_ln818_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln818_17 = sext i10 %trunc_ln818_185"   --->   Operation 1180 'sext' 'sext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.70ns)   --->   "%r_V_403 = sub i9 %zext_ln1270_14, i9 %zext_ln1273_430"   --->   Operation 1181 'sub' 'r_V_403' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln818_186 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_403, i32 1, i32 8"   --->   Operation 1182 'partselect' 'trunc_ln818_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i8 %trunc_ln818_186"   --->   Operation 1183 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln1273_435 = zext i11 %sext_ln1273_149"   --->   Operation 1184 'zext' 'zext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%shl_ln1273_139 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_130, i4 0"   --->   Operation 1185 'bitconcatenate' 'shl_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln1273_436 = zext i10 %shl_ln1273_139"   --->   Operation 1186 'zext' 'zext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.72ns)   --->   "%r_V_404 = add i11 %zext_ln1273_436, i11 %zext_ln1273_429"   --->   Operation 1187 'add' 'r_V_404' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_404, i32 1, i32 10"   --->   Operation 1188 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln17_123 = zext i10 %mult_V_206" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1189 'zext' 'zext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.70ns)   --->   "%r_V_405 = add i9 %zext_ln1270_14, i9 %zext_ln1273_430"   --->   Operation 1190 'add' 'r_V_405' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_405, i32 1, i32 8"   --->   Operation 1191 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln818_60 = zext i8 %mult_V_207"   --->   Operation 1192 'zext' 'zext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (1.23ns)   --->   "%r_V_406 = mul i12 %zext_ln1273_58, i12 4077"   --->   Operation 1193 'mul' 'r_V_406' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_406, i32 1, i32 11"   --->   Operation 1194 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln1273_437 = zext i6 %p_read_129"   --->   Operation 1195 'zext' 'zext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln1273_438 = zext i6 %p_read_129"   --->   Operation 1196 'zext' 'zext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln1273_439 = zext i6 %p_read_129"   --->   Operation 1197 'zext' 'zext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%r_V_407 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_129, i3 0"   --->   Operation 1198 'bitconcatenate' 'r_V_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln1270_15 = zext i9 %r_V_407"   --->   Operation 1199 'zext' 'zext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%mult_V_209 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_129, i2 0"   --->   Operation 1200 'bitconcatenate' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln17_124 = zext i8 %mult_V_209" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1201 'zext' 'zext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.71ns)   --->   "%r_V_408 = sub i10 0, i10 %zext_ln1270_15"   --->   Operation 1202 'sub' 'r_V_408' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i10 %r_V_408"   --->   Operation 1203 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln818_187 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_408, i32 1, i32 9"   --->   Operation 1204 'partselect' 'trunc_ln818_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln1273_140 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_129, i4 0"   --->   Operation 1205 'bitconcatenate' 'shl_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln1273_440 = zext i10 %shl_ln1273_140"   --->   Operation 1206 'zext' 'zext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.72ns)   --->   "%r_V_409 = add i11 %zext_ln1273_440, i11 %zext_ln1273_437"   --->   Operation 1207 'add' 'r_V_409' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_409, i32 1, i32 10"   --->   Operation 1208 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln17_125 = zext i10 %mult_V_210" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1209 'zext' 'zext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (1.23ns)   --->   "%r_V_410 = mul i10 %zext_ln1273_438, i10 11"   --->   Operation 1210 'mul' 'r_V_410' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_410, i32 1, i32 9"   --->   Operation 1211 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln818_61 = zext i9 %mult_V_211"   --->   Operation 1212 'zext' 'zext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln17_126 = zext i9 %mult_V_211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1213 'zext' 'zext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.72ns)   --->   "%r_V_411 = sub i11 0, i11 %zext_ln1273_440"   --->   Operation 1214 'sub' 'r_V_411' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln818_188 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_411, i32 1, i32 10"   --->   Operation 1215 'partselect' 'trunc_ln818_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (1.23ns)   --->   "%r_V_412 = mul i11 %zext_ln1273_437, i11 2035"   --->   Operation 1216 'mul' 'r_V_412' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln818_189 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_412, i32 1, i32 10"   --->   Operation 1217 'partselect' 'trunc_ln818_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln1273_441 = zext i8 %mult_V_209"   --->   Operation 1218 'zext' 'zext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln1273_442 = zext i8 %mult_V_209"   --->   Operation 1219 'zext' 'zext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.70ns)   --->   "%r_V_413 = add i9 %zext_ln1273_442, i9 %zext_ln1273_439"   --->   Operation 1220 'add' 'r_V_413' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_413, i32 1, i32 8"   --->   Operation 1221 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln17_127 = zext i8 %mult_V_212" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1222 'zext' 'zext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.72ns)   --->   "%r_V_414 = sub i11 %zext_ln1273_440, i11 %zext_ln1273_441"   --->   Operation 1223 'sub' 'r_V_414' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln818_190 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_414, i32 1, i32 10"   --->   Operation 1224 'partselect' 'trunc_ln818_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i10 %trunc_ln818_190"   --->   Operation 1225 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln1273_443 = zext i11 %sext_ln1273_153"   --->   Operation 1226 'zext' 'zext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.72ns)   --->   "%r_V_415 = sub i11 %sext_ln1270_13, i11 %zext_ln1273_437"   --->   Operation 1227 'sub' 'r_V_415' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln818_191 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_415, i32 1, i32 10"   --->   Operation 1228 'partselect' 'trunc_ln818_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln818_18 = sext i10 %trunc_ln818_191"   --->   Operation 1229 'sext' 'sext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln17_128 = zext i5 %mult_V_213" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1230 'zext' 'zext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln1273_444 = zext i6 %p_read_128"   --->   Operation 1231 'zext' 'zext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%r_V_572 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_128, i1 0"   --->   Operation 1232 'bitconcatenate' 'r_V_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln1273_445 = zext i7 %r_V_572"   --->   Operation 1233 'zext' 'zext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln1273_446 = zext i7 %r_V_572"   --->   Operation 1234 'zext' 'zext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.70ns)   --->   "%r_V_416 = sub i8 0, i8 %zext_ln1273_446"   --->   Operation 1235 'sub' 'r_V_416' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln818_192 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_416, i32 1, i32 7"   --->   Operation 1236 'partselect' 'trunc_ln818_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i7 %trunc_ln818_192"   --->   Operation 1237 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%shl_ln1273_141 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_128, i3 0"   --->   Operation 1238 'bitconcatenate' 'shl_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln1273_447 = zext i9 %shl_ln1273_141"   --->   Operation 1239 'zext' 'zext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.71ns)   --->   "%r_V_418 = sub i10 %zext_ln1273_447, i10 %zext_ln1273_445"   --->   Operation 1240 'sub' 'r_V_418' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln818_193 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_418, i32 1, i32 9"   --->   Operation 1241 'partselect' 'trunc_ln818_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i9 %trunc_ln818_193"   --->   Operation 1242 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln1273_448 = zext i11 %sext_ln1273_155"   --->   Operation 1243 'zext' 'zext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.71ns)   --->   "%r_V_419 = sub i10 %zext_ln1273_447, i10 %zext_ln1273_444"   --->   Operation 1244 'sub' 'r_V_419' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln818_194 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_419, i32 1, i32 9"   --->   Operation 1245 'partselect' 'trunc_ln818_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i9 %trunc_ln818_194" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1246 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i11 %sext_ln70_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1247 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln1273_449 = zext i6 %p_read_127"   --->   Operation 1248 'zext' 'zext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln1273_450 = zext i6 %p_read_127"   --->   Operation 1249 'zext' 'zext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%shl_ln1273_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_127, i4 0"   --->   Operation 1250 'bitconcatenate' 'shl_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln1273_451 = zext i10 %shl_ln1273_142"   --->   Operation 1251 'zext' 'zext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.72ns)   --->   "%r_V_420 = sub i11 %zext_ln1273_451, i11 %zext_ln1273_449"   --->   Operation 1252 'sub' 'r_V_420' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln818_195 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_420, i32 1, i32 10"   --->   Operation 1253 'partselect' 'trunc_ln818_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i10 %trunc_ln818_195"   --->   Operation 1254 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln1273_452 = zext i11 %sext_ln1273_156"   --->   Operation 1255 'zext' 'zext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%mult_V_216 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_127, i2 0"   --->   Operation 1256 'bitconcatenate' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln1273_453 = zext i8 %mult_V_216"   --->   Operation 1257 'zext' 'zext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.72ns)   --->   "%r_V_421 = sub i11 %zext_ln1273_451, i11 %zext_ln1273_453"   --->   Operation 1258 'sub' 'r_V_421' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln818_196 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_421, i32 1, i32 10"   --->   Operation 1259 'partselect' 'trunc_ln818_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%r_V_422 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_127, i3 0"   --->   Operation 1260 'bitconcatenate' 'r_V_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln1270_16 = zext i9 %r_V_422"   --->   Operation 1261 'zext' 'zext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln17_129 = zext i8 %mult_V_216" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1262 'zext' 'zext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.71ns)   --->   "%r_V_423 = sub i10 %zext_ln1270_16, i10 %zext_ln1273_450"   --->   Operation 1263 'sub' 'r_V_423' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln818_197 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_423, i32 1, i32 9"   --->   Operation 1264 'partselect' 'trunc_ln818_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i9 %trunc_ln818_197" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1265 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i11 %sext_ln70_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1266 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln1273_62 = zext i6 %p_read_126"   --->   Operation 1267 'zext' 'zext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln1273_455 = zext i6 %p_read_126"   --->   Operation 1268 'zext' 'zext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln1273_456 = zext i6 %p_read_126"   --->   Operation 1269 'zext' 'zext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln1273_457 = zext i6 %p_read_126"   --->   Operation 1270 'zext' 'zext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln1273_458 = zext i6 %p_read_126"   --->   Operation 1271 'zext' 'zext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%shl_ln1273_143 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_126, i4 0"   --->   Operation 1272 'bitconcatenate' 'shl_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln1273_459 = zext i10 %shl_ln1273_143"   --->   Operation 1273 'zext' 'zext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%r_V_428 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_126, i1 0"   --->   Operation 1274 'bitconcatenate' 'r_V_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln1273_460 = zext i7 %r_V_428"   --->   Operation 1275 'zext' 'zext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.72ns)   --->   "%r_V_424 = sub i11 %zext_ln1273_459, i11 %zext_ln1273_460"   --->   Operation 1276 'sub' 'r_V_424' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln818_198 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_424, i32 1, i32 10"   --->   Operation 1277 'partselect' 'trunc_ln818_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.72ns)   --->   "%r_V_425 = sub i11 %zext_ln1273_460, i11 %zext_ln1273_459"   --->   Operation 1278 'sub' 'r_V_425' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln818_199 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_425, i32 1, i32 10"   --->   Operation 1279 'partselect' 'trunc_ln818_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%shl_ln1273_144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_126, i2 0"   --->   Operation 1280 'bitconcatenate' 'shl_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln1273_462 = zext i8 %shl_ln1273_144"   --->   Operation 1281 'zext' 'zext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.70ns)   --->   "%r_V_426 = sub i9 %zext_ln1273_456, i9 %zext_ln1273_462"   --->   Operation 1282 'sub' 'r_V_426' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln818_200 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_426, i32 1, i32 8"   --->   Operation 1283 'partselect' 'trunc_ln818_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i8 %trunc_ln818_200"   --->   Operation 1284 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln1273_463 = zext i8 %shl_ln1273_144"   --->   Operation 1285 'zext' 'zext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.72ns)   --->   "%r_V_427 = sub i11 %zext_ln1273_459, i11 %zext_ln1273_463"   --->   Operation 1286 'sub' 'r_V_427' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln818_201 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_427, i32 1, i32 10"   --->   Operation 1287 'partselect' 'trunc_ln818_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i10 %trunc_ln818_201"   --->   Operation 1288 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln1270_28 = zext i11 %sext_ln1270_14"   --->   Operation 1289 'zext' 'zext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (1.23ns)   --->   "%r_V_429 = mul i10 %zext_ln1273_458, i10 13"   --->   Operation 1290 'mul' 'r_V_429' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_429, i32 1, i32 9"   --->   Operation 1291 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln17_130 = zext i9 %mult_V_217" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1292 'zext' 'zext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (0.72ns)   --->   "%r_V_430 = sub i11 %zext_ln1273_455, i11 %zext_ln1273_459"   --->   Operation 1293 'sub' 'r_V_430' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln818_202 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_430, i32 1, i32 10"   --->   Operation 1294 'partselect' 'trunc_ln818_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i10 %trunc_ln818_202"   --->   Operation 1295 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%shl_ln1273_145 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_126, i5 0"   --->   Operation 1296 'bitconcatenate' 'shl_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln1273_464 = zext i11 %shl_ln1273_145"   --->   Operation 1297 'zext' 'zext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.73ns)   --->   "%r_V_431 = sub i12 %zext_ln1273_464, i12 %zext_ln1273_62"   --->   Operation 1298 'sub' 'r_V_431' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_431, i32 1, i32 11"   --->   Operation 1299 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln17_131 = zext i11 %mult_V_218" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1300 'zext' 'zext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (1.23ns)   --->   "%r_V_432 = mul i12 %zext_ln1273_62, i12 4067"   --->   Operation 1301 'mul' 'r_V_432' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_432, i32 1, i32 11"   --->   Operation 1302 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln17_77 = sext i11 %mult_V_219" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1303 'sext' 'sext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%shl_ln1273_146 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_126, i3 0"   --->   Operation 1304 'bitconcatenate' 'shl_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln1273_465 = zext i9 %shl_ln1273_146"   --->   Operation 1305 'zext' 'zext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.71ns)   --->   "%r_V_433 = sub i10 %zext_ln1273_458, i10 %zext_ln1273_465"   --->   Operation 1306 'sub' 'r_V_433' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln818_203 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_433, i32 1, i32 9"   --->   Operation 1307 'partselect' 'trunc_ln818_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i9 %trunc_ln818_203"   --->   Operation 1308 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.72ns)   --->   "%r_V_434 = sub i11 %zext_ln1273_459, i11 %zext_ln1273_455"   --->   Operation 1309 'sub' 'r_V_434' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln818_204 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_434, i32 1, i32 10"   --->   Operation 1310 'partselect' 'trunc_ln818_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i10 %trunc_ln818_204"   --->   Operation 1311 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln1273_466 = zext i11 %sext_ln1273_163"   --->   Operation 1312 'zext' 'zext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.70ns)   --->   "%r_V_435 = add i9 %zext_ln1273_462, i9 %zext_ln1273_456"   --->   Operation 1313 'add' 'r_V_435' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_435, i32 1, i32 8"   --->   Operation 1314 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln818_63 = zext i8 %mult_V_220"   --->   Operation 1315 'zext' 'zext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln1273_467 = zext i6 %p_read_125"   --->   Operation 1316 'zext' 'zext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln1273_468 = zext i6 %p_read_125"   --->   Operation 1317 'zext' 'zext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.00ns)   --->   "%shl_ln1273_147 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_125, i4 0"   --->   Operation 1318 'bitconcatenate' 'shl_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln1273_469 = zext i10 %shl_ln1273_147"   --->   Operation 1319 'zext' 'zext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.72ns)   --->   "%r_V_436 = sub i11 %zext_ln1273_469, i11 %zext_ln1273_467"   --->   Operation 1320 'sub' 'r_V_436' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln818_205 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_436, i32 1, i32 10"   --->   Operation 1321 'partselect' 'trunc_ln818_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i10 %trunc_ln818_205"   --->   Operation 1322 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln1273_470 = zext i11 %sext_ln1273_164"   --->   Operation 1323 'zext' 'zext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%shl_ln1273_148 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_125, i5 0"   --->   Operation 1324 'bitconcatenate' 'shl_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln1273_471 = zext i11 %shl_ln1273_148"   --->   Operation 1325 'zext' 'zext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%shl_ln1273_149 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_125, i3 0"   --->   Operation 1326 'bitconcatenate' 'shl_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln1273_472 = zext i9 %shl_ln1273_149"   --->   Operation 1327 'zext' 'zext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.73ns)   --->   "%r_V_437 = sub i12 %zext_ln1273_471, i12 %zext_ln1273_472"   --->   Operation 1328 'sub' 'r_V_437' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%mult_V_221 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_437, i32 1, i32 11"   --->   Operation 1329 'partselect' 'mult_V_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln818_64 = zext i11 %mult_V_221"   --->   Operation 1330 'zext' 'zext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln1273_473 = zext i6 %p_read_124"   --->   Operation 1331 'zext' 'zext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.00ns)   --->   "%r_V_438 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_124, i1 0"   --->   Operation 1332 'bitconcatenate' 'r_V_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln1270_17 = zext i7 %r_V_438"   --->   Operation 1333 'zext' 'zext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln17_132 = zext i6 %p_read_124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1334 'zext' 'zext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%shl_ln1273_150 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_124, i4 0"   --->   Operation 1335 'bitconcatenate' 'shl_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln1273_474 = zext i10 %shl_ln1273_150"   --->   Operation 1336 'zext' 'zext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.72ns)   --->   "%r_V_439 = sub i11 %zext_ln1273_474, i11 %zext_ln1270_17"   --->   Operation 1337 'sub' 'r_V_439' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln818_206 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_439, i32 1, i32 10"   --->   Operation 1338 'partselect' 'trunc_ln818_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i10 %trunc_ln818_206"   --->   Operation 1339 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln1273_475 = zext i11 %sext_ln1273_165"   --->   Operation 1340 'zext' 'zext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.72ns)   --->   "%r_V_440 = sub i11 %zext_ln1273_474, i11 %zext_ln1273_473"   --->   Operation 1341 'sub' 'r_V_440' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln818_207 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_440, i32 1, i32 10"   --->   Operation 1342 'partselect' 'trunc_ln818_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i10 %trunc_ln818_207"   --->   Operation 1343 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln1273_476 = zext i11 %sext_ln1273_166"   --->   Operation 1344 'zext' 'zext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1345 [1/1] (0.72ns)   --->   "%r_V_441 = add i11 %zext_ln1273_474, i11 %zext_ln1270_17"   --->   Operation 1345 'add' 'r_V_441' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_441, i32 1, i32 10"   --->   Operation 1346 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln17_133 = zext i10 %mult_V_222" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1347 'zext' 'zext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln1273_477 = zext i6 %p_read_123"   --->   Operation 1348 'zext' 'zext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (0.00ns)   --->   "%shl_ln1273_151 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_123, i2 0"   --->   Operation 1349 'bitconcatenate' 'shl_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln1273_478 = zext i8 %shl_ln1273_151"   --->   Operation 1350 'zext' 'zext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.70ns)   --->   "%r_V_442 = sub i9 %zext_ln1273_478, i9 %zext_ln1273_477"   --->   Operation 1351 'sub' 'r_V_442' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln818_208 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_442, i32 1, i32 8"   --->   Operation 1352 'partselect' 'trunc_ln818_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i8 %trunc_ln818_208"   --->   Operation 1353 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln1273_479 = zext i11 %sext_ln1273_167"   --->   Operation 1354 'zext' 'zext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%shl_ln1273_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_123, i3 0"   --->   Operation 1355 'bitconcatenate' 'shl_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln1273_480 = zext i9 %shl_ln1273_152"   --->   Operation 1356 'zext' 'zext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1357 [1/1] (0.71ns)   --->   "%sub_ln1273_245 = sub i10 0, i10 %zext_ln1273_480"   --->   Operation 1357 'sub' 'sub_ln1273_245' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i10 %sub_ln1273_245"   --->   Operation 1358 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln1273_153 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_123, i1 0"   --->   Operation 1359 'bitconcatenate' 'shl_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln1273_481 = zext i7 %shl_ln1273_153"   --->   Operation 1360 'zext' 'zext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln1273_482 = zext i7 %shl_ln1273_153"   --->   Operation 1361 'zext' 'zext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.72ns)   --->   "%r_V_443 = sub i11 %sext_ln1273_43, i11 %zext_ln1273_482"   --->   Operation 1362 'sub' 'r_V_443' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln818_209 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_443, i32 1, i32 10"   --->   Operation 1363 'partselect' 'trunc_ln818_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i10 %trunc_ln818_209"   --->   Operation 1364 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (0.71ns)   --->   "%r_V_444 = sub i10 %zext_ln1273_480, i10 %zext_ln1273_481"   --->   Operation 1365 'sub' 'r_V_444' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln818_210 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_444, i32 1, i32 9"   --->   Operation 1366 'partselect' 'trunc_ln818_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.71ns)   --->   "%r_V_445 = sub i10 %zext_ln1273_481, i10 %zext_ln1273_480"   --->   Operation 1367 'sub' 'r_V_445' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln818_211 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_445, i32 1, i32 9"   --->   Operation 1368 'partselect' 'trunc_ln818_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i9 %trunc_ln818_211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1369 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln1273_484 = zext i6 %p_read40101"   --->   Operation 1370 'zext' 'zext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%r_V_446 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read40101, i3 0"   --->   Operation 1371 'bitconcatenate' 'r_V_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln1270_18 = zext i9 %r_V_446"   --->   Operation 1372 'zext' 'zext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%mult_V_223 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read40101, i2 0"   --->   Operation 1373 'bitconcatenate' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln17_134 = zext i8 %mult_V_223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1374 'zext' 'zext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln17_135 = zext i8 %mult_V_223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1375 'zext' 'zext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%r_V_573 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read40101, i1 0"   --->   Operation 1376 'bitconcatenate' 'r_V_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln1273_485 = zext i7 %r_V_573"   --->   Operation 1377 'zext' 'zext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln1273_486 = zext i7 %r_V_573"   --->   Operation 1378 'zext' 'zext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln1273_487 = zext i7 %r_V_573"   --->   Operation 1379 'zext' 'zext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1380 [1/1] (0.71ns)   --->   "%r_V_447 = sub i10 %zext_ln1270_18, i10 %zext_ln1273_487"   --->   Operation 1380 'sub' 'r_V_447' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln818_212 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_447, i32 1, i32 9"   --->   Operation 1381 'partselect' 'trunc_ln818_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%shl_ln1273_154 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read40101, i4 0"   --->   Operation 1382 'bitconcatenate' 'shl_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln1273_489 = zext i10 %shl_ln1273_154"   --->   Operation 1383 'zext' 'zext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.72ns)   --->   "%r_V_448 = sub i11 %zext_ln1273_484, i11 %zext_ln1273_489"   --->   Operation 1384 'sub' 'r_V_448' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/1] (0.00ns)   --->   "%trunc_ln818_213 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_448, i32 1, i32 10"   --->   Operation 1385 'partselect' 'trunc_ln818_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (0.72ns)   --->   "%r_V_449 = sub i11 %zext_ln1273_489, i11 %zext_ln1273_484"   --->   Operation 1386 'sub' 'r_V_449' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln818_214 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_449, i32 1, i32 10"   --->   Operation 1387 'partselect' 'trunc_ln818_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln17_136 = zext i7 %r_V_573" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1388 'zext' 'zext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.70ns)   --->   "%r_V_451 = sub i8 0, i8 %zext_ln1273_486"   --->   Operation 1389 'sub' 'r_V_451' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln818_215 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_451, i32 1, i32 7"   --->   Operation 1390 'partselect' 'trunc_ln818_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i7 %trunc_ln818_215"   --->   Operation 1391 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.72ns)   --->   "%r_V_452 = add i11 %zext_ln1273_489, i11 %zext_ln1273_485"   --->   Operation 1392 'add' 'r_V_452' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_452, i32 1, i32 10"   --->   Operation 1393 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln17_137 = zext i10 %mult_V_225" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1394 'zext' 'zext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.71ns)   --->   "%r_V_453 = sub i10 0, i10 %zext_ln1270_18"   --->   Operation 1395 'sub' 'r_V_453' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln818_216 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_453, i32 1, i32 9"   --->   Operation 1396 'partselect' 'trunc_ln818_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i9 %trunc_ln818_216"   --->   Operation 1397 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (1.23ns)   --->   "%r_V_454 = mul i11 %zext_ln1273_484, i11 22"   --->   Operation 1398 'mul' 'r_V_454' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_454, i32 1, i32 10"   --->   Operation 1399 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln818_65 = zext i10 %mult_V_226"   --->   Operation 1400 'zext' 'zext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln17_138 = zext i5 %mult_V_227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1401 'zext' 'zext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln1273_491 = zext i6 %p_read_122"   --->   Operation 1402 'zext' 'zext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln1273_492 = zext i6 %p_read_122"   --->   Operation 1403 'zext' 'zext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln1273_493 = zext i6 %p_read_122"   --->   Operation 1404 'zext' 'zext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1405 [1/1] (0.70ns)   --->   "%r_V_455 = sub i7 0, i7 %zext_ln1273_493"   --->   Operation 1405 'sub' 'r_V_455' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln818_217 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_455, i32 1, i32 6"   --->   Operation 1406 'partselect' 'trunc_ln818_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i6 %trunc_ln818_217"   --->   Operation 1407 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%r_V_456 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_122, i4 0"   --->   Operation 1408 'bitconcatenate' 'r_V_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln1270_19 = zext i10 %r_V_456"   --->   Operation 1409 'zext' 'zext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%r_V_457 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_122, i2 0"   --->   Operation 1410 'bitconcatenate' 'r_V_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln1270_20 = zext i8 %r_V_457"   --->   Operation 1411 'zext' 'zext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%mult_V_229 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_122, i1 0"   --->   Operation 1412 'bitconcatenate' 'mult_V_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln17_140 = zext i7 %mult_V_229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1413 'zext' 'zext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln1273_494 = zext i7 %mult_V_229"   --->   Operation 1414 'zext' 'zext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.70ns)   --->   "%r_V_458 = sub i8 0, i8 %zext_ln1273_494"   --->   Operation 1415 'sub' 'r_V_458' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln818_218 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_458, i32 1, i32 7"   --->   Operation 1416 'partselect' 'trunc_ln818_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i7 %trunc_ln818_218"   --->   Operation 1417 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.72ns)   --->   "%r_V_459 = sub i11 %zext_ln1270_19, i11 %zext_ln1273_492"   --->   Operation 1418 'sub' 'r_V_459' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln818_219 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_459, i32 1, i32 10"   --->   Operation 1419 'partselect' 'trunc_ln818_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i10 %trunc_ln818_219"   --->   Operation 1420 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln1273_495 = zext i11 %sext_ln1273_176"   --->   Operation 1421 'zext' 'zext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (0.70ns)   --->   "%r_V_460 = sub i9 %zext_ln1273_491, i9 %zext_ln1270_20"   --->   Operation 1422 'sub' 'r_V_460' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln818_220 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_460, i32 1, i32 8"   --->   Operation 1423 'partselect' 'trunc_ln818_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i8 %trunc_ln818_220"   --->   Operation 1424 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.70ns)   --->   "%r_V_461 = add i9 %zext_ln1270_20, i9 %zext_ln1273_491"   --->   Operation 1425 'add' 'r_V_461' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_461, i32 1, i32 8"   --->   Operation 1426 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln818_66 = zext i8 %mult_V_230"   --->   Operation 1427 'zext' 'zext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln1273_68 = zext i6 %p_read_121"   --->   Operation 1428 'zext' 'zext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln1273_496 = zext i6 %p_read_121"   --->   Operation 1429 'zext' 'zext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%mult_V_231 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_121, i2 0"   --->   Operation 1430 'bitconcatenate' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln1273_498 = zext i8 %mult_V_231"   --->   Operation 1431 'zext' 'zext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.70ns)   --->   "%r_V_462 = sub i9 0, i9 %zext_ln1273_498"   --->   Operation 1432 'sub' 'r_V_462' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln818_221 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_462, i32 1, i32 8"   --->   Operation 1433 'partselect' 'trunc_ln818_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i8 %trunc_ln818_221"   --->   Operation 1434 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (1.23ns)   --->   "%r_V_464 = mul i11 %zext_ln1273_496, i11 26"   --->   Operation 1435 'mul' 'r_V_464' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_464, i32 1, i32 10"   --->   Operation 1436 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln17_141 = zext i10 %mult_V_232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1437 'zext' 'zext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%r_V_466 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_121, i3 0"   --->   Operation 1438 'bitconcatenate' 'r_V_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln1273_499 = zext i9 %r_V_466"   --->   Operation 1439 'zext' 'zext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%r_V_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_121, i1 0"   --->   Operation 1440 'bitconcatenate' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln1273_500 = zext i7 %r_V_8"   --->   Operation 1441 'zext' 'zext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.71ns)   --->   "%r_V_465 = sub i10 %zext_ln1273_499, i10 %zext_ln1273_500"   --->   Operation 1442 'sub' 'r_V_465' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln818_223 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_465, i32 1, i32 9"   --->   Operation 1443 'partselect' 'trunc_ln818_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i9 %trunc_ln818_223"   --->   Operation 1444 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln1270_29 = zext i11 %sext_ln1270_15"   --->   Operation 1445 'zext' 'zext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln17_142 = zext i8 %mult_V_231" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1446 'zext' 'zext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%shl_ln1273_155 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_121, i5 0"   --->   Operation 1447 'bitconcatenate' 'shl_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln1273_501 = zext i11 %shl_ln1273_155"   --->   Operation 1448 'zext' 'zext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1449 [1/1] (0.73ns)   --->   "%r_V_467 = sub i12 %zext_ln1273_501, i12 %zext_ln1273_68"   --->   Operation 1449 'sub' 'r_V_467' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_467, i32 1, i32 11"   --->   Operation 1450 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln818_67 = zext i11 %mult_V_233"   --->   Operation 1451 'zext' 'zext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln1273_502 = zext i6 %p_read_120"   --->   Operation 1452 'zext' 'zext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln1273_503 = zext i6 %p_read_120"   --->   Operation 1453 'zext' 'zext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (1.23ns)   --->   "%r_V_468 = mul i10 %zext_ln1273_503, i10 11"   --->   Operation 1454 'mul' 'r_V_468' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_468, i32 1, i32 9"   --->   Operation 1455 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln818_68 = zext i9 %mult_V_234"   --->   Operation 1456 'zext' 'zext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (0.00ns)   --->   "%shl_ln1273_156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_120, i4 0"   --->   Operation 1457 'bitconcatenate' 'shl_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln1273_504 = zext i10 %shl_ln1273_156"   --->   Operation 1458 'zext' 'zext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.00ns)   --->   "%r_V_472 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_120, i1 0"   --->   Operation 1459 'bitconcatenate' 'r_V_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln1273_505 = zext i7 %r_V_472"   --->   Operation 1460 'zext' 'zext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln1273_506 = zext i7 %r_V_472"   --->   Operation 1461 'zext' 'zext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.72ns)   --->   "%r_V_469 = sub i11 %zext_ln1273_506, i11 %zext_ln1273_504"   --->   Operation 1462 'sub' 'r_V_469' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%trunc_ln818_224 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_469, i32 1, i32 10"   --->   Operation 1463 'partselect' 'trunc_ln818_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln818_19 = sext i10 %trunc_ln818_224"   --->   Operation 1464 'sext' 'sext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (1.23ns)   --->   "%r_V_470 = mul i11 %zext_ln1273_502, i11 2035"   --->   Operation 1465 'mul' 'r_V_470' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln818_225 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_470, i32 1, i32 10"   --->   Operation 1466 'partselect' 'trunc_ln818_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%shl_ln1273_157 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_120, i3 0"   --->   Operation 1467 'bitconcatenate' 'shl_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln1273_507 = zext i9 %shl_ln1273_157"   --->   Operation 1468 'zext' 'zext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.71ns)   --->   "%r_V_471 = sub i10 %zext_ln1273_505, i10 %zext_ln1273_507"   --->   Operation 1469 'sub' 'r_V_471' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln818_226 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_471, i32 1, i32 9"   --->   Operation 1470 'partselect' 'trunc_ln818_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i9 %trunc_ln818_226"   --->   Operation 1471 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln17_143 = zext i6 %p_read_120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1472 'zext' 'zext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.71ns)   --->   "%r_V_473 = add i10 %zext_ln1273_507, i10 %zext_ln1273_505"   --->   Operation 1473 'add' 'r_V_473' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%mult_V_236 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_473, i32 1, i32 9"   --->   Operation 1474 'partselect' 'mult_V_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln17_144 = zext i9 %mult_V_236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1475 'zext' 'zext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.71ns)   --->   "%sub_ln1273_262 = sub i10 0, i10 %zext_ln1273_507"   --->   Operation 1476 'sub' 'sub_ln1273_262' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i10 %sub_ln1273_262"   --->   Operation 1477 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.72ns)   --->   "%r_V_474 = sub i11 %sext_ln1273_44, i11 %zext_ln1273_506"   --->   Operation 1478 'sub' 'r_V_474' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln818_227 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_474, i32 1, i32 10"   --->   Operation 1479 'partselect' 'trunc_ln818_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i10 %trunc_ln818_227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1480 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln1273_508 = zext i6 %p_read_119"   --->   Operation 1481 'zext' 'zext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln1273_509 = zext i6 %p_read_119"   --->   Operation 1482 'zext' 'zext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln1273_510 = zext i6 %p_read_119"   --->   Operation 1483 'zext' 'zext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%shl_ln1273_158 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_119, i2 0"   --->   Operation 1484 'bitconcatenate' 'shl_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln1273_511 = zext i8 %shl_ln1273_158"   --->   Operation 1485 'zext' 'zext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.70ns)   --->   "%sub_ln1273_264 = sub i9 0, i9 %zext_ln1273_511"   --->   Operation 1486 'sub' 'sub_ln1273_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i9 %sub_ln1273_264"   --->   Operation 1487 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1488 [1/1] (0.71ns)   --->   "%r_V_475 = sub i10 %sext_ln1273_45, i10 %zext_ln1273_510"   --->   Operation 1488 'sub' 'r_V_475' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln818_228 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_475, i32 1, i32 9"   --->   Operation 1489 'partselect' 'trunc_ln818_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i9 %trunc_ln818_228"   --->   Operation 1490 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i9 %trunc_ln818_228"   --->   Operation 1491 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln1273_159 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_119, i1 0"   --->   Operation 1492 'bitconcatenate' 'shl_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln1273_512 = zext i7 %shl_ln1273_159"   --->   Operation 1493 'zext' 'zext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln1273_513 = zext i7 %shl_ln1273_159"   --->   Operation 1494 'zext' 'zext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (0.70ns)   --->   "%r_V_476 = sub i8 0, i8 %zext_ln1273_513"   --->   Operation 1495 'sub' 'r_V_476' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln818_229 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_476, i32 1, i32 7"   --->   Operation 1496 'partselect' 'trunc_ln818_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln17_79 = sext i7 %trunc_ln818_229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1497 'sext' 'sext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.70ns)   --->   "%r_V_477 = add i9 %zext_ln1273_511, i9 %zext_ln1273_508"   --->   Operation 1498 'add' 'r_V_477' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_477, i32 1, i32 8"   --->   Operation 1499 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln17_145 = zext i8 %mult_V_237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1500 'zext' 'zext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.70ns)   --->   "%r_V_478 = sub i7 0, i7 %zext_ln1273_509"   --->   Operation 1501 'sub' 'r_V_478' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln818_230 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_478, i32 1, i32 6"   --->   Operation 1502 'partselect' 'trunc_ln818_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i6 %trunc_ln818_230"   --->   Operation 1503 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_119, i3 0"   --->   Operation 1504 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln1273_514 = zext i9 %shl_ln1273_160"   --->   Operation 1505 'zext' 'zext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.71ns)   --->   "%sub_ln1273_268 = sub i10 0, i10 %zext_ln1273_514"   --->   Operation 1506 'sub' 'sub_ln1273_268' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i10 %sub_ln1273_268"   --->   Operation 1507 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.72ns)   --->   "%r_V_479 = sub i11 %sext_ln1273_46, i11 %zext_ln1273_512"   --->   Operation 1508 'sub' 'r_V_479' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%trunc_ln818_231 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_479, i32 1, i32 10"   --->   Operation 1509 'partselect' 'trunc_ln818_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i10 %trunc_ln818_231"   --->   Operation 1510 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.71ns)   --->   "%r_V_480 = add i10 %zext_ln1273_514, i10 %zext_ln1273_510"   --->   Operation 1511 'add' 'r_V_480' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_480, i32 1, i32 9"   --->   Operation 1512 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln17_146 = zext i9 %mult_V_239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1513 'zext' 'zext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln1273_515 = zext i6 %p_read_118"   --->   Operation 1514 'zext' 'zext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln1273_516 = zext i6 %p_read_118"   --->   Operation 1515 'zext' 'zext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%r_V_483 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_118, i2 0"   --->   Operation 1516 'bitconcatenate' 'r_V_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln1273_517 = zext i8 %r_V_483"   --->   Operation 1517 'zext' 'zext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.70ns)   --->   "%r_V_481 = sub i9 0, i9 %zext_ln1273_517"   --->   Operation 1518 'sub' 'r_V_481' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i9 %r_V_481"   --->   Operation 1519 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%trunc_ln818_232 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_481, i32 1, i32 8"   --->   Operation 1520 'partselect' 'trunc_ln818_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i8 %trunc_ln818_232"   --->   Operation 1521 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_118, i3 0"   --->   Operation 1522 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln1273_518 = zext i9 %shl_ln1273_161"   --->   Operation 1523 'zext' 'zext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%mult_V_240 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_118, i1 0"   --->   Operation 1524 'bitconcatenate' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln1273_519 = zext i7 %mult_V_240"   --->   Operation 1525 'zext' 'zext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1526 [1/1] (0.71ns)   --->   "%r_V_482 = sub i10 %zext_ln1273_518, i10 %zext_ln1273_519"   --->   Operation 1526 'sub' 'r_V_482' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln818_233 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_482, i32 1, i32 9"   --->   Operation 1527 'partselect' 'trunc_ln818_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln17_148 = zext i7 %mult_V_240" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1528 'zext' 'zext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (0.70ns)   --->   "%r_V_484 = sub i9 %zext_ln1273_516, i9 %zext_ln1273_517"   --->   Operation 1529 'sub' 'r_V_484' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln818_234 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_484, i32 1, i32 8"   --->   Operation 1530 'partselect' 'trunc_ln818_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i8 %trunc_ln818_234"   --->   Operation 1531 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1532 [1/1] (1.23ns)   --->   "%r_V_485 = mul i10 %zext_ln1273_515, i10 11"   --->   Operation 1532 'mul' 'r_V_485' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_485, i32 1, i32 9"   --->   Operation 1533 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln17_149 = zext i9 %mult_V_241" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1534 'zext' 'zext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.70ns)   --->   "%r_V_486 = sub i9 %zext_ln1273_517, i9 %zext_ln1273_516"   --->   Operation 1535 'sub' 'r_V_486' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln818_235 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_486, i32 1, i32 8"   --->   Operation 1536 'partselect' 'trunc_ln818_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i8 %trunc_ln818_235"   --->   Operation 1537 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln1273_520 = zext i11 %sext_ln1273_187"   --->   Operation 1538 'zext' 'zext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1539 [1/1] (0.71ns)   --->   "%r_V_487 = sub i10 %sext_ln1270_17, i10 %zext_ln1273_515"   --->   Operation 1539 'sub' 'r_V_487' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln818_236 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_487, i32 1, i32 9"   --->   Operation 1540 'partselect' 'trunc_ln818_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i9 %trunc_ln818_236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1541 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln1273_522 = zext i6 %p_read_117"   --->   Operation 1542 'zext' 'zext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%r_V_488 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_117, i2 0"   --->   Operation 1543 'bitconcatenate' 'r_V_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln1270_21 = zext i8 %r_V_488"   --->   Operation 1544 'zext' 'zext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%mult_V_242 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_117, i1 0"   --->   Operation 1545 'bitconcatenate' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln17_150 = zext i7 %mult_V_242" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1546 'zext' 'zext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln17_151 = zext i5 %mult_V_243" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1547 'zext' 'zext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln17_152 = zext i5 %mult_V_243" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1548 'zext' 'zext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_117, i3 0"   --->   Operation 1549 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln1273_523 = zext i9 %shl_ln1273_162"   --->   Operation 1550 'zext' 'zext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.71ns)   --->   "%r_V_489 = add i10 %zext_ln1273_523, i10 %zext_ln17_150"   --->   Operation 1551 'add' 'r_V_489' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_489, i32 1, i32 9"   --->   Operation 1552 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln818_71 = zext i9 %mult_V_244"   --->   Operation 1553 'zext' 'zext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.70ns)   --->   "%r_V_490 = add i9 %zext_ln1270_21, i9 %zext_ln1273_522"   --->   Operation 1554 'add' 'r_V_490' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_490, i32 1, i32 8"   --->   Operation 1555 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln818_72 = zext i8 %mult_V_245"   --->   Operation 1556 'zext' 'zext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.70ns)   --->   "%r_V_491 = sub i9 0, i9 %zext_ln1270_21"   --->   Operation 1557 'sub' 'r_V_491' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%trunc_ln818_237 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_491, i32 1, i32 8"   --->   Operation 1558 'partselect' 'trunc_ln818_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i8 %trunc_ln818_237"   --->   Operation 1559 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln1273_527 = zext i6 %p_read_116"   --->   Operation 1560 'zext' 'zext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln1273_528 = zext i6 %p_read_116"   --->   Operation 1561 'zext' 'zext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%r_V_574 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_116, i2 0"   --->   Operation 1562 'bitconcatenate' 'r_V_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln17_153 = zext i8 %r_V_574" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1563 'zext' 'zext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln1273_529 = zext i8 %r_V_574"   --->   Operation 1564 'zext' 'zext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.70ns)   --->   "%r_V_495 = add i9 %zext_ln1273_529, i9 %zext_ln1273_528"   --->   Operation 1565 'add' 'r_V_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_495, i32 1, i32 8"   --->   Operation 1566 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln818_73 = zext i8 %mult_V_247"   --->   Operation 1567 'zext' 'zext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.70ns)   --->   "%r_V_496 = sub i9 %zext_ln1273_529, i9 %zext_ln1273_528"   --->   Operation 1568 'sub' 'r_V_496' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln818_240 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_496, i32 1, i32 8"   --->   Operation 1569 'partselect' 'trunc_ln818_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i8 %trunc_ln818_240"   --->   Operation 1570 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln1273_530 = zext i11 %sext_ln1273_190"   --->   Operation 1571 'zext' 'zext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.70ns)   --->   "%r_V_497 = sub i7 0, i7 %zext_ln1273_527"   --->   Operation 1572 'sub' 'r_V_497' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln818_241 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_497, i32 1, i32 6"   --->   Operation 1573 'partselect' 'trunc_ln818_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln70_27 = sext i6 %trunc_ln818_241" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1574 'sext' 'sext_ln70_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln1273_531 = zext i6 %p_read_115"   --->   Operation 1575 'zext' 'zext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln1273_532 = zext i6 %p_read_115"   --->   Operation 1576 'zext' 'zext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln1273_533 = zext i6 %p_read_115"   --->   Operation 1577 'zext' 'zext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%r_V_498 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_115, i1 0"   --->   Operation 1578 'bitconcatenate' 'r_V_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln1270_22 = zext i7 %r_V_498"   --->   Operation 1579 'zext' 'zext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_115, i2 0"   --->   Operation 1580 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln1273_534 = zext i8 %shl_ln1273_164"   --->   Operation 1581 'zext' 'zext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln1273_535 = zext i8 %shl_ln1273_164"   --->   Operation 1582 'zext' 'zext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.70ns)   --->   "%sub_ln1273_279 = sub i9 0, i9 %zext_ln1273_535"   --->   Operation 1583 'sub' 'sub_ln1273_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i9 %sub_ln1273_279"   --->   Operation 1584 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (0.71ns)   --->   "%r_V_499 = sub i10 %sext_ln1273_47, i10 %zext_ln1273_532"   --->   Operation 1585 'sub' 'r_V_499' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln818_242 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_499, i32 1, i32 9"   --->   Operation 1586 'partselect' 'trunc_ln818_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i9 %trunc_ln818_242"   --->   Operation 1587 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (1.23ns)   --->   "%r_V_500 = mul i10 %zext_ln1273_532, i10 13"   --->   Operation 1588 'mul' 'r_V_500' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%mult_V_248 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_500, i32 1, i32 9"   --->   Operation 1589 'partselect' 'mult_V_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln17_154 = zext i9 %mult_V_248" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1590 'zext' 'zext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_115, i4 0"   --->   Operation 1591 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln1273_536 = zext i10 %shl_ln1273_165"   --->   Operation 1592 'zext' 'zext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.72ns)   --->   "%sub_ln1273_281 = sub i11 0, i11 %zext_ln1273_536"   --->   Operation 1593 'sub' 'sub_ln1273_281' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i11 %sub_ln1273_281"   --->   Operation 1594 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.73ns)   --->   "%r_V_501 = sub i12 %sext_ln1273_48, i12 %zext_ln1273_534"   --->   Operation 1595 'sub' 'r_V_501' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_501, i32 1, i32 11"   --->   Operation 1596 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln17_81 = sext i11 %mult_V_249" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1597 'sext' 'sext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.70ns)   --->   "%r_V_502 = sub i9 %zext_ln1273_531, i9 %zext_ln1273_535"   --->   Operation 1598 'sub' 'r_V_502' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln818_243 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_502, i32 1, i32 8"   --->   Operation 1599 'partselect' 'trunc_ln818_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_115, i3 0"   --->   Operation 1600 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln1273_537 = zext i9 %shl_ln1273_166"   --->   Operation 1601 'zext' 'zext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.71ns)   --->   "%r_V_503 = sub i10 %zext_ln1270_22, i10 %zext_ln1273_537"   --->   Operation 1602 'sub' 'r_V_503' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln818_244 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_503, i32 1, i32 9"   --->   Operation 1603 'partselect' 'trunc_ln818_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln70_28 = sext i9 %trunc_ln818_244" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1604 'sext' 'sext_ln70_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln1273_538 = zext i6 %p_read_114"   --->   Operation 1605 'zext' 'zext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln1273_539 = zext i6 %p_read_114"   --->   Operation 1606 'zext' 'zext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln1273_540 = zext i6 %p_read_114"   --->   Operation 1607 'zext' 'zext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%r_V_508 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_114, i3 0"   --->   Operation 1608 'bitconcatenate' 'r_V_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln1273_541 = zext i9 %r_V_508"   --->   Operation 1609 'zext' 'zext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.71ns)   --->   "%sub_ln1273_284 = sub i10 0, i10 %zext_ln1273_541"   --->   Operation 1610 'sub' 'sub_ln1273_284' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i10 %sub_ln1273_284"   --->   Operation 1611 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.72ns)   --->   "%r_V_504 = sub i11 %sext_ln1273_49, i11 %zext_ln1273_540"   --->   Operation 1612 'sub' 'r_V_504' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln818_245 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_504, i32 1, i32 10"   --->   Operation 1613 'partselect' 'trunc_ln818_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i10 %trunc_ln818_245"   --->   Operation 1614 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.71ns)   --->   "%r_V_505 = add i10 %zext_ln1273_541, i10 %zext_ln1273_539"   --->   Operation 1615 'add' 'r_V_505' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_505, i32 1, i32 9"   --->   Operation 1616 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_114, i4 0"   --->   Operation 1617 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln1273_542 = zext i10 %shl_ln1273_167"   --->   Operation 1618 'zext' 'zext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.00ns)   --->   "%mult_V_252 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_114, i2 0"   --->   Operation 1619 'bitconcatenate' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln1273_543 = zext i8 %mult_V_252"   --->   Operation 1620 'zext' 'zext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.72ns)   --->   "%r_V_506 = sub i11 %zext_ln1273_542, i11 %zext_ln1273_543"   --->   Operation 1621 'sub' 'r_V_506' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln818_246 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_506, i32 1, i32 10"   --->   Operation 1622 'partselect' 'trunc_ln818_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%r_V_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_114, i1 0"   --->   Operation 1623 'bitconcatenate' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln1270_23 = zext i7 %r_V_9"   --->   Operation 1624 'zext' 'zext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.71ns)   --->   "%r_V_507 = sub i10 %zext_ln1270_23, i10 %zext_ln1273_541"   --->   Operation 1625 'sub' 'r_V_507' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln818_247 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_507, i32 1, i32 9"   --->   Operation 1626 'partselect' 'trunc_ln818_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i9 %trunc_ln818_247"   --->   Operation 1627 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln17_158 = zext i8 %mult_V_252" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1628 'zext' 'zext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln1273_545 = zext i6 %p_read50111"   --->   Operation 1629 'zext' 'zext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln1273_547 = zext i6 %p_read50111"   --->   Operation 1630 'zext' 'zext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln1273_548 = zext i6 %p_read50111"   --->   Operation 1631 'zext' 'zext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read50111, i2 0"   --->   Operation 1632 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln1273_550 = zext i8 %shl_ln1273_168"   --->   Operation 1633 'zext' 'zext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (0.70ns)   --->   "%r_V_512 = sub i9 0, i9 %zext_ln1273_550"   --->   Operation 1634 'sub' 'r_V_512' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i9 %r_V_512"   --->   Operation 1635 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.71ns)   --->   "%r_V_510 = sub i10 %sext_ln1273_51, i10 %zext_ln1273_547"   --->   Operation 1636 'sub' 'r_V_510' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln818_248 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_510, i32 1, i32 9"   --->   Operation 1637 'partselect' 'trunc_ln818_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln17_83 = sext i9 %trunc_ln818_248" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1638 'sext' 'sext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln1273_194 = sext i9 %trunc_ln818_248"   --->   Operation 1639 'sext' 'sext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln818_250 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_512, i32 1, i32 8"   --->   Operation 1640 'partselect' 'trunc_ln818_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i8 %trunc_ln818_250"   --->   Operation 1641 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.70ns)   --->   "%r_V_515 = add i9 %zext_ln1273_550, i9 %zext_ln1273_545"   --->   Operation 1642 'add' 'r_V_515' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_515, i32 1, i32 8"   --->   Operation 1643 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln818_74 = zext i8 %mult_V_254"   --->   Operation 1644 'zext' 'zext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln17_160 = zext i5 %mult_V_255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1645 'zext' 'zext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.70ns)   --->   "%r_V_517 = sub i9 %zext_ln1273_550, i9 %zext_ln1273_545"   --->   Operation 1646 'sub' 'r_V_517' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln818_253 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_517, i32 1, i32 8"   --->   Operation 1647 'partselect' 'trunc_ln818_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln70_29 = sext i8 %trunc_ln818_253" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1648 'sext' 'sext_ln70_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i11 %sext_ln70_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1649 'zext' 'zext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln1273_77 = zext i6 %p_read_113"   --->   Operation 1650 'zext' 'zext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln1273_552 = zext i6 %p_read_113"   --->   Operation 1651 'zext' 'zext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln1273_553 = zext i6 %p_read_113"   --->   Operation 1652 'zext' 'zext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln1273_554 = zext i6 %p_read_113"   --->   Operation 1653 'zext' 'zext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln1273_555 = zext i6 %p_read_113"   --->   Operation 1654 'zext' 'zext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_113, i3 0"   --->   Operation 1655 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln1273_556 = zext i9 %shl_ln1273_170"   --->   Operation 1656 'zext' 'zext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.71ns)   --->   "%r_V_518 = sub i10 %zext_ln1273_556, i10 %zext_ln1273_554"   --->   Operation 1657 'sub' 'r_V_518' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln818_254 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_518, i32 1, i32 9"   --->   Operation 1658 'partselect' 'trunc_ln818_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i9 %trunc_ln818_254"   --->   Operation 1659 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln1273_557 = zext i11 %sext_ln1273_197"   --->   Operation 1660 'zext' 'zext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.70ns)   --->   "%r_V_519 = sub i7 0, i7 %zext_ln1273_552"   --->   Operation 1661 'sub' 'r_V_519' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln818_255 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_519, i32 1, i32 6"   --->   Operation 1662 'partselect' 'trunc_ln818_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln17_84 = sext i6 %trunc_ln818_255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1663 'sext' 'sext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln818_22 = sext i6 %trunc_ln818_255"   --->   Operation 1664 'sext' 'sext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln17_161 = zext i5 %mult_V_256" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1665 'zext' 'zext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (1.23ns)   --->   "%r_V_520 = mul i11 %zext_ln1273_553, i11 2035"   --->   Operation 1666 'mul' 'r_V_520' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln818_256 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_520, i32 1, i32 10"   --->   Operation 1667 'partselect' 'trunc_ln818_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i10 %trunc_ln818_256"   --->   Operation 1668 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%r_V_526 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_113, i2 0"   --->   Operation 1669 'bitconcatenate' 'r_V_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln1273_558 = zext i8 %r_V_526"   --->   Operation 1670 'zext' 'zext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.70ns)   --->   "%r_V_521 = sub i9 %zext_ln1273_555, i9 %zext_ln1273_558"   --->   Operation 1671 'sub' 'r_V_521' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln818_257 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_521, i32 1, i32 8"   --->   Operation 1672 'partselect' 'trunc_ln818_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_113, i4 0"   --->   Operation 1673 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln1273_559 = zext i10 %shl_ln1273_171"   --->   Operation 1674 'zext' 'zext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%mult_V_257 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_113, i1 0"   --->   Operation 1675 'bitconcatenate' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln1273_560 = zext i7 %mult_V_257"   --->   Operation 1676 'zext' 'zext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln1273_561 = zext i7 %mult_V_257"   --->   Operation 1677 'zext' 'zext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (0.72ns)   --->   "%r_V_522 = sub i11 %zext_ln1273_559, i11 %zext_ln1273_561"   --->   Operation 1678 'sub' 'r_V_522' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%trunc_ln818_258 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_522, i32 1, i32 10"   --->   Operation 1679 'partselect' 'trunc_ln818_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.72ns)   --->   "%sub_ln1273_297 = sub i11 0, i11 %zext_ln1273_559"   --->   Operation 1680 'sub' 'sub_ln1273_297' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i11 %sub_ln1273_297"   --->   Operation 1681 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (0.73ns)   --->   "%r_V_523 = sub i12 %sext_ln1273_52, i12 %zext_ln1273_77"   --->   Operation 1682 'sub' 'r_V_523' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_523, i32 1, i32 11"   --->   Operation 1683 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln17_85 = sext i11 %mult_V_258" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1684 'sext' 'sext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.70ns)   --->   "%r_V_524 = sub i8 0, i8 %zext_ln1273_560"   --->   Operation 1685 'sub' 'r_V_524' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln818_259 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_524, i32 1, i32 7"   --->   Operation 1686 'partselect' 'trunc_ln818_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i7 %trunc_ln818_259"   --->   Operation 1687 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1688 [1/1] (0.70ns)   --->   "%sub_ln1273_300 = sub i9 0, i9 %zext_ln1273_558"   --->   Operation 1688 'sub' 'sub_ln1273_300' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i9 %sub_ln1273_300"   --->   Operation 1689 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.71ns)   --->   "%r_V_525 = sub i10 %sext_ln1273_53, i10 %zext_ln1273_554"   --->   Operation 1690 'sub' 'r_V_525' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln818_260 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_525, i32 1, i32 9"   --->   Operation 1691 'partselect' 'trunc_ln818_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1692 [1/1] (0.70ns)   --->   "%r_V_527 = sub i9 %zext_ln1273_558, i9 %zext_ln1273_555"   --->   Operation 1692 'sub' 'r_V_527' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln818_261 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_527, i32 1, i32 8"   --->   Operation 1693 'partselect' 'trunc_ln818_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln70_30 = sext i8 %trunc_ln818_261" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1694 'sext' 'sext_ln70_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i11 %sext_ln70_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1695 'zext' 'zext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln17_163 = zext i5 %mult_V_260" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1696 'zext' 'zext_ln17_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln1273_567 = zext i6 %p_read_111"   --->   Operation 1697 'zext' 'zext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln1273_568 = zext i6 %p_read_111"   --->   Operation 1698 'zext' 'zext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_111, i2 0"   --->   Operation 1699 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln1273_570 = zext i8 %shl_ln1273_174"   --->   Operation 1700 'zext' 'zext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln1273_571 = zext i8 %shl_ln1273_174"   --->   Operation 1701 'zext' 'zext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (0.70ns)   --->   "%r_V_531 = sub i9 0, i9 %zext_ln1273_571"   --->   Operation 1702 'sub' 'r_V_531' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln818_264 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_531, i32 1, i32 8"   --->   Operation 1703 'partselect' 'trunc_ln818_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i8 %trunc_ln818_264"   --->   Operation 1704 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_111, i1 0"   --->   Operation 1705 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln1273_572 = zext i7 %shl_ln1273_175"   --->   Operation 1706 'zext' 'zext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln1273_573 = zext i7 %shl_ln1273_175"   --->   Operation 1707 'zext' 'zext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (0.70ns)   --->   "%r_V_532 = sub i8 0, i8 %zext_ln1273_573"   --->   Operation 1708 'sub' 'r_V_532' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1709 [1/1] (0.00ns)   --->   "%trunc_ln818_265 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_532, i32 1, i32 7"   --->   Operation 1709 'partselect' 'trunc_ln818_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln17_86 = sext i7 %trunc_ln818_265" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1710 'sext' 'sext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i7 %trunc_ln818_265"   --->   Operation 1711 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_111, i4 0"   --->   Operation 1712 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln1273_574 = zext i10 %shl_ln1273_176"   --->   Operation 1713 'zext' 'zext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1714 [1/1] (0.72ns)   --->   "%r_V_534 = sub i11 %zext_ln1273_574, i11 %zext_ln1273_570"   --->   Operation 1714 'sub' 'r_V_534' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln818_267 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_534, i32 1, i32 10"   --->   Operation 1715 'partselect' 'trunc_ln818_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1716 [1/1] (0.70ns)   --->   "%r_V_535 = add i9 %zext_ln1273_571, i9 %zext_ln1273_568"   --->   Operation 1716 'add' 'r_V_535' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_535, i32 1, i32 8"   --->   Operation 1717 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln17_164 = zext i8 %mult_V_261" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1718 'zext' 'zext_ln17_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (0.00ns)   --->   "%shl_ln1273_177 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_111, i3 0"   --->   Operation 1719 'bitconcatenate' 'shl_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln1273_576 = zext i9 %shl_ln1273_177"   --->   Operation 1720 'zext' 'zext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1721 [1/1] (0.71ns)   --->   "%r_V_536 = add i10 %zext_ln1273_576, i10 %zext_ln1273_572"   --->   Operation 1721 'add' 'r_V_536' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_536, i32 1, i32 9"   --->   Operation 1722 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln818_76 = zext i9 %mult_V_262"   --->   Operation 1723 'zext' 'zext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1724 [1/1] (0.71ns)   --->   "%r_V_538 = sub i10 0, i10 %zext_ln1273_576"   --->   Operation 1724 'sub' 'r_V_538' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i10 %r_V_538"   --->   Operation 1725 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.72ns)   --->   "%r_V_537 = sub i11 %sext_ln1273_55, i11 %zext_ln1273_567"   --->   Operation 1726 'sub' 'r_V_537' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln818_268 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_537, i32 1, i32 10"   --->   Operation 1727 'partselect' 'trunc_ln818_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i10 %trunc_ln818_268"   --->   Operation 1728 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%trunc_ln818_269 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_538, i32 1, i32 9"   --->   Operation 1729 'partselect' 'trunc_ln818_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln1273_80 = zext i6 %p_read_110"   --->   Operation 1730 'zext' 'zext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (1.23ns)   --->   "%r_V_543 = mul i12 %zext_ln1273_80, i12 4077"   --->   Operation 1731 'mul' 'r_V_543' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_543, i32 1, i32 11"   --->   Operation 1732 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln17_87 = sext i11 %mult_V_267" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1733 'sext' 'sext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln1273_586 = zext i6 %p_read_109"   --->   Operation 1734 'zext' 'zext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1735 [1/1] (0.00ns)   --->   "%shl_ln1273_181 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_109, i3 0"   --->   Operation 1735 'bitconcatenate' 'shl_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln1273_589 = zext i9 %shl_ln1273_181"   --->   Operation 1736 'zext' 'zext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (0.71ns)   --->   "%sub_ln1273_314 = sub i10 0, i10 %zext_ln1273_589"   --->   Operation 1737 'sub' 'sub_ln1273_314' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i10 %sub_ln1273_314"   --->   Operation 1738 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "%shl_ln1273_182 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_109, i1 0"   --->   Operation 1739 'bitconcatenate' 'shl_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln1273_591 = zext i7 %shl_ln1273_182"   --->   Operation 1740 'zext' 'zext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.72ns)   --->   "%r_V_550 = sub i11 %sext_ln1273_56, i11 %zext_ln1273_591"   --->   Operation 1741 'sub' 'r_V_550' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln818_275 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_550, i32 1, i32 10"   --->   Operation 1742 'partselect' 'trunc_ln818_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i10 %trunc_ln818_275"   --->   Operation 1743 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.72ns)   --->   "%r_V_552 = sub i11 %sext_ln1273_56, i11 %zext_ln1273_586"   --->   Operation 1744 'sub' 'r_V_552' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1745 [1/1] (0.00ns)   --->   "%trunc_ln818_277 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_552, i32 1, i32 10"   --->   Operation 1745 'partselect' 'trunc_ln818_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i10 %trunc_ln818_277"   --->   Operation 1746 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln1273_594 = zext i6 %p_read_107"   --->   Operation 1747 'zext' 'zext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (1.23ns)   --->   "%r_V_557 = mul i11 %zext_ln1273_594, i11 19"   --->   Operation 1748 'mul' 'r_V_557' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_557, i32 1, i32 10"   --->   Operation 1749 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln17_173 = zext i10 %mult_V_272" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1750 'zext' 'zext_ln17_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln1273_597 = zext i6 %p_read_106"   --->   Operation 1751 'zext' 'zext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln1273_598 = zext i6 %p_read_106"   --->   Operation 1752 'zext' 'zext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1753 [1/1] (1.23ns)   --->   "%r_V_563 = mul i10 %zext_ln1273_598, i10 13"   --->   Operation 1753 'mul' 'r_V_563' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_563, i32 1, i32 9"   --->   Operation 1754 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (0.70ns)   --->   "%r_V_564 = sub i7 0, i7 %zext_ln1273_597"   --->   Operation 1755 'sub' 'r_V_564' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln818_284 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_564, i32 1, i32 6"   --->   Operation 1756 'partselect' 'trunc_ln818_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln70_36 = sext i6 %trunc_ln818_284" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1757 'sext' 'sext_ln70_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln1273_602 = zext i6 %p_read_105"   --->   Operation 1758 'zext' 'zext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1759 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_105, i2 0"   --->   Operation 1759 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln1273_603 = zext i8 %shl_ln1273_185"   --->   Operation 1760 'zext' 'zext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1761 [1/1] (0.70ns)   --->   "%r_V_565 = add i9 %zext_ln1273_603, i9 %zext_ln1273_602"   --->   Operation 1761 'add' 'r_V_565' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_565, i32 1, i32 8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1762 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1763 [1/1] (0.70ns)   --->   "%r_V_566 = sub i9 %zext_ln1273_603, i9 %zext_ln1273_602"   --->   Operation 1763 'sub' 'r_V_566' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln818_285 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_566, i32 1, i32 8"   --->   Operation 1764 'partselect' 'trunc_ln818_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_228 = add i11 %add_ln813, i11 %sext_ln1273_92"   --->   Operation 1765 'add' 'add_ln813_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i8 %add_ln813_229"   --->   Operation 1766 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_230 = add i11 %sext_ln813_116, i11 %add_ln813_228"   --->   Operation 1767 'add' 'add_ln813_230' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i11 %add_ln813_230"   --->   Operation 1768 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1769 [1/1] (0.73ns)   --->   "%add_ln813_231 = add i13 %sext_ln813_118, i13 %zext_ln1273_390"   --->   Operation 1769 'add' 'add_ln813_231' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1770 [1/1] (0.70ns)   --->   "%add_ln813_232 = add i7 %sext_ln1273_122, i7 %sext_ln70_19"   --->   Operation 1770 'add' 'add_ln813_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln813_119 = sext i7 %add_ln813_232"   --->   Operation 1771 'sext' 'sext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_233 = add i13 %sext_ln813_119, i13 %add_ln813_231"   --->   Operation 1772 'add' 'add_ln813_233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1773 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_234 = add i13 %add_ln813_233, i13 %sext_ln70_24"   --->   Operation 1773 'add' 'add_ln813_234' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1774 [1/1] (0.71ns)   --->   "%add_ln813_235 = add i11 %zext_ln17_146, i11 %sext_ln70_23"   --->   Operation 1774 'add' 'add_ln813_235' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln813_129 = sext i11 %add_ln813_237"   --->   Operation 1775 'sext' 'sext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i10 %add_ln813_238"   --->   Operation 1776 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (0.73ns)   --->   "%add_ln813_239 = add i12 %sext_ln813_130, i12 %sext_ln813_129"   --->   Operation 1777 'add' 'add_ln813_239' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln813_132 = sext i12 %add_ln813_239"   --->   Operation 1778 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_240 = add i13 %sext_ln813_132, i13 %zext_ln70"   --->   Operation 1779 'add' 'add_ln813_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i10 %add_ln813_242"   --->   Operation 1780 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1781 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_243 = add i13 %sext_ln813_134, i13 %add_ln813_240"   --->   Operation 1781 'add' 'add_ln813_243' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln813_135 = sext i13 %add_ln813_243"   --->   Operation 1782 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1783 [1/1] (0.73ns)   --->   "%add_ln813_244 = add i13 %zext_ln70_4, i13 %sext_ln70_28"   --->   Operation 1783 'add' 'add_ln813_244' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i13 %add_ln813_244"   --->   Operation 1784 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_245 = add i14 %sext_ln813_136, i14 %sext_ln813_135"   --->   Operation 1785 'add' 'add_ln813_245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_246 = add i9 %zext_ln17_158, i9 %zext_ln1273_456"   --->   Operation 1786 'add' 'add_ln813_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1787 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_247 = add i9 %add_ln813_246, i9 %zext_ln818_66"   --->   Operation 1787 'add' 'add_ln813_247' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln813_57 = zext i9 %add_ln813_247"   --->   Operation 1788 'zext' 'zext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1789 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_248 = add i14 %zext_ln813_57, i14 %add_ln813_245"   --->   Operation 1789 'add' 'add_ln813_248' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i12 %add_ln813_252"   --->   Operation 1790 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (0.73ns)   --->   "%add_ln813_253 = add i12 %zext_ln17_86, i12 %zext_ln1273_389"   --->   Operation 1791 'add' 'add_ln813_253' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln813_58 = zext i12 %add_ln813_253"   --->   Operation 1792 'zext' 'zext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_254 = add i14 %zext_ln813_58, i14 %sext_ln813_89"   --->   Operation 1793 'add' 'add_ln813_254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i11 %add_ln813_256"   --->   Operation 1794 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1795 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_257 = add i14 %sext_ln813_143, i14 %add_ln813_254"   --->   Operation 1795 'add' 'add_ln813_257' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1796 [1/1] (0.73ns)   --->   "%add_ln813_258 = add i12 %sext_ln17_71, i12 %sext_ln1273_194"   --->   Operation 1796 'add' 'add_ln813_258' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.70ns)   --->   "%add_ln813_260 = add i9 %sext_ln1273_178, i9 %zext_ln17_122"   --->   Operation 1797 'add' 'add_ln813_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln813_145 = sext i9 %add_ln813_260"   --->   Operation 1798 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1799 [1/1] (0.71ns)   --->   "%add_ln813_261 = add i10 %sext_ln813_145, i10 %zext_ln17_124"   --->   Operation 1799 'add' 'add_ln813_261' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln813_149 = sext i12 %add_ln813_265"   --->   Operation 1800 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1801 [1/1] (0.74ns)   --->   "%add_ln813_266 = add i13 %sext_ln813_149, i13 %sext_ln17_59"   --->   Operation 1801 'add' 'add_ln813_266' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln813_150 = sext i13 %add_ln813_266"   --->   Operation 1802 'sext' 'sext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1803 [1/1] (0.73ns)   --->   "%add_ln813_267 = add i13 %zext_ln1273_303, i13 %sext_ln1273_99"   --->   Operation 1803 'add' 'add_ln813_267' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln813_151 = sext i13 %add_ln813_267"   --->   Operation 1804 'sext' 'sext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_268 = add i14 %sext_ln813_151, i14 %sext_ln813_150"   --->   Operation 1805 'add' 'add_ln813_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1806 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_269 = add i14 %add_ln813_268, i14 %sext_ln17_72"   --->   Operation 1806 'add' 'add_ln813_269' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1807 [1/1] (0.72ns)   --->   "%add_ln813_270 = add i12 %zext_ln17_125, i12 %sext_ln1273_105"   --->   Operation 1807 'add' 'add_ln813_270' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i12 %add_ln813_270"   --->   Operation 1808 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1809 [1/1] (0.74ns)   --->   "%add_ln813_271 = add i13 %sext_ln813_155, i13 %zext_ln17_105"   --->   Operation 1809 'add' 'add_ln813_271' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1810 [1/1] (0.70ns)   --->   "%add_ln813_274 = add i9 %sext_ln1273_160, i9 %sext_ln1273_130"   --->   Operation 1810 'add' 'add_ln813_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln813_157 = sext i9 %add_ln813_274"   --->   Operation 1811 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1812 [1/1] (0.71ns)   --->   "%add_ln813_275 = add i10 %sext_ln813_157, i10 %zext_ln17_119"   --->   Operation 1812 'add' 'add_ln813_275' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1813 [1/1] (0.73ns)   --->   "%add_ln813_278 = add i12 %zext_ln1273_475, i12 %zext_ln17_134"   --->   Operation 1813 'add' 'add_ln813_278' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1814 [1/1] (0.70ns)   --->   "%add_ln813_280 = add i9 %sext_ln1273_195, i9 %sext_ln17_79"   --->   Operation 1814 'add' 'add_ln813_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i9 %add_ln813_280"   --->   Operation 1815 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1816 [1/1] (0.71ns)   --->   "%add_ln813_281 = add i10 %sext_ln813_162, i10 %sext_ln1273_185"   --->   Operation 1816 'add' 'add_ln813_281' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1817 [1/1] (0.73ns)   --->   "%add_ln813_283 = add i12 %zext_ln818_29, i12 64"   --->   Operation 1817 'add' 'add_ln813_283' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i12 %add_ln813_283"   --->   Operation 1818 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln813_165 = sext i11 %add_ln813_284"   --->   Operation 1819 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1820 [1/1] (0.74ns)   --->   "%add_ln813_285 = add i13 %sext_ln813_165, i13 %zext_ln813_23"   --->   Operation 1820 'add' 'add_ln813_285' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i13 %add_ln813_285"   --->   Operation 1821 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1822 [1/1] (0.73ns)   --->   "%add_ln813_286 = add i13 %zext_ln1273_280, i13 %sext_ln1273_89"   --->   Operation 1822 'add' 'add_ln813_286' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln813_166 = sext i13 %add_ln813_286"   --->   Operation 1823 'sext' 'sext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1824 [1/1] (0.75ns)   --->   "%add_ln813_287 = add i14 %sext_ln813_166, i14 %sext_ln813_96"   --->   Operation 1824 'add' 'add_ln813_287' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1825 [1/1] (0.73ns)   --->   "%add_ln813_288 = add i12 %zext_ln818_46, i12 %zext_ln70_1"   --->   Operation 1825 'add' 'add_ln813_288' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.71ns)   --->   "%add_ln813_290 = add i10 %zext_ln818_53, i10 %zext_ln1273_402"   --->   Operation 1826 'add' 'add_ln813_290' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1827 [1/1] (0.71ns)   --->   "%add_ln813_293 = add i10 %sext_ln818_15, i10 %zext_ln17_82"   --->   Operation 1827 'add' 'add_ln813_293' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln813_168 = sext i10 %add_ln813_293"   --->   Operation 1828 'sext' 'sext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_294 = add i11 %sext_ln813_168, i11 %zext_ln17_144"   --->   Operation 1829 'add' 'add_ln813_294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln813_62 = zext i7 %add_ln813_295"   --->   Operation 1830 'zext' 'zext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1831 [1/1] (0.70ns)   --->   "%add_ln813_296 = add i9 %zext_ln813_62, i9 %sext_ln17_79"   --->   Operation 1831 'add' 'add_ln813_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln813_173 = sext i9 %add_ln813_296"   --->   Operation 1832 'sext' 'sext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1833 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_297 = add i11 %sext_ln813_173, i11 %add_ln813_294"   --->   Operation 1833 'add' 'add_ln813_297' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1834 [1/1] (0.71ns)   --->   "%add_ln813_302 = add i10 %sext_ln70_8, i10 %sext_ln1273_100"   --->   Operation 1834 'add' 'add_ln813_302' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1835 [1/1] (0.72ns)   --->   "%add_ln813_304 = add i11 %sext_ln1273_118, i11 %sext_ln1273_127"   --->   Operation 1835 'add' 'add_ln813_304' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1836 [1/1] (0.73ns)   --->   "%add_ln813_310 = add i12 %zext_ln818_67, i12 %zext_ln1273_466"   --->   Operation 1836 'add' 'add_ln813_310' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_312 = add i11 %zext_ln818_65, i11 %sext_ln1273_203"   --->   Operation 1837 'add' 'add_ln813_312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1838 [1/1] (0.70ns)   --->   "%add_ln813_313 = add i8 %sext_ln70_27, i8 %zext_ln1273_468"   --->   Operation 1838 'add' 'add_ln813_313' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i8 %add_ln813_313"   --->   Operation 1839 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1840 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_314 = add i11 %sext_ln813_186, i11 %add_ln813_312"   --->   Operation 1840 'add' 'add_ln813_314' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1841 [1/1] (0.73ns)   --->   "%add_ln813_316 = add i12 %zext_ln818_30, i12 384"   --->   Operation 1841 'add' 'add_ln813_316' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i12 %add_ln813_316"   --->   Operation 1842 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_317 = add i13 %zext_ln813_24, i13 %zext_ln17_69"   --->   Operation 1843 'add' 'add_ln813_317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1844 [1/1] (0.73ns)   --->   "%add_ln813_318 = add i12 %zext_ln70_3, i12 %zext_ln17_73"   --->   Operation 1844 'add' 'add_ln813_318' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln813_65 = zext i12 %add_ln813_318"   --->   Operation 1845 'zext' 'zext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1846 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_319 = add i13 %zext_ln813_65, i13 %add_ln813_317"   --->   Operation 1846 'add' 'add_ln813_319' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1847 [1/1] (0.71ns)   --->   "%add_ln813_320 = add i11 %zext_ln17_104, i11 %sext_ln1270_12"   --->   Operation 1847 'add' 'add_ln813_320' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.70ns)   --->   "%add_ln813_324 = add i9 %sext_ln1273_82, i9 448"   --->   Operation 1848 'add' 'add_ln813_324' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i9 %add_ln813_324"   --->   Operation 1849 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i11 %add_ln813_325"   --->   Operation 1850 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1851 [1/1] (0.73ns)   --->   "%add_ln813_326 = add i12 %sext_ln813_191, i12 %sext_ln813_190"   --->   Operation 1851 'add' 'add_ln813_326' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i12 %add_ln813_326"   --->   Operation 1852 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (0.73ns)   --->   "%add_ln813_327 = add i12 %zext_ln1273_298, i12 %zext_ln17_80"   --->   Operation 1853 'add' 'add_ln813_327' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln813_66 = zext i12 %add_ln813_327"   --->   Operation 1854 'zext' 'zext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_328 = add i13 %zext_ln813_66, i13 %sext_ln813_192"   --->   Operation 1855 'add' 'add_ln813_328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln813_193 = sext i7 %add_ln813_329"   --->   Operation 1856 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1857 [1/1] (0.70ns)   --->   "%add_ln813_330 = add i9 %sext_ln813_193, i9 %sext_ln1273_98"   --->   Operation 1857 'add' 'add_ln813_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i9 %add_ln813_330"   --->   Operation 1858 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1859 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_331 = add i13 %sext_ln813_194, i13 %add_ln813_328"   --->   Operation 1859 'add' 'add_ln813_331' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1860 [1/1] (0.73ns)   --->   "%add_ln813_332 = add i12 %zext_ln1273_452, i12 %zext_ln1273_476"   --->   Operation 1860 'add' 'add_ln813_332' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1861 [1/1] (0.71ns)   --->   "%add_ln813_334 = add i10 %zext_ln818_61, i10 %zext_ln818_68"   --->   Operation 1861 'add' 'add_ln813_334' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (0.71ns)   --->   "%add_ln813_337 = add i10 %sext_ln1273_191, i10 %zext_ln17_145"   --->   Operation 1862 'add' 'add_ln813_337' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1863 [1/1] (0.70ns)   --->   "%add_ln813_339 = add i7 %zext_ln1273_457, i7 %zext_ln17_138"   --->   Operation 1863 'add' 'add_ln813_339' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln813_70 = zext i7 %add_ln813_339"   --->   Operation 1864 'zext' 'zext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1865 [1/1] (0.70ns)   --->   "%add_ln813_340 = add i8 %zext_ln813_70, i8 %zext_ln1273_398"   --->   Operation 1865 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln813_72 = zext i10 %add_ln813_343"   --->   Operation 1866 'zext' 'zext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i10 %add_ln813_344"   --->   Operation 1867 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1868 [1/1] (0.72ns)   --->   "%add_ln813_345 = add i11 %sext_ln813_199, i11 %zext_ln813_72"   --->   Operation 1868 'add' 'add_ln813_345' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i11 %add_ln813_345"   --->   Operation 1869 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_346 = add i13 %sext_ln813_200, i13 %zext_ln1273_350"   --->   Operation 1870 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i9 %add_ln813_348"   --->   Operation 1871 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1872 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_349 = add i13 %sext_ln813_202, i13 %add_ln813_346"   --->   Operation 1872 'add' 'add_ln813_349' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln813_203 = sext i13 %add_ln813_349"   --->   Operation 1873 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1874 [1/1] (0.73ns)   --->   "%add_ln813_350 = add i12 %zext_ln818_55, i12 %zext_ln818_64"   --->   Operation 1874 'add' 'add_ln813_350' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln813_73 = zext i12 %add_ln813_350"   --->   Operation 1875 'zext' 'zext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1876 [1/1] (0.75ns)   --->   "%add_ln813_351 = add i14 %zext_ln813_73, i14 %sext_ln813_203"   --->   Operation 1876 'add' 'add_ln813_351' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_352 = add i13 %sext_ln17_66, i13 %zext_ln70_5"   --->   Operation 1877 'add' 'add_ln813_352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1878 [1/1] (0.70ns)   --->   "%add_ln813_353 = add i9 %sext_ln1273_139, i9 %zext_ln1273_380"   --->   Operation 1878 'add' 'add_ln813_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln813_205 = sext i9 %add_ln813_353"   --->   Operation 1879 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_354 = add i13 %sext_ln813_205, i13 %add_ln813_352"   --->   Operation 1880 'add' 'add_ln813_354' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1881 [1/1] (0.71ns)   --->   "%add_ln813_357 = add i10 %sext_ln1270_18, i10 %zext_ln17_163"   --->   Operation 1881 'add' 'add_ln813_357' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln813_27 = zext i10 %add_ln813_361"   --->   Operation 1882 'zext' 'zext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1883 [1/1] (0.73ns)   --->   "%add_ln813_362 = add i12 %zext_ln818_38, i12 %zext_ln813_27"   --->   Operation 1883 'add' 'add_ln813_362' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i12 %add_ln813_362"   --->   Operation 1884 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln813_74 = zext i12 %add_ln813_363"   --->   Operation 1885 'zext' 'zext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (0.74ns)   --->   "%add_ln813_364 = add i13 %zext_ln813_74, i13 %zext_ln813_28"   --->   Operation 1886 'add' 'add_ln813_364' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%zext_ln813_29 = zext i13 %add_ln813_364"   --->   Operation 1887 'zext' 'zext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln813_210 = sext i10 %add_ln813_365"   --->   Operation 1888 'sext' 'sext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_366 = add i14 %sext_ln813_210, i14 %zext_ln813_29"   --->   Operation 1889 'add' 'add_ln813_366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1890 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_367 = add i14 %add_ln813_366, i14 %zext_ln17_78"   --->   Operation 1890 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1891 [1/1] (0.73ns)   --->   "%add_ln813_368 = add i12 %zext_ln1273_339, i12 %zext_ln1273_368"   --->   Operation 1891 'add' 'add_ln813_368' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1892 [1/1] (0.72ns)   --->   "%add_ln813_370 = add i11 %sext_ln1273_168, i11 %sext_ln1273_182"   --->   Operation 1892 'add' 'add_ln813_370' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.70ns)   --->   "%add_ln813_371 = add i10 %zext_ln17_142, i10 %sext_ln1273_177"   --->   Operation 1893 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln813_117 = sext i13 %add_ln813_379"   --->   Operation 1894 'sext' 'sext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1895 [1/1] (0.75ns)   --->   "%add_ln813_380 = add i14 %sext_ln813_117, i14 %zext_ln17_81"   --->   Operation 1895 'add' 'add_ln813_380' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln813_218 = sext i10 %add_ln813_381"   --->   Operation 1896 'sext' 'sext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_382 = add i14 %sext_ln813_218, i14 %add_ln813_380"   --->   Operation 1897 'add' 'add_ln813_382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1898 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_383 = add i14 %add_ln813_382, i14 %zext_ln17_116"   --->   Operation 1898 'add' 'add_ln813_383' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln813_219 = sext i14 %add_ln813_383"   --->   Operation 1899 'sext' 'sext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1900 [1/1] (0.73ns)   --->   "%add_ln813_384 = add i12 %zext_ln70_2, i12 %zext_ln17_133"   --->   Operation 1900 'add' 'add_ln813_384' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln813_76 = zext i12 %add_ln813_384"   --->   Operation 1901 'zext' 'zext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1902 [1/1] (0.76ns)   --->   "%add_ln813_385 = add i15 %zext_ln813_76, i15 %sext_ln813_219"   --->   Operation 1902 'add' 'add_ln813_385' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1903 [1/1] (0.72ns)   --->   "%add_ln813_386 = add i11 %sext_ln70_14, i11 %sext_ln818_18"   --->   Operation 1903 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1904 [1/1] (0.70ns)   --->   "%add_ln813_387 = add i8 %mult_V_207, i8 %zext_ln17_102"   --->   Operation 1904 'add' 'add_ln813_387' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln813_77 = zext i8 %add_ln813_387"   --->   Operation 1905 'zext' 'zext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1906 [1/1] (0.71ns)   --->   "%add_ln813_388 = add i9 %zext_ln813_77, i9 %trunc_ln17_8"   --->   Operation 1906 'add' 'add_ln813_388' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_394 = add i11 %sext_ln1270_21, i11 %sext_ln70_25"   --->   Operation 1907 'add' 'add_ln813_394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1908 [1/1] (0.70ns)   --->   "%add_ln813_395 = add i8 %zext_ln1273_560, i8 %zext_ln17_143"   --->   Operation 1908 'add' 'add_ln813_395' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln813_80 = zext i8 %add_ln813_395"   --->   Operation 1909 'zext' 'zext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1910 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_396 = add i11 %zext_ln813_80, i11 %add_ln813_394"   --->   Operation 1910 'add' 'add_ln813_396' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln813_120 = sext i12 %add_ln813_398"   --->   Operation 1911 'sext' 'sext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1912 [1/1] (0.73ns)   --->   "%add_ln813_399 = add i12 %zext_ln1273_325, i12 %zext_ln17_91"   --->   Operation 1912 'add' 'add_ln813_399' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns)   --->   "%zext_ln813_81 = zext i12 %add_ln813_399"   --->   Operation 1913 'zext' 'zext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1914 [1/1] (0.74ns)   --->   "%add_ln813_400 = add i13 %zext_ln813_81, i13 %sext_ln813_120"   --->   Operation 1914 'add' 'add_ln813_400' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1915 [1/1] (0.73ns)   --->   "%add_ln813_401 = add i13 %zext_ln17_105, i13 %sext_ln17_73"   --->   Operation 1915 'add' 'add_ln813_401' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.73ns)   --->   "%add_ln813_404 = add i12 %zext_ln1270_28, i12 %zext_ln17_137"   --->   Operation 1916 'add' 'add_ln813_404' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln813_82 = zext i12 %add_ln813_404"   --->   Operation 1917 'zext' 'zext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (0.74ns)   --->   "%add_ln813_405 = add i13 %zext_ln813_82, i13 %zext_ln1273_435"   --->   Operation 1918 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.72ns)   --->   "%add_ln813_407 = add i11 %sext_ln1273_212, i11 %zext_ln17_126"   --->   Operation 1919 'add' 'add_ln813_407' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%zext_ln813_84 = zext i6 %add_ln813_408"   --->   Operation 1920 'zext' 'zext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (0.71ns)   --->   "%add_ln813_409 = add i10 %zext_ln813_84, i10 %sext_ln1270_16"   --->   Operation 1921 'add' 'add_ln813_409' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_412 = add i9 %zext_ln17_77, i9 192"   --->   Operation 1922 'add' 'add_ln813_412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1923 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_413 = add i9 %add_ln813_412, i9 %zext_ln1273_401"   --->   Operation 1923 'add' 'add_ln813_413' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln813_85 = zext i9 %add_ln813_413"   --->   Operation 1924 'zext' 'zext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_414 = add i10 %zext_ln813_85, i10 %zext_ln818_49"   --->   Operation 1925 'add' 'add_ln813_414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1926 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_415 = add i10 %add_ln813_414, i10 %sext_ln1273_147"   --->   Operation 1926 'add' 'add_ln813_415' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1927 [1/1] (0.72ns)   --->   "%add_ln813_416 = add i11 %sext_ln1273_184, i11 %sext_ln1273_162"   --->   Operation 1927 'add' 'add_ln813_416' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (0.73ns)   --->   "%add_ln813_418 = add i12 %zext_ln1273_520, i12 %zext_ln1273_530"   --->   Operation 1928 'add' 'add_ln813_418' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (0.73ns)   --->   "%add_ln813_423 = add i12 %sext_ln17, i12 448"   --->   Operation 1929 'add' 'add_ln813_423' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln813_128 = sext i12 %add_ln813_423"   --->   Operation 1930 'sext' 'sext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln813_88 = zext i10 %add_ln813_424"   --->   Operation 1931 'zext' 'zext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1932 [1/1] (0.74ns)   --->   "%add_ln813_425 = add i13 %zext_ln813_88, i13 %sext_ln813_128"   --->   Operation 1932 'add' 'add_ln813_425' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_426 = add i10 %sext_ln1273_88, i10 %zext_ln1273_334"   --->   Operation 1933 'add' 'add_ln813_426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1934 [1/1] (0.70ns)   --->   "%add_ln813_427 = add i7 %zext_ln1273_288, i7 %zext_ln17_101"   --->   Operation 1934 'add' 'add_ln813_427' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln813_89 = zext i7 %add_ln813_427"   --->   Operation 1935 'zext' 'zext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1936 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_428 = add i10 %zext_ln813_89, i10 %add_ln813_426"   --->   Operation 1936 'add' 'add_ln813_428' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i10 %add_ln813_428"   --->   Operation 1937 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_429 = add i13 %sext_ln813_230, i13 %add_ln813_425"   --->   Operation 1938 'add' 'add_ln813_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1939 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_430 = add i13 %add_ln813_429, i13 %zext_ln17_115"   --->   Operation 1939 'add' 'add_ln813_430' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1940 [1/1] (0.71ns)   --->   "%add_ln813_431 = add i10 %sext_ln1273_173, i10 %zext_ln17_164"   --->   Operation 1940 'add' 'add_ln813_431' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln813_232 = sext i10 %add_ln813_431"   --->   Operation 1941 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1942 [1/1] (0.72ns)   --->   "%add_ln813_432 = add i11 %sext_ln813_232, i11 %sext_ln1273_144"   --->   Operation 1942 'add' 'add_ln813_432' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln813_90 = zext i9 %add_ln813_435"   --->   Operation 1943 'zext' 'zext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1944 [1/1] (0.73ns)   --->   "%add_ln813_436 = add i12 %zext_ln813_90, i12 %zext_ln818_28"   --->   Operation 1944 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln813_33 = zext i12 %add_ln813_436"   --->   Operation 1945 'zext' 'zext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln813_91 = zext i12 %add_ln813_437"   --->   Operation 1946 'zext' 'zext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1947 [1/1] (0.74ns)   --->   "%add_ln813_438 = add i13 %zext_ln813_91, i13 %zext_ln813_33"   --->   Operation 1947 'add' 'add_ln813_438' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln813_34 = zext i13 %add_ln813_438"   --->   Operation 1948 'zext' 'zext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1949 [1/1] (0.71ns)   --->   "%add_ln813_439 = add i10 %sext_ln1273_110, i10 %sext_ln1273_90"   --->   Operation 1949 'add' 'add_ln813_439' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln813_234 = sext i10 %add_ln813_439"   --->   Operation 1950 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_440 = add i14 %sext_ln813_234, i14 %zext_ln813_34"   --->   Operation 1951 'add' 'add_ln813_440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1952 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_441 = add i14 %add_ln813_440, i14 %zext_ln1273_336"   --->   Operation 1952 'add' 'add_ln813_441' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1953 [1/1] (0.72ns)   --->   "%add_ln813_442 = add i11 %sext_ln1273_134, i11 %sext_ln1273_136"   --->   Operation 1953 'add' 'add_ln813_442' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln813_236 = sext i11 %add_ln813_442"   --->   Operation 1954 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1955 [1/1] (0.73ns)   --->   "%add_ln813_443 = add i12 %sext_ln813_236, i12 %zext_ln17_112"   --->   Operation 1955 'add' 'add_ln813_443' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.71ns)   --->   "%add_ln813_445 = add i11 %zext_ln17_106, i11 %sext_ln1270_11"   --->   Operation 1956 'add' 'add_ln813_445' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.70ns)   --->   "%add_ln813_447 = add i9 %zext_ln17_121, i9 %sext_ln1273_154"   --->   Operation 1957 'add' 'add_ln813_447' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln813_239 = sext i9 %add_ln813_447"   --->   Operation 1958 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1959 [1/1] (0.71ns)   --->   "%add_ln813_448 = add i10 %sext_ln813_239, i10 %zext_ln17_99"   --->   Operation 1959 'add' 'add_ln813_448' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1960 [1/1] (0.72ns)   --->   "%add_ln813_452 = add i11 %sext_ln1273_161, i11 %sext_ln818_19"   --->   Operation 1960 'add' 'add_ln813_452' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln813_242 = sext i11 %add_ln813_452"   --->   Operation 1961 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1962 [1/1] (0.73ns)   --->   "%add_ln813_453 = add i12 %sext_ln813_242, i12 %zext_ln17_173"   --->   Operation 1962 'add' 'add_ln813_453' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_455 = add i11 %sext_ln1273_198, i11 %zext_ln17_154"   --->   Operation 1963 'add' 'add_ln813_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln813_244 = sext i7 %add_ln813_456"   --->   Operation 1964 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.70ns)   --->   "%add_ln813_457 = add i8 %sext_ln813_244, i8 %sext_ln1273_174"   --->   Operation 1965 'add' 'add_ln813_457' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln813_245 = sext i8 %add_ln813_457"   --->   Operation 1966 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1967 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_458 = add i11 %sext_ln813_245, i11 %add_ln813_455"   --->   Operation 1967 'add' 'add_ln813_458' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_460)   --->   "%xor_ln813 = xor i6 %p_read970, i6 32"   --->   Operation 1968 'xor' 'xor_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_460)   --->   "%sext_ln813_248 = sext i6 %xor_ln813"   --->   Operation 1969 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1970 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln813_460 = add i10 %sext_ln1273_107, i10 %sext_ln813_248"   --->   Operation 1970 'add' 'add_ln813_460' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln813_249 = sext i10 %add_ln813_460"   --->   Operation 1971 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1972 [1/1] (0.71ns)   --->   "%add_ln813_461 = add i10 %sext_ln1273_124, i10 %zext_ln17_127"   --->   Operation 1972 'add' 'add_ln813_461' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln813_250 = sext i10 %add_ln813_461"   --->   Operation 1973 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1974 [1/1] (0.72ns)   --->   "%add_ln813_462 = add i11 %sext_ln813_250, i11 %sext_ln813_249"   --->   Operation 1974 'add' 'add_ln813_462' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1975 [1/1] (0.72ns)   --->   "%add_ln813_464 = add i12 %zext_ln17_141, i12 %sext_ln1273_210"   --->   Operation 1975 'add' 'add_ln813_464' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_466 = add i9 %zext_ln818_72, i9 %zext_ln818_74"   --->   Operation 1976 'add' 'add_ln813_466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln813_92 = zext i6 %add_ln813_467"   --->   Operation 1977 'zext' 'zext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1978 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_468 = add i9 %zext_ln813_92, i9 %add_ln813_466"   --->   Operation 1978 'add' 'add_ln813_468' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln813_138 = sext i12 %add_ln813_470"   --->   Operation 1979 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln813_254 = sext i12 %add_ln813_471"   --->   Operation 1980 'sext' 'sext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1981 [1/1] (0.74ns)   --->   "%add_ln813_472 = add i13 %sext_ln813_254, i13 %sext_ln813_138"   --->   Operation 1981 'add' 'add_ln813_472' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln813_139 = sext i13 %add_ln813_472"   --->   Operation 1982 'sext' 'sext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1983 [1/1] (0.75ns)   --->   "%add_ln813_473 = add i14 %sext_ln813_139, i14 %sext_ln17_61"   --->   Operation 1983 'add' 'add_ln813_473' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1984 [1/1] (0.71ns)   --->   "%add_ln813_474 = add i10 %sext_ln70_17, i10 %sext_ln70_18"   --->   Operation 1984 'add' 'add_ln813_474' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1985 [1/1] (0.00ns)   --->   "%sext_ln813_255 = sext i10 %add_ln813_474"   --->   Operation 1985 'sext' 'sext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_475 = add i14 %sext_ln813_255, i14 %add_ln813_473"   --->   Operation 1986 'add' 'add_ln813_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1987 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_476 = add i14 %add_ln813_475, i14 %zext_ln1273_384"   --->   Operation 1987 'add' 'add_ln813_476' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1988 [1/1] (0.73ns)   --->   "%add_ln813_477 = add i13 %zext_ln70_8, i13 %sext_ln70_20"   --->   Operation 1988 'add' 'add_ln813_477' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln813_257 = sext i13 %add_ln813_477"   --->   Operation 1989 'sext' 'sext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1990 [1/1] (0.75ns)   --->   "%add_ln813_478 = add i14 %sext_ln813_257, i14 %zext_ln70_7"   --->   Operation 1990 'add' 'add_ln813_478' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_480 = add i9 %zext_ln818_60, i9 %zext_ln818_63"   --->   Operation 1991 'add' 'add_ln813_480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1992 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_481 = add i9 %add_ln813_480, i9 %zext_ln818_57"   --->   Operation 1992 'add' 'add_ln813_481' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1993 [1/1] (0.00ns)   --->   "%zext_ln813_94 = zext i9 %add_ln813_481"   --->   Operation 1993 'zext' 'zext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1994 [1/1] (0.70ns)   --->   "%add_ln813_482 = add i7 %zext_ln1273_423, i7 %zext_ln17_128"   --->   Operation 1994 'add' 'add_ln813_482' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln813_95 = zext i7 %add_ln813_482"   --->   Operation 1995 'zext' 'zext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1996 [1/1] (0.70ns)   --->   "%add_ln813_483 = add i9 %zext_ln813_95, i9 %zext_ln17_135"   --->   Operation 1996 'add' 'add_ln813_483' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln813_96 = zext i9 %add_ln813_483"   --->   Operation 1997 'zext' 'zext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1998 [1/1] (0.71ns)   --->   "%add_ln813_484 = add i10 %zext_ln813_96, i10 %zext_ln813_94"   --->   Operation 1998 'add' 'add_ln813_484' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln813_262 = sext i11 %add_ln813_489"   --->   Operation 1999 'sext' 'sext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_490 = add i12 %zext_ln17_71, i12 %sext_ln818_11"   --->   Operation 2000 'add' 'add_ln813_490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2001 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_491 = add i12 %add_ln813_490, i12 %sext_ln813_262"   --->   Operation 2001 'add' 'add_ln813_491' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln813_263 = sext i12 %add_ln813_491"   --->   Operation 2002 'sext' 'sext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2003 [1/1] (0.74ns)   --->   "%add_ln813_492 = add i13 %sext_ln813_263, i13 %sext_ln17_56"   --->   Operation 2003 'add' 'add_ln813_492' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.71ns)   --->   "%add_ln813_493 = add i11 %zext_ln17_93, i11 %sext_ln17_63"   --->   Operation 2004 'add' 'add_ln813_493' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln813_265 = sext i11 %add_ln813_493"   --->   Operation 2005 'sext' 'sext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2006 [1/1] (0.73ns)   --->   "%add_ln813_494 = add i13 %sext_ln813_265, i13 %zext_ln1273_293"   --->   Operation 2006 'add' 'add_ln813_494' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2007 [1/1] (0.73ns)   --->   "%add_ln813_497 = add i13 %zext_ln1273_557, i13 %sext_ln1273_140"   --->   Operation 2007 'add' 'add_ln813_497' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2008 [1/1] (0.70ns)   --->   "%add_ln813_500 = add i8 %sext_ln17_75, i8 %zext_ln1273_468"   --->   Operation 2008 'add' 'add_ln813_500' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln813_270 = sext i8 %add_ln813_500"   --->   Operation 2009 'sext' 'sext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2010 [1/1] (0.71ns)   --->   "%add_ln813_501 = add i10 %sext_ln813_270, i10 %zext_ln818_58"   --->   Operation 2010 'add' 'add_ln813_501' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2011 [1/1] (0.70ns)   --->   "%add_ln813_502 = add i7 %zext_ln1273_533, i7 %zext_ln1273_548"   --->   Operation 2011 'add' 'add_ln813_502' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln813_98 = zext i7 %add_ln813_502"   --->   Operation 2012 'zext' 'zext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2013 [1/1] (0.70ns)   --->   "%add_ln813_503 = add i8 %zext_ln813_98, i8 %zext_ln17_132"   --->   Operation 2013 'add' 'add_ln813_503' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln813_100 = zext i11 %add_ln813_510"   --->   Operation 2014 'zext' 'zext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2015 [1/1] (0.73ns)   --->   "%add_ln813_511 = add i13 %zext_ln17_69, i13 %sext_ln17_64"   --->   Operation 2015 'add' 'add_ln813_511' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln813_275 = sext i13 %add_ln813_511"   --->   Operation 2016 'sext' 'sext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_512 = add i14 %sext_ln813_275, i14 %zext_ln813_100"   --->   Operation 2017 'add' 'add_ln813_512' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2018 [1/1] (0.70ns)   --->   "%add_ln813_513 = add i9 %zext_ln17_88, i9 %zext_ln17_85"   --->   Operation 2018 'add' 'add_ln813_513' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln813_101 = zext i9 %add_ln813_513"   --->   Operation 2019 'zext' 'zext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2020 [1/1] (0.73ns)   --->   "%add_ln813_514 = add i12 %zext_ln813_101, i12 %zext_ln1273_330"   --->   Operation 2020 'add' 'add_ln813_514' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln813_102 = zext i12 %add_ln813_514"   --->   Operation 2021 'zext' 'zext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2022 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_515 = add i14 %zext_ln813_102, i14 %add_ln813_512"   --->   Operation 2022 'add' 'add_ln813_515' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2023 [1/1] (0.73ns)   --->   "%add_ln813_516 = add i12 %zext_ln1273_356, i12 %zext_ln17_110"   --->   Operation 2023 'add' 'add_ln813_516' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.72ns)   --->   "%add_ln813_518 = add i11 %sext_ln1273_192, i11 %zext_ln17_104"   --->   Operation 2024 'add' 'add_ln813_518' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2025 [1/1] (0.71ns)   --->   "%add_ln813_521 = add i10 %sext_ln1273_181, i10 %zext_ln17_150"   --->   Operation 2025 'add' 'add_ln813_521' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.70ns)   --->   "%add_ln813_523 = add i7 %zext_ln1273_361, i7 %zext_ln1273_533"   --->   Operation 2026 'add' 'add_ln813_523' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln813_104 = zext i7 %add_ln813_523"   --->   Operation 2027 'zext' 'zext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2028 [1/1] (0.70ns)   --->   "%add_ln813_524 = add i9 %zext_ln813_104, i9 %sext_ln1273_130"   --->   Operation 2028 'add' 'add_ln813_524' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.70ns)   --->   "%add_ln813_531 = add i9 %sext_ln1273_202, i9 %sext_ln17_84"   --->   Operation 2029 'add' 'add_ln813_531' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln813_286 = sext i9 %add_ln813_535"   --->   Operation 2030 'sext' 'sext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2031 [1/1] (0.71ns)   --->   "%add_ln813_536 = add i10 %sext_ln813_286, i10 %zext_ln818_34"   --->   Operation 2031 'add' 'add_ln813_536' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln813_287 = sext i10 %add_ln813_536"   --->   Operation 2032 'sext' 'sext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2033 [1/1] (0.70ns)   --->   "%add_ln813_537 = add i10 %zext_ln17_72, i10 %sext_ln17_53"   --->   Operation 2033 'add' 'add_ln813_537' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln813_288 = sext i10 %add_ln813_537"   --->   Operation 2034 'sext' 'sext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2035 [1/1] (0.72ns)   --->   "%add_ln813_538 = add i11 %sext_ln813_288, i11 %sext_ln813_287"   --->   Operation 2035 'add' 'add_ln813_538' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln813_152 = sext i11 %add_ln813_538"   --->   Operation 2036 'sext' 'sext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln813_106 = zext i12 %add_ln813_539"   --->   Operation 2037 'zext' 'zext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2038 [1/1] (0.74ns)   --->   "%add_ln813_540 = add i13 %zext_ln813_106, i13 %sext_ln813_152"   --->   Operation 2038 'add' 'add_ln813_540' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.70ns)   --->   "%add_ln813_542 = add i8 %sext_ln1273_113, i8 %sext_ln1273_108"   --->   Operation 2039 'add' 'add_ln813_542' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln813_289 = sext i8 %add_ln813_542"   --->   Operation 2040 'sext' 'sext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2041 [1/1] (0.70ns)   --->   "%add_ln813_543 = add i9 %sext_ln813_289, i9 %zext_ln17_98"   --->   Operation 2041 'add' 'add_ln813_543' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2042 [1/1] (0.73ns)   --->   "%add_ln813_546 = add i12 %zext_ln1270_28, i12 %zext_ln17_100"   --->   Operation 2042 'add' 'add_ln813_546' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_548 = add i11 %zext_ln17_111, i11 %sext_ln17_69"   --->   Operation 2043 'add' 'add_ln813_548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2044 [1/1] (0.70ns)   --->   "%add_ln813_549 = add i8 %sext_ln1273_148, i8 %zext_ln17_132"   --->   Operation 2044 'add' 'add_ln813_549' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln813_292 = sext i8 %add_ln813_549"   --->   Operation 2045 'sext' 'sext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2046 [1/1] (0.70ns)   --->   "%add_ln813_550 = add i9 %sext_ln813_292, i9 %sext_ln1273_135"   --->   Operation 2046 'add' 'add_ln813_550' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln813_293 = sext i9 %add_ln813_550"   --->   Operation 2047 'sext' 'sext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2048 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_551 = add i11 %sext_ln813_293, i11 %add_ln813_548"   --->   Operation 2048 'add' 'add_ln813_551' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2049 [1/1] (0.70ns)   --->   "%add_ln813_556 = add i8 %sext_ln17_86, i8 %zext_ln17_151"   --->   Operation 2049 'add' 'add_ln813_556' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln813_300 = sext i12 %add_ln813_561"   --->   Operation 2050 'sext' 'sext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2051 [1/1] (0.74ns)   --->   "%add_ln813_562 = add i13 %sext_ln813_300, i13 %zext_ln1273_414"   --->   Operation 2051 'add' 'add_ln813_562' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln813_301 = sext i13 %add_ln813_562"   --->   Operation 2052 'sext' 'sext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2053 [1/1] (0.72ns)   --->   "%add_ln813_563 = add i11 %sext_ln1273_128, i11 %zext_ln17_107"   --->   Operation 2053 'add' 'add_ln813_563' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln813_302 = sext i11 %add_ln813_563"   --->   Operation 2054 'sext' 'sext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_564 = add i14 %sext_ln813_302, i14 %sext_ln813_301"   --->   Operation 2055 'add' 'add_ln813_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2056 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_565 = add i14 %add_ln813_564, i14 %zext_ln17_131"   --->   Operation 2056 'add' 'add_ln813_565' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2057 [1/1] (0.73ns)   --->   "%add_ln813_566 = add i13 %zext_ln1273_443, i13 %sext_ln17_81"   --->   Operation 2057 'add' 'add_ln813_566' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2058 [1/1] (0.73ns)   --->   "%add_ln813_568 = add i12 %zext_ln1273_470, i12 %zext_ln17_153"   --->   Operation 2058 'add' 'add_ln813_568' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln813_109 = zext i12 %add_ln813_568"   --->   Operation 2059 'zext' 'zext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2060 [1/1] (0.70ns)   --->   "%add_ln813_569 = add i9 %sext_ln1273_186, i9 %zext_ln17_140"   --->   Operation 2060 'add' 'add_ln813_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln813_305 = sext i9 %add_ln813_569"   --->   Operation 2061 'sext' 'sext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2062 [1/1] (0.74ns)   --->   "%add_ln813_570 = add i13 %sext_ln813_305, i13 %zext_ln813_109"   --->   Operation 2062 'add' 'add_ln813_570' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2063 [1/1] (0.73ns)   --->   "%add_ln813_577 = add i12 %zext_ln818_35, i12 3808"   --->   Operation 2063 'add' 'add_ln813_577' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln813_160 = sext i12 %add_ln813_577"   --->   Operation 2064 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_578 = add i13 %sext_ln813_160, i13 %zext_ln17_64"   --->   Operation 2065 'add' 'add_ln813_578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln813_310 = sext i11 %add_ln813_580"   --->   Operation 2066 'sext' 'sext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2067 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_581 = add i13 %sext_ln813_310, i13 %add_ln813_578"   --->   Operation 2067 'add' 'add_ln813_581' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i13 %add_ln813_581"   --->   Operation 2068 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2069 [1/1] (0.73ns)   --->   "%add_ln813_582 = add i13 %zext_ln1273_374, i13 %sext_ln1273_119"   --->   Operation 2069 'add' 'add_ln813_582' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln813_311 = sext i13 %add_ln813_582"   --->   Operation 2070 'sext' 'sext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_583 = add i14 %sext_ln813_311, i14 %sext_ln813_161"   --->   Operation 2071 'add' 'add_ln813_583' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2072 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_584 = add i14 %add_ln813_583, i14 %zext_ln1273_413"   --->   Operation 2072 'add' 'add_ln813_584' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2073 [1/1] (0.72ns)   --->   "%add_ln813_587 = add i11 %sext_ln818_17, i11 %zext_ln17_130"   --->   Operation 2073 'add' 'add_ln813_587' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2074 [1/1] (0.71ns)   --->   "%add_ln813_588 = add i10 %zext_ln818_71, i10 %zext_ln17_120"   --->   Operation 2074 'add' 'add_ln813_588' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.70ns)   --->   "%add_ln813_592 = add i8 %trunc_ln17_9, i8 %zext_ln17_161"   --->   Operation 2075 'add' 'add_ln813_592' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln813_115 = zext i12 %add_ln813_597"   --->   Operation 2076 'zext' 'zext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2077 [1/1] (0.74ns)   --->   "%add_ln813_598 = add i13 %zext_ln813_115, i13 %zext_ln1273_448"   --->   Operation 2077 'add' 'add_ln813_598' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln813_116 = zext i13 %add_ln813_598"   --->   Operation 2078 'zext' 'zext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2079 [1/1] (0.72ns)   --->   "%add_ln813_599 = add i11 %sext_ln818_16, i11 %sext_ln17_69"   --->   Operation 2079 'add' 'add_ln813_599' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln813_317 = sext i11 %add_ln813_599"   --->   Operation 2080 'sext' 'sext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_600 = add i14 %sext_ln813_317, i14 %zext_ln813_116"   --->   Operation 2081 'add' 'add_ln813_600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2082 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_601 = add i14 %add_ln813_600, i14 %zext_ln1273_479"   --->   Operation 2082 'add' 'add_ln813_601' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2083 [1/1] (0.73ns)   --->   "%add_ln813_602 = add i13 %zext_ln1270_29, i13 %sext_ln1273_183"   --->   Operation 2083 'add' 'add_ln813_602' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln813_319 = sext i13 %add_ln813_602"   --->   Operation 2084 'sext' 'sext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2085 [1/1] (0.75ns)   --->   "%add_ln813_603 = add i14 %sext_ln813_319, i14 %zext_ln1273_495"   --->   Operation 2085 'add' 'add_ln813_603' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.70ns)   --->   "%add_ln813_606 = add i8 %sext_ln1273_201, i8 %sext_ln70_36"   --->   Operation 2086 'add' 'add_ln813_606' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln813_117 = zext i12 %add_ln813_613"   --->   Operation 2087 'zext' 'zext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2088 [1/1] (0.73ns)   --->   "%add_ln813_614 = add i12 %sext_ln17_67, i12 %zext_ln17_123"   --->   Operation 2088 'add' 'add_ln813_614' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln813_325 = sext i12 %add_ln813_614"   --->   Operation 2089 'sext' 'sext_ln813_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2090 [1/1] (0.74ns)   --->   "%add_ln813_615 = add i14 %sext_ln813_325, i14 %zext_ln813_117"   --->   Operation 2090 'add' 'add_ln813_615' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_616 = add i10 %zext_ln818_76, i10 %sext_ln1273_188"   --->   Operation 2091 'add' 'add_ln813_616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2092 [1/1] (0.70ns)   --->   "%add_ln813_617 = add i7 %sext_ln818_22, i7 %zext_ln17_160"   --->   Operation 2092 'add' 'add_ln813_617' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln813_326 = sext i7 %add_ln813_617"   --->   Operation 2093 'sext' 'sext_ln813_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2094 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_618 = add i10 %sext_ln813_326, i10 %add_ln813_616"   --->   Operation 2094 'add' 'add_ln813_618' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln813_119 = zext i11 %add_ln813_622"   --->   Operation 2095 'zext' 'zext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2096 [1/1] (0.73ns)   --->   "%add_ln813_623 = add i12 %zext_ln813_119, i12 %zext_ln818_43"   --->   Operation 2096 'add' 'add_ln813_623' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln813_40 = zext i12 %add_ln813_623"   --->   Operation 2097 'zext' 'zext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2098 [1/1] (0.74ns)   --->   "%add_ln813_624 = add i13 %zext_ln813_40, i13 %zext_ln17_113"   --->   Operation 2098 'add' 'add_ln813_624' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.70ns)   --->   "%add_ln813_629 = add i7 %zext_ln17_152, i7 %zext_ln1273_538"   --->   Operation 2099 'add' 'add_ln813_629' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.72ns)   --->   "%add_ln813_632 = add i11 %zext_ln818_47, i11 1984"   --->   Operation 2100 'add' 'add_ln813_632' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.72ns)   --->   "%add_ln813_633 = add i11 %sext_ln818_14, i11 %zext_ln17_90"   --->   Operation 2101 'add' 'add_ln813_633' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (0.72ns)   --->   "%add_ln813_635 = add i11 %zext_ln818_50, i11 %sext_ln1273_126"   --->   Operation 2102 'add' 'add_ln813_635' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2103 [1/1] (0.71ns)   --->   "%add_ln813_638 = add i10 %sext_ln1273_146, i10 %sext_ln17_83"   --->   Operation 2103 'add' 'add_ln813_638' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2104 [1/1] (0.70ns)   --->   "%add_ln813_641 = add i9 %zext_ln17_129, i9 %zext_ln17_136"   --->   Operation 2104 'add' 'add_ln813_641' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln813_123 = zext i9 %add_ln813_641"   --->   Operation 2105 'zext' 'zext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln813_124 = zext i6 %add_ln813_642"   --->   Operation 2106 'zext' 'zext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2107 [1/1] (0.70ns)   --->   "%add_ln813_643 = add i8 %zext_ln813_124, i8 %zext_ln17_148"   --->   Operation 2107 'add' 'add_ln813_643' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln813_125 = zext i8 %add_ln813_643"   --->   Operation 2108 'zext' 'zext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2109 [1/1] (0.71ns)   --->   "%add_ln813_644 = add i10 %zext_ln813_125, i10 %zext_ln813_123"   --->   Operation 2109 'add' 'add_ln813_644' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2110 [1/1] (0.72ns)   --->   "%add_ln813_650 = add i11 %sext_ln1273_74, i11 320"   --->   Operation 2110 'add' 'add_ln813_650' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i11 %add_ln813_650"   --->   Operation 2111 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_651 = add i13 %sext_ln813_176, i13 %zext_ln17_75"   --->   Operation 2112 'add' 'add_ln813_651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2113 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_652 = add i13 %add_ln813_651, i13 %zext_ln17_83"   --->   Operation 2113 'add' 'add_ln813_652' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2114 [1/1] (0.71ns)   --->   "%add_ln813_653 = add i10 %zext_ln818_48, i10 %zext_ln818_51"   --->   Operation 2114 'add' 'add_ln813_653' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln813_127 = zext i10 %add_ln813_653"   --->   Operation 2115 'zext' 'zext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2116 [1/1] (0.73ns)   --->   "%add_ln813_654 = add i12 %zext_ln813_127, i12 %zext_ln1273_338"   --->   Operation 2116 'add' 'add_ln813_654' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.73ns)   --->   "%add_ln813_656 = add i13 %zext_ln1273_377, i13 %sext_ln17_77"   --->   Operation 2117 'add' 'add_ln813_656' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2118 [1/1] (0.71ns)   --->   "%add_ln813_658 = add i11 %zext_ln17_149, i11 %sext_ln1273_137"   --->   Operation 2118 'add' 'add_ln813_658' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.70ns)   --->   "%add_ln813_661 = add i8 %zext_ln17_114, i8 %zext_ln1273_446"   --->   Operation 2119 'add' 'add_ln813_661' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln813_129 = zext i8 %add_ln813_661"   --->   Operation 2120 'zext' 'zext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2121 [1/1] (0.70ns)   --->   "%add_ln813_662 = add i9 %zext_ln813_129, i9 %zext_ln818_73"   --->   Operation 2121 'add' 'add_ln813_662' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2122 [1/1] (0.70ns)   --->   "%add_ln813_663 = add i8 %sext_ln1273_175, i8 %sext_ln1273_143"   --->   Operation 2122 'add' 'add_ln813_663' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln813_340 = sext i8 %add_ln813_663"   --->   Operation 2123 'sext' 'sext_ln813_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2124 [1/1] (0.70ns)   --->   "%add_ln813_664 = add i9 %sext_ln813_340, i9 %sext_ln1273_172"   --->   Operation 2124 'add' 'add_ln813_664' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2125 [1/1] (0.73ns)   --->   "%add_ln813_667 = add i12 %sext_ln17_85, i12 %sext_ln17_87"   --->   Operation 2125 'add' 'add_ln813_667' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.22>
ST_3 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i9 %trunc_ln818_121"   --->   Operation 2126 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i9 %trunc_ln818_137"   --->   Operation 2127 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln17_65 = sext i8 %trunc_ln818_146" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2128 'sext' 'sext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln17_94 = zext i11 %sext_ln17_65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2129 'zext' 'zext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln17_70 = sext i10 %trunc_ln818_167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2130 'sext' 'sext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i9 %trunc_ln818_172"   --->   Operation 2131 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln1273_403 = zext i11 %sext_ln1273_138"   --->   Operation 2132 'zext' 'zext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln17_117 = zext i9 %mult_V_197" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2133 'zext' 'zext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln17_74 = sext i9 %trunc_ln818_179" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2134 'sext' 'sext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln17_118 = zext i11 %sext_ln17_74" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2135 'zext' 'zext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i10 %trunc_ln818_181"   --->   Operation 2136 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln1273_428 = zext i11 %sext_ln1273_145"   --->   Operation 2137 'zext' 'zext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln17_76 = sext i11 %mult_V_208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2138 'sext' 'sext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i9 %trunc_ln818_187"   --->   Operation 2139 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i10 %trunc_ln818_188"   --->   Operation 2140 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i10 %trunc_ln818_189"   --->   Operation 2141 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i10 %trunc_ln818_196"   --->   Operation 2142 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln1273_454 = zext i11 %sext_ln1273_157"   --->   Operation 2143 'zext' 'zext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i10 %trunc_ln818_198"   --->   Operation 2144 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln1273_461 = zext i11 %sext_ln1273_158"   --->   Operation 2145 'zext' 'zext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i10 %trunc_ln818_199"   --->   Operation 2146 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i9 %trunc_ln818_210"   --->   Operation 2147 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln1273_483 = zext i11 %sext_ln1273_169"   --->   Operation 2148 'zext' 'zext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i9 %trunc_ln818_212"   --->   Operation 2149 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln1273_488 = zext i11 %sext_ln1273_170"   --->   Operation 2150 'zext' 'zext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln17_78 = sext i10 %trunc_ln818_213" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2151 'sext' 'sext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i10 %trunc_ln818_214"   --->   Operation 2152 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln1273_490 = zext i11 %sext_ln1273_171"   --->   Operation 2153 'zext' 'zext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2154 [1/1] (0.00ns)   --->   "%mult_V_228 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_122, i3 0"   --->   Operation 2154 'bitconcatenate' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln17_139 = zext i9 %mult_V_228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2155 'zext' 'zext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i10 %trunc_ln818_225"   --->   Operation 2156 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln17_80 = sext i9 %trunc_ln818_233" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2157 'sext' 'sext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln17_147 = zext i11 %sext_ln17_80" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2158 'zext' 'zext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln1270_30 = zext i11 %sext_ln17_80"   --->   Operation 2159 'zext' 'zext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.00ns)   --->   "%zext_ln1273_521 = zext i6 %p_read_117"   --->   Operation 2160 'zext' 'zext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln1273_524 = zext i7 %mult_V_242"   --->   Operation 2161 'zext' 'zext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2162 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_117, i4 0"   --->   Operation 2162 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln1273_525 = zext i10 %shl_ln1273_163"   --->   Operation 2163 'zext' 'zext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.72ns)   --->   "%r_V_492 = sub i11 %zext_ln1273_525, i11 %zext_ln1273_521"   --->   Operation 2164 'sub' 'r_V_492' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2165 [1/1] (0.00ns)   --->   "%trunc_ln818_238 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_492, i32 1, i32 10"   --->   Operation 2165 'partselect' 'trunc_ln818_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i10 %trunc_ln818_238"   --->   Operation 2166 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln1273_526 = zext i11 %sext_ln1273_189"   --->   Operation 2167 'zext' 'zext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.72ns)   --->   "%r_V_493 = sub i11 %zext_ln1273_525, i11 %zext_ln1273_524"   --->   Operation 2168 'sub' 'r_V_493' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2169 [1/1] (0.00ns)   --->   "%trunc_ln818_239 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_493, i32 1, i32 10"   --->   Operation 2169 'partselect' 'trunc_ln818_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i10 %trunc_ln818_239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2170 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i11 %sext_ln70_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2171 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln17_82 = sext i8 %trunc_ln818_243" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2172 'sext' 'sext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln818_20 = sext i8 %trunc_ln818_243"   --->   Operation 2173 'sext' 'sext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln17_156 = zext i9 %mult_V_251" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2174 'zext' 'zext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln17_157 = zext i9 %mult_V_251" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2175 'zext' 'zext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i10 %trunc_ln818_246"   --->   Operation 2176 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln1273_544 = zext i11 %sext_ln1273_193"   --->   Operation 2177 'zext' 'zext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln1273_546 = zext i6 %p_read50111"   --->   Operation 2178 'zext' 'zext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2179 [1/1] (0.00ns)   --->   "%r_V_509 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read50111, i1 0"   --->   Operation 2179 'bitconcatenate' 'r_V_509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln1270_24 = zext i7 %r_V_509"   --->   Operation 2180 'zext' 'zext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.00ns)   --->   "%zext_ln1270_25 = zext i7 %r_V_509"   --->   Operation 2181 'zext' 'zext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2182 [1/1] (0.00ns)   --->   "%zext_ln1273_549 = zext i8 %shl_ln1273_168"   --->   Operation 2182 'zext' 'zext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2183 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read50111, i4 0"   --->   Operation 2183 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.00ns)   --->   "%zext_ln1273_551 = zext i10 %shl_ln1273_169"   --->   Operation 2184 'zext' 'zext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.72ns)   --->   "%r_V_511 = sub i11 %zext_ln1273_551, i11 %zext_ln1273_549"   --->   Operation 2185 'sub' 'r_V_511' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2186 [1/1] (0.00ns)   --->   "%trunc_ln818_249 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_511, i32 1, i32 10"   --->   Operation 2186 'partselect' 'trunc_ln818_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i10 %trunc_ln818_249"   --->   Operation 2187 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.00ns)   --->   "%zext_ln1270_31 = zext i11 %sext_ln1270_19"   --->   Operation 2188 'zext' 'zext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2189 [1/1] (0.70ns)   --->   "%r_V_513 = sub i8 0, i8 %zext_ln1270_25"   --->   Operation 2189 'sub' 'r_V_513' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2190 [1/1] (0.00ns)   --->   "%trunc_ln818_251 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_513, i32 1, i32 7"   --->   Operation 2190 'partselect' 'trunc_ln818_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i7 %trunc_ln818_251"   --->   Operation 2191 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.72ns)   --->   "%r_V_514 = add i11 %zext_ln1273_551, i11 %zext_ln1273_546"   --->   Operation 2192 'add' 'r_V_514' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2193 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_514, i32 1, i32 10"   --->   Operation 2193 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln17_159 = zext i10 %mult_V_253" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2194 'zext' 'zext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (0.72ns)   --->   "%r_V_516 = sub i11 %zext_ln1273_551, i11 %zext_ln1270_24"   --->   Operation 2195 'sub' 'r_V_516' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln818_252 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_516, i32 1, i32 10"   --->   Operation 2196 'partselect' 'trunc_ln818_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln818_21 = sext i10 %trunc_ln818_252"   --->   Operation 2197 'sext' 'sext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln818_75 = zext i11 %sext_ln818_21"   --->   Operation 2198 'zext' 'zext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i8 %trunc_ln818_257"   --->   Operation 2199 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln1273_200 = sext i10 %trunc_ln818_258"   --->   Operation 2200 'sext' 'sext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (0.00ns)   --->   "%zext_ln1273_562 = zext i11 %sext_ln1273_200"   --->   Operation 2201 'zext' 'zext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i9 %trunc_ln818_260"   --->   Operation 2202 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln1273_563 = zext i6 %p_read_112"   --->   Operation 2203 'zext' 'zext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln1273_564 = zext i6 %p_read_112"   --->   Operation 2204 'zext' 'zext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (1.23ns)   --->   "%r_V_528 = mul i11 %zext_ln1273_564, i11 25"   --->   Operation 2205 'mul' 'r_V_528' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_259 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_528, i32 1, i32 10"   --->   Operation 2206 'partselect' 'mult_V_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln17_162 = zext i10 %mult_V_259" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2207 'zext' 'zext_ln17_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_112, i3 0"   --->   Operation 2208 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln1273_565 = zext i9 %shl_ln1273_172"   --->   Operation 2209 'zext' 'zext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2210 [1/1] (0.71ns)   --->   "%r_V_529 = sub i10 %zext_ln1273_563, i10 %zext_ln1273_565"   --->   Operation 2210 'sub' 'r_V_529' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln818_262 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_529, i32 1, i32 9"   --->   Operation 2211 'partselect' 'trunc_ln818_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln818_23 = sext i9 %trunc_ln818_262"   --->   Operation 2212 'sext' 'sext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_112, i1 0"   --->   Operation 2213 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln1273_566 = zext i7 %shl_ln1273_173"   --->   Operation 2214 'zext' 'zext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2215 [1/1] (0.70ns)   --->   "%r_V_530 = sub i8 0, i8 %zext_ln1273_566"   --->   Operation 2215 'sub' 'r_V_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln818_263 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_530, i32 1, i32 7"   --->   Operation 2216 'partselect' 'trunc_ln818_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln70_31 = sext i7 %trunc_ln818_263" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2217 'sext' 'sext_ln70_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i10 %trunc_ln818_267"   --->   Operation 2218 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln1273_575 = zext i11 %sext_ln1273_205"   --->   Operation 2219 'zext' 'zext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln70_32 = sext i9 %trunc_ln818_269" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2220 'sext' 'sext_ln70_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln1273_577 = zext i6 %p_read_110"   --->   Operation 2221 'zext' 'zext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln1273_578 = zext i6 %p_read_110"   --->   Operation 2222 'zext' 'zext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln1273_579 = zext i6 %p_read_110"   --->   Operation 2223 'zext' 'zext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln1273_580 = zext i6 %p_read_110"   --->   Operation 2224 'zext' 'zext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2225 [1/1] (1.23ns)   --->   "%r_V_539 = mul i11 %zext_ln1273_580, i11 19"   --->   Operation 2225 'mul' 'r_V_539' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2226 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_539, i32 1, i32 10"   --->   Operation 2226 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln818_77 = zext i10 %mult_V_263"   --->   Operation 2227 'zext' 'zext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (0.00ns)   --->   "%r_V_540 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_110, i3 0"   --->   Operation 2228 'bitconcatenate' 'r_V_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln1270_26 = zext i9 %r_V_540"   --->   Operation 2229 'zext' 'zext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2230 [1/1] (0.00ns)   --->   "%mult_V_264 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_110, i2 0"   --->   Operation 2230 'bitconcatenate' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2231 [1/1] (0.00ns)   --->   "%zext_ln17_165 = zext i8 %mult_V_264" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2231 'zext' 'zext_ln17_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2232 [1/1] (0.71ns)   --->   "%r_V_541 = add i10 %zext_ln1270_26, i10 %zext_ln1273_578"   --->   Operation 2232 'add' 'r_V_541' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_541, i32 1, i32 9"   --->   Operation 2233 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln17_166 = zext i9 %mult_V_265" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2234 'zext' 'zext_ln17_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2235 [1/1] (0.00ns)   --->   "%shl_ln1273_178 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_110, i4 0"   --->   Operation 2235 'bitconcatenate' 'shl_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln1273_581 = zext i10 %shl_ln1273_178"   --->   Operation 2236 'zext' 'zext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln1273_582 = zext i8 %mult_V_264"   --->   Operation 2237 'zext' 'zext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2238 [1/1] (0.72ns)   --->   "%r_V_542 = add i11 %zext_ln1273_581, i11 %zext_ln1273_582"   --->   Operation 2238 'add' 'r_V_542' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2239 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_542, i32 1, i32 10"   --->   Operation 2239 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln17_167 = zext i10 %mult_V_266" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2240 'zext' 'zext_ln17_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (0.00ns)   --->   "%shl_ln1273_179 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_110, i1 0"   --->   Operation 2241 'bitconcatenate' 'shl_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln1273_583 = zext i7 %shl_ln1273_179"   --->   Operation 2242 'zext' 'zext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2243 [1/1] (0.72ns)   --->   "%r_V_544 = sub i11 %zext_ln1273_581, i11 %zext_ln1273_583"   --->   Operation 2243 'sub' 'r_V_544' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2244 [1/1] (0.00ns)   --->   "%trunc_ln818_270 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_544, i32 1, i32 10"   --->   Operation 2244 'partselect' 'trunc_ln818_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i10 %trunc_ln818_270"   --->   Operation 2245 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln1273_584 = zext i11 %sext_ln1273_206"   --->   Operation 2246 'zext' 'zext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2247 [1/1] (0.70ns)   --->   "%r_V_545 = sub i7 0, i7 %zext_ln1273_577"   --->   Operation 2247 'sub' 'r_V_545' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2248 [1/1] (0.00ns)   --->   "%trunc_ln818_271 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_545, i32 1, i32 6"   --->   Operation 2248 'partselect' 'trunc_ln818_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i6 %trunc_ln818_271"   --->   Operation 2249 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2250 [1/1] (0.72ns)   --->   "%r_V_546 = sub i11 %zext_ln1273_580, i11 %zext_ln1273_581"   --->   Operation 2250 'sub' 'r_V_546' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln818_272 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_546, i32 1, i32 10"   --->   Operation 2251 'partselect' 'trunc_ln818_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i10 %trunc_ln818_272"   --->   Operation 2252 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.70ns)   --->   "%r_V_547 = sub i9 %zext_ln17_165, i9 %zext_ln1273_579"   --->   Operation 2253 'sub' 'r_V_547' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (0.00ns)   --->   "%trunc_ln818_273 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_547, i32 1, i32 8"   --->   Operation 2254 'partselect' 'trunc_ln818_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln70_33 = sext i8 %trunc_ln818_273" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2255 'sext' 'sext_ln70_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i11 %sext_ln70_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2256 'zext' 'zext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln1273_585 = zext i6 %p_read_109"   --->   Operation 2257 'zext' 'zext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln1273_587 = zext i6 %p_read_109"   --->   Operation 2258 'zext' 'zext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2259 [1/1] (0.00ns)   --->   "%shl_ln1273_180 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_109, i2 0"   --->   Operation 2259 'bitconcatenate' 'shl_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln1273_588 = zext i8 %shl_ln1273_180"   --->   Operation 2260 'zext' 'zext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.70ns)   --->   "%r_V_548 = sub i9 0, i9 %zext_ln1273_588"   --->   Operation 2261 'sub' 'r_V_548' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln818_274 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_548, i32 1, i32 8"   --->   Operation 2262 'partselect' 'trunc_ln818_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i8 %trunc_ln818_274"   --->   Operation 2263 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2264 [1/1] (0.70ns)   --->   "%r_V_549 = add i9 %zext_ln1273_588, i9 %zext_ln1273_587"   --->   Operation 2264 'add' 'r_V_549' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2265 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_549, i32 1, i32 8"   --->   Operation 2265 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln17_168 = zext i8 %mult_V_268" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2266 'zext' 'zext_ln17_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2267 [1/1] (0.00ns)   --->   "%zext_ln17_169 = zext i8 %mult_V_268" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2267 'zext' 'zext_ln17_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln1273_590 = zext i7 %shl_ln1273_182"   --->   Operation 2268 'zext' 'zext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.71ns)   --->   "%r_V_551 = sub i10 %zext_ln1273_589, i10 %zext_ln1273_590"   --->   Operation 2269 'sub' 'r_V_551' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (0.00ns)   --->   "%trunc_ln818_276 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_551, i32 1, i32 9"   --->   Operation 2270 'partselect' 'trunc_ln818_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i9 %trunc_ln818_276"   --->   Operation 2271 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln1273_592 = zext i11 %sext_ln1273_211"   --->   Operation 2272 'zext' 'zext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (0.71ns)   --->   "%r_V_553 = sub i10 %zext_ln1273_589, i10 %zext_ln1273_585"   --->   Operation 2273 'sub' 'r_V_553' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2274 [1/1] (0.00ns)   --->   "%trunc_ln818_278 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_553, i32 1, i32 9"   --->   Operation 2274 'partselect' 'trunc_ln818_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln70_34 = sext i9 %trunc_ln818_278" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2275 'sext' 'sext_ln70_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i11 %sext_ln70_34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2276 'zext' 'zext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2277 [1/1] (0.00ns)   --->   "%zext_ln1273_593 = zext i6 %p_read_108"   --->   Operation 2277 'zext' 'zext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2278 [1/1] (1.23ns)   --->   "%r_V_554 = mul i11 %zext_ln1273_593, i11 23"   --->   Operation 2278 'mul' 'r_V_554' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_554, i32 1, i32 10"   --->   Operation 2279 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln17_170 = zext i10 %mult_V_269" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2280 'zext' 'zext_ln17_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2281 [1/1] (0.00ns)   --->   "%r_V_575 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_108, i1 0"   --->   Operation 2281 'bitconcatenate' 'r_V_575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln17_171 = zext i7 %r_V_575" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2282 'zext' 'zext_ln17_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln1273_595 = zext i6 %p_read_107"   --->   Operation 2283 'zext' 'zext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_107, i2 0"   --->   Operation 2284 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln1273_596 = zext i8 %shl_ln1273_183"   --->   Operation 2285 'zext' 'zext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.70ns)   --->   "%r_V_556 = add i9 %zext_ln1273_596, i9 %zext_ln1273_595"   --->   Operation 2286 'add' 'r_V_556' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_556, i32 1, i32 8"   --->   Operation 2287 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln17_172 = zext i8 %mult_V_271" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2288 'zext' 'zext_ln17_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (0.70ns)   --->   "%r_V_558 = sub i9 %zext_ln1273_595, i9 %zext_ln1273_596"   --->   Operation 2289 'sub' 'r_V_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%trunc_ln818_279 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_558, i32 1, i32 8"   --->   Operation 2290 'partselect' 'trunc_ln818_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i8 %trunc_ln818_279"   --->   Operation 2291 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2292 [1/1] (0.70ns)   --->   "%r_V_559 = sub i9 0, i9 %zext_ln1273_596"   --->   Operation 2292 'sub' 'r_V_559' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln818_280 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_559, i32 1, i32 8"   --->   Operation 2293 'partselect' 'trunc_ln818_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i8 %trunc_ln818_280"   --->   Operation 2294 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2295 [1/1] (0.70ns)   --->   "%r_V_560 = sub i9 %zext_ln1273_596, i9 %zext_ln1273_595"   --->   Operation 2295 'sub' 'r_V_560' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns)   --->   "%trunc_ln818_281 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_560, i32 1, i32 8"   --->   Operation 2296 'partselect' 'trunc_ln818_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln70_35 = sext i8 %trunc_ln818_281" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2297 'sext' 'sext_ln70_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i11 %sext_ln70_35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2298 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln1273_599 = zext i6 %p_read_106"   --->   Operation 2299 'zext' 'zext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2300 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_106, i2 0"   --->   Operation 2300 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln1273_600 = zext i8 %shl_ln1273_184"   --->   Operation 2301 'zext' 'zext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.70ns)   --->   "%r_V_561 = sub i9 %zext_ln1273_599, i9 %zext_ln1273_600"   --->   Operation 2302 'sub' 'r_V_561' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns)   --->   "%trunc_ln818_282 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_561, i32 1, i32 8"   --->   Operation 2303 'partselect' 'trunc_ln818_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i8 %trunc_ln818_282"   --->   Operation 2304 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.70ns)   --->   "%r_V_562 = sub i9 %zext_ln1273_600, i9 %zext_ln1273_599"   --->   Operation 2305 'sub' 'r_V_562' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln818_283 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_562, i32 1, i32 8"   --->   Operation 2306 'partselect' 'trunc_ln818_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i8 %trunc_ln818_283"   --->   Operation 2307 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln1273_601 = zext i11 %sext_ln1273_216"   --->   Operation 2308 'zext' 'zext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln17_174 = zext i9 %mult_V_274" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2309 'zext' 'zext_ln17_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln17_88 = sext i8 %trunc_ln818_285" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2310 'sext' 'sext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln17_175 = zext i11 %sext_ln17_88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2311 'zext' 'zext_ln17_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2312 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i11 %sext_ln17_88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2312 'zext' 'zext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln1273_605 = zext i6 %p_read_104"   --->   Operation 2313 'zext' 'zext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (0.00ns)   --->   "%r_V_567 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_104, i2 0"   --->   Operation 2314 'bitconcatenate' 'r_V_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln1270_27 = zext i8 %r_V_567"   --->   Operation 2315 'zext' 'zext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2316 [1/1] (0.00ns)   --->   "%mult_V_275 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_104, i1 0"   --->   Operation 2316 'bitconcatenate' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln17_176 = zext i7 %mult_V_275" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2317 'zext' 'zext_ln17_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2318 [1/1] (0.70ns)   --->   "%r_V_569 = sub i9 %zext_ln1270_27, i9 %zext_ln1273_605"   --->   Operation 2318 'sub' 'r_V_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.00ns)   --->   "%trunc_ln818_287 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_569, i32 1, i32 8"   --->   Operation 2319 'partselect' 'trunc_ln818_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i8 %trunc_ln818_287"   --->   Operation 2320 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i11 %sext_ln813"   --->   Operation 2321 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln813_124 = sext i13 %add_ln813_234"   --->   Operation 2322 'sext' 'sext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i11 %add_ln813_235"   --->   Operation 2323 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2324 [1/1] (0.75ns)   --->   "%add_ln813_236 = add i14 %sext_ln813_126, i14 %sext_ln813_124"   --->   Operation 2324 'add' 'add_ln813_236' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln813_144 = sext i12 %add_ln813_258"   --->   Operation 2325 'sext' 'sext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_259 = add i14 %sext_ln813_144, i14 %add_ln813_257"   --->   Operation 2326 'add' 'add_ln813_259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln813_146 = sext i10 %add_ln813_261"   --->   Operation 2327 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2328 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_262 = add i14 %sext_ln813_146, i14 %add_ln813_259"   --->   Operation 2328 'add' 'add_ln813_262' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln813_154 = sext i14 %add_ln813_269"   --->   Operation 2329 'sext' 'sext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i13 %add_ln813_271"   --->   Operation 2330 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_272 = add i15 %sext_ln813_156, i15 %sext_ln813_154"   --->   Operation 2331 'add' 'add_ln813_272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_273 = add i11 %zext_ln17_117, i11 %sext_ln1273_103"   --->   Operation 2332 'add' 'add_ln813_273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln813_158 = sext i10 %add_ln813_275"   --->   Operation 2333 'sext' 'sext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2334 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_276 = add i11 %sext_ln813_158, i11 %add_ln813_273"   --->   Operation 2334 'add' 'add_ln813_276' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln813_159 = sext i11 %add_ln813_276"   --->   Operation 2335 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2336 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_277 = add i15 %sext_ln813_159, i15 %add_ln813_272"   --->   Operation 2336 'add' 'add_ln813_277' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln813_59 = zext i12 %add_ln813_278"   --->   Operation 2337 'zext' 'zext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_279 = add i15 %zext_ln813_59, i15 %add_ln813_277"   --->   Operation 2338 'add' 'add_ln813_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i10 %add_ln813_281"   --->   Operation 2339 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2340 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_282 = add i15 %sext_ln813_163, i15 %add_ln813_279"   --->   Operation 2340 'add' 'add_ln813_282' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i14 %add_ln813_287"   --->   Operation 2341 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln813_60 = zext i12 %add_ln813_288"   --->   Operation 2342 'zext' 'zext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_289 = add i15 %zext_ln813_60, i15 %sext_ln813_97"   --->   Operation 2343 'add' 'add_ln813_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln813_61 = zext i10 %add_ln813_290"   --->   Operation 2344 'zext' 'zext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2345 [1/1] (0.73ns)   --->   "%add_ln813_291 = add i12 %zext_ln813_61, i12 %sext_ln17_76"   --->   Operation 2345 'add' 'add_ln813_291' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln813_167 = sext i12 %add_ln813_291"   --->   Operation 2346 'sext' 'sext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2347 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_292 = add i15 %sext_ln813_167, i15 %add_ln813_289"   --->   Operation 2347 'add' 'add_ln813_292' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln813_174 = sext i11 %add_ln813_297"   --->   Operation 2348 'sext' 'sext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_298 = add i15 %sext_ln813_174, i15 %add_ln813_292"   --->   Operation 2349 'add' 'add_ln813_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2350 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_299 = add i15 %add_ln813_298, i15 %sext_ln70_31"   --->   Operation 2350 'add' 'add_ln813_299' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln813_179 = sext i11 %add_ln813_301"   --->   Operation 2351 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i10 %add_ln813_302"   --->   Operation 2352 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_303 = add i12 %sext_ln813_180, i12 %sext_ln813_179"   --->   Operation 2353 'add' 'add_ln813_303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i11 %add_ln813_304"   --->   Operation 2354 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2355 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_305 = add i12 %sext_ln813_181, i12 %add_ln813_303"   --->   Operation 2355 'add' 'add_ln813_305' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i12 %add_ln813_305"   --->   Operation 2356 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i9 %add_ln813_308"   --->   Operation 2357 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2358 [1/1] (0.74ns)   --->   "%add_ln813_309 = add i13 %sext_ln813_184, i13 %sext_ln813_182"   --->   Operation 2358 'add' 'add_ln813_309' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i13 %add_ln813_309"   --->   Operation 2359 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln813_64 = zext i12 %add_ln813_310"   --->   Operation 2360 'zext' 'zext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_311 = add i14 %zext_ln813_64, i14 %sext_ln813_185"   --->   Operation 2361 'add' 'add_ln813_311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i11 %add_ln813_314"   --->   Operation 2362 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2363 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_315 = add i14 %sext_ln813_187, i14 %add_ln813_311"   --->   Operation 2363 'add' 'add_ln813_315' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2364 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i13 %add_ln813_319"   --->   Operation 2364 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i11 %add_ln813_320"   --->   Operation 2365 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (0.75ns)   --->   "%add_ln813_321 = add i14 %sext_ln813_188, i14 %zext_ln813_25"   --->   Operation 2366 'add' 'add_ln813_321' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i14 %add_ln813_321"   --->   Operation 2367 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2368 [1/1] (0.73ns)   --->   "%add_ln813_322 = add i13 %zext_ln70_6, i13 %sext_ln70_32"   --->   Operation 2368 'add' 'add_ln813_322' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i13 %add_ln813_322"   --->   Operation 2369 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2370 [1/1] (0.76ns)   --->   "%add_ln813_323 = add i15 %sext_ln813_189, i15 %sext_ln813_105"   --->   Operation 2370 'add' 'add_ln813_323' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i13 %add_ln813_331"   --->   Operation 2371 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln813_67 = zext i12 %add_ln813_332"   --->   Operation 2372 'zext' 'zext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2373 [1/1] (0.75ns)   --->   "%add_ln813_333 = add i14 %zext_ln813_67, i14 %sext_ln813_195"   --->   Operation 2373 'add' 'add_ln813_333' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln813_68 = zext i10 %add_ln813_334"   --->   Operation 2374 'zext' 'zext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2375 [1/1] (0.72ns)   --->   "%add_ln813_335 = add i11 %zext_ln813_68, i11 %zext_ln818_77"   --->   Operation 2375 'add' 'add_ln813_335' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln813_197 = sext i10 %add_ln813_337"   --->   Operation 2376 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_338 = add i11 %sext_ln813_197, i11 %sext_ln1273_114"   --->   Operation 2377 'add' 'add_ln813_338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln813_71 = zext i8 %add_ln813_340"   --->   Operation 2378 'zext' 'zext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2379 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_341 = add i11 %zext_ln813_71, i11 %add_ln813_338"   --->   Operation 2379 'add' 'add_ln813_341' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln813_204 = sext i14 %add_ln813_351"   --->   Operation 2380 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln813_206 = sext i13 %add_ln813_354"   --->   Operation 2381 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2382 [1/1] (0.76ns)   --->   "%add_ln813_355 = add i15 %sext_ln813_206, i15 %sext_ln813_204"   --->   Operation 2382 'add' 'add_ln813_355' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_356 = add i15 %add_ln813_355, i15 %zext_ln1273_575"   --->   Operation 2383 'add' 'add_ln813_356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i10 %add_ln813_357"   --->   Operation 2384 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2385 [1/1] (0.73ns)   --->   "%add_ln813_358 = add i13 %sext_ln813_207, i13 %zext_ln1273_584"   --->   Operation 2385 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln813_208 = sext i13 %add_ln813_358"   --->   Operation 2386 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2387 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_359 = add i15 %sext_ln813_208, i15 %add_ln813_356"   --->   Operation 2387 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln813_211 = sext i14 %add_ln813_367"   --->   Operation 2388 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln813_75 = zext i12 %add_ln813_368"   --->   Operation 2389 'zext' 'zext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_369 = add i15 %zext_ln813_75, i15 %sext_ln813_211"   --->   Operation 2390 'add' 'add_ln813_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln813_212 = sext i11 %add_ln813_370"   --->   Operation 2391 'sext' 'sext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln813_213 = sext i10 %add_ln813_371"   --->   Operation 2392 'sext' 'sext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2393 [1/1] (0.73ns)   --->   "%add_ln813_372 = add i12 %sext_ln813_213, i12 %sext_ln813_212"   --->   Operation 2393 'add' 'add_ln813_372' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln813_214 = sext i12 %add_ln813_372"   --->   Operation 2394 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2395 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_373 = add i15 %sext_ln813_214, i15 %add_ln813_369"   --->   Operation 2395 'add' 'add_ln813_373' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_374 = add i15 %add_ln813_373, i15 %zext_ln818_75"   --->   Operation 2396 'add' 'add_ln813_374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2397 [1/1] (0.72ns)   --->   "%add_ln813_375 = add i11 %sext_ln1273_208, i11 %sext_ln1270_20"   --->   Operation 2397 'add' 'add_ln813_375' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln813_215 = sext i11 %add_ln813_375"   --->   Operation 2398 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2399 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_376 = add i15 %sext_ln813_215, i15 %add_ln813_374"   --->   Operation 2399 'add' 'add_ln813_376' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln813_220 = sext i11 %add_ln813_386"   --->   Operation 2400 'sext' 'sext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln813_78 = zext i9 %add_ln813_388"   --->   Operation 2401 'zext' 'zext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2402 [1/1] (0.73ns)   --->   "%add_ln813_389 = add i12 %zext_ln813_78, i12 %sext_ln813_220"   --->   Operation 2402 'add' 'add_ln813_389' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln813_221 = sext i12 %add_ln813_389"   --->   Operation 2403 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_390 = add i15 %sext_ln813_221, i15 %add_ln813_385"   --->   Operation 2404 'add' 'add_ln813_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2405 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_391 = add i15 %add_ln813_390, i15 %zext_ln1273_483"   --->   Operation 2405 'add' 'add_ln813_391' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln813_222 = sext i15 %add_ln813_391"   --->   Operation 2406 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2407 [1/1] (0.73ns)   --->   "%add_ln813_392 = add i12 %zext_ln1273_526, i12 %zext_ln70_9"   --->   Operation 2407 'add' 'add_ln813_392' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln813_79 = zext i12 %add_ln813_392"   --->   Operation 2408 'zext' 'zext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_393 = add i16 %zext_ln813_79, i16 %sext_ln813_222"   --->   Operation 2409 'add' 'add_ln813_393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln813_223 = sext i11 %add_ln813_396"   --->   Operation 2410 'sext' 'sext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2411 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_397 = add i16 %sext_ln813_223, i16 %add_ln813_393"   --->   Operation 2411 'add' 'add_ln813_397' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i13 %add_ln813_400"   --->   Operation 2412 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln813_224 = sext i13 %add_ln813_401"   --->   Operation 2413 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2414 [1/1] (0.75ns)   --->   "%add_ln813_402 = add i14 %sext_ln813_224, i14 %sext_ln813_121"   --->   Operation 2414 'add' 'add_ln813_402' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i14 %add_ln813_402"   --->   Operation 2415 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2416 [1/1] (0.76ns)   --->   "%add_ln813_403 = add i15 %sext_ln813_122, i15 %zext_ln17_118"   --->   Operation 2416 'add' 'add_ln813_403' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2417 [1/1] (0.00ns)   --->   "%zext_ln813_83 = zext i13 %add_ln813_405"   --->   Operation 2417 'zext' 'zext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_406 = add i15 %zext_ln813_83, i15 %add_ln813_403"   --->   Operation 2418 'add' 'add_ln813_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln813_225 = sext i11 %add_ln813_407"   --->   Operation 2419 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln813_226 = sext i10 %add_ln813_409"   --->   Operation 2420 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2421 [1/1] (0.73ns)   --->   "%add_ln813_410 = add i12 %sext_ln813_226, i12 %sext_ln813_225"   --->   Operation 2421 'add' 'add_ln813_410' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i12 %add_ln813_410"   --->   Operation 2422 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2423 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_411 = add i15 %sext_ln813_227, i15 %add_ln813_406"   --->   Operation 2423 'add' 'add_ln813_411' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln813_86 = zext i10 %add_ln813_415"   --->   Operation 2424 'zext' 'zext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln813_228 = sext i11 %add_ln813_416"   --->   Operation 2425 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2426 [1/1] (0.73ns)   --->   "%add_ln813_417 = add i12 %sext_ln813_228, i12 %zext_ln813_86"   --->   Operation 2426 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln813_125 = sext i12 %add_ln813_417"   --->   Operation 2427 'sext' 'sext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (0.00ns)   --->   "%zext_ln813_87 = zext i12 %add_ln813_418"   --->   Operation 2428 'zext' 'zext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2429 [1/1] (0.74ns)   --->   "%add_ln813_419 = add i14 %zext_ln813_87, i14 %sext_ln813_125"   --->   Operation 2429 'add' 'add_ln813_419' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_420 = add i14 %add_ln813_419, i14 %zext_ln17_169"   --->   Operation 2430 'add' 'add_ln813_420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2431 [1/1] (0.70ns)   --->   "%add_ln813_421 = add i9 %sext_ln818_20, i9 %sext_ln1273_207"   --->   Operation 2431 'add' 'add_ln813_421' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln813_229 = sext i9 %add_ln813_421"   --->   Operation 2432 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2433 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_422 = add i14 %sext_ln813_229, i14 %add_ln813_420"   --->   Operation 2433 'add' 'add_ln813_422' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i13 %add_ln813_430"   --->   Operation 2434 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln813_233 = sext i11 %add_ln813_432"   --->   Operation 2435 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_433 = add i14 %sext_ln813_233, i14 %sext_ln813_231"   --->   Operation 2436 'add' 'add_ln813_433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2437 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_434 = add i14 %add_ln813_433, i14 %zext_ln70_10"   --->   Operation 2437 'add' 'add_ln813_434' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i14 %add_ln813_441"   --->   Operation 2438 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i12 %add_ln813_443"   --->   Operation 2439 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2440 [1/1] (0.76ns)   --->   "%add_ln813_444 = add i15 %sext_ln813_237, i15 %sext_ln813_235"   --->   Operation 2440 'add' 'add_ln813_444' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i11 %add_ln813_445"   --->   Operation 2441 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_446 = add i12 %sext_ln813_238, i12 %sext_ln1273_151"   --->   Operation 2442 'add' 'add_ln813_446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i10 %add_ln813_448"   --->   Operation 2443 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2444 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_449 = add i12 %sext_ln813_240, i12 %add_ln813_446"   --->   Operation 2444 'add' 'add_ln813_449' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln813_241 = sext i12 %add_ln813_449"   --->   Operation 2445 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_450 = add i15 %sext_ln813_241, i15 %add_ln813_444"   --->   Operation 2446 'add' 'add_ln813_450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2447 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_451 = add i15 %add_ln813_450, i15 %zext_ln17_159"   --->   Operation 2447 'add' 'add_ln813_451' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i12 %add_ln813_453"   --->   Operation 2448 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_454 = add i15 %sext_ln813_243, i15 %add_ln813_451"   --->   Operation 2449 'add' 'add_ln813_454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln813_246 = sext i11 %add_ln813_458"   --->   Operation 2450 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_459 = add i15 %sext_ln813_246, i15 %add_ln813_454"   --->   Operation 2451 'add' 'add_ln813_459' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln813_251 = sext i11 %add_ln813_462"   --->   Operation 2452 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_463 = add i13 %sext_ln813_251, i13 %zext_ln1273_490"   --->   Operation 2453 'add' 'add_ln813_463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln813_252 = sext i12 %add_ln813_464"   --->   Operation 2454 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_465 = add i13 %sext_ln813_252, i13 %add_ln813_463"   --->   Operation 2455 'add' 'add_ln813_465' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln813_253 = sext i13 %add_ln813_465"   --->   Operation 2456 'sext' 'sext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln813_93 = zext i9 %add_ln813_468"   --->   Operation 2457 'zext' 'zext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.75ns)   --->   "%add_ln813_469 = add i14 %zext_ln813_93, i14 %sext_ln813_253"   --->   Operation 2458 'add' 'add_ln813_469' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln813_256 = sext i14 %add_ln813_476"   --->   Operation 2459 'sext' 'sext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln813_258 = sext i14 %add_ln813_478"   --->   Operation 2460 'sext' 'sext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.76ns)   --->   "%add_ln813_479 = add i15 %sext_ln813_258, i15 %sext_ln813_256"   --->   Operation 2461 'add' 'add_ln813_479' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2462 [1/1] (0.00ns)   --->   "%zext_ln813_97 = zext i10 %add_ln813_484"   --->   Operation 2462 'zext' 'zext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_485 = add i15 %zext_ln813_97, i15 %add_ln813_479"   --->   Operation 2463 'add' 'add_ln813_485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2464 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_486 = add i15 %add_ln813_485, i15 %zext_ln70_11"   --->   Operation 2464 'add' 'add_ln813_486' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln813_264 = sext i13 %add_ln813_492"   --->   Operation 2465 'sext' 'sext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln813_266 = sext i13 %add_ln813_494"   --->   Operation 2466 'sext' 'sext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_495 = add i14 %sext_ln813_266, i14 %sext_ln813_264"   --->   Operation 2467 'add' 'add_ln813_495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2468 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_496 = add i14 %add_ln813_495, i14 %zext_ln1273_403"   --->   Operation 2468 'add' 'add_ln813_496' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln813_267 = sext i14 %add_ln813_496"   --->   Operation 2469 'sext' 'sext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln813_268 = sext i13 %add_ln813_497"   --->   Operation 2470 'sext' 'sext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.75ns)   --->   "%add_ln813_498 = add i14 %sext_ln813_268, i14 %zext_ln1273_461"   --->   Operation 2471 'add' 'add_ln813_498' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln813_269 = sext i14 %add_ln813_498"   --->   Operation 2472 'sext' 'sext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_499 = add i15 %sext_ln813_269, i15 %sext_ln813_267"   --->   Operation 2473 'add' 'add_ln813_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln813_271 = sext i10 %add_ln813_501"   --->   Operation 2474 'sext' 'sext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln813_99 = zext i8 %add_ln813_503"   --->   Operation 2475 'zext' 'zext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2476 [1/1] (0.72ns)   --->   "%add_ln813_504 = add i11 %zext_ln813_99, i11 %sext_ln813_271"   --->   Operation 2476 'add' 'add_ln813_504' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln813_272 = sext i11 %add_ln813_504"   --->   Operation 2477 'sext' 'sext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_505 = add i15 %sext_ln813_272, i15 %add_ln813_499"   --->   Operation 2478 'add' 'add_ln813_505' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_506 = add i15 %add_ln813_505, i15 %zext_ln17_162"   --->   Operation 2479 'add' 'add_ln813_506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2480 [1/1] (0.70ns)   --->   "%add_ln813_507 = add i9 %sext_ln1273_209, i9 %sext_ln1273_215"   --->   Operation 2480 'add' 'add_ln813_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln813_273 = sext i9 %add_ln813_507"   --->   Operation 2481 'sext' 'sext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2482 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_508 = add i15 %sext_ln813_273, i15 %add_ln813_506"   --->   Operation 2482 'add' 'add_ln813_508' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln813_148 = sext i14 %add_ln813_515"   --->   Operation 2483 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln813_103 = zext i12 %add_ln813_516"   --->   Operation 2484 'zext' 'zext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_517 = add i15 %zext_ln813_103, i15 %sext_ln813_148"   --->   Operation 2485 'add' 'add_ln813_517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln813_276 = sext i11 %add_ln813_518"   --->   Operation 2486 'sext' 'sext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2487 [1/1] (0.73ns)   --->   "%add_ln813_519 = add i12 %sext_ln813_276, i12 %sext_ln1273_159"   --->   Operation 2487 'add' 'add_ln813_519' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln813_277 = sext i12 %add_ln813_519"   --->   Operation 2488 'sext' 'sext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2489 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_520 = add i15 %sext_ln813_277, i15 %add_ln813_517"   --->   Operation 2489 'add' 'add_ln813_520' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln813_278 = sext i10 %add_ln813_521"   --->   Operation 2490 'sext' 'sext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_522 = add i11 %sext_ln813_278, i11 %sext_ln1273_150"   --->   Operation 2491 'add' 'add_ln813_522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln813_279 = sext i9 %add_ln813_524"   --->   Operation 2492 'sext' 'sext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2493 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_525 = add i11 %sext_ln813_279, i11 %add_ln813_522"   --->   Operation 2493 'add' 'add_ln813_525' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln813_280 = sext i11 %add_ln813_525"   --->   Operation 2494 'sext' 'sext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_526 = add i15 %sext_ln813_280, i15 %add_ln813_520"   --->   Operation 2495 'add' 'add_ln813_526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2496 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_527 = add i15 %add_ln813_526, i15 %zext_ln1270_31"   --->   Operation 2496 'add' 'add_ln813_527' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2497 [1/1] (0.73ns)   --->   "%add_ln813_528 = add i12 %zext_ln17_170, i12 %zext_ln1273_601"   --->   Operation 2497 'add' 'add_ln813_528' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2498 [1/1] (0.71ns)   --->   "%add_ln813_530 = add i10 %sext_ln818_23, i10 %zext_ln17_172"   --->   Operation 2498 'add' 'add_ln813_530' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln813_282 = sext i10 %add_ln813_530"   --->   Operation 2499 'sext' 'sext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln813_283 = sext i9 %add_ln813_531"   --->   Operation 2500 'sext' 'sext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2501 [1/1] (0.72ns)   --->   "%add_ln813_532 = add i11 %sext_ln813_283, i11 %sext_ln813_282"   --->   Operation 2501 'add' 'add_ln813_532' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2502 [1/1] (0.00ns)   --->   "%sext_ln813_153 = sext i13 %add_ln813_540"   --->   Operation 2502 'sext' 'sext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2503 [1/1] (0.75ns)   --->   "%add_ln813_541 = add i14 %sext_ln813_153, i14 %zext_ln17_94"   --->   Operation 2503 'add' 'add_ln813_541' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln813_290 = sext i9 %add_ln813_543"   --->   Operation 2504 'sext' 'sext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_544 = add i14 %sext_ln813_290, i14 %add_ln813_541"   --->   Operation 2505 'add' 'add_ln813_544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2506 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_545 = add i14 %add_ln813_544, i14 %zext_ln1273_428"   --->   Operation 2506 'add' 'add_ln813_545' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln813_291 = sext i14 %add_ln813_545"   --->   Operation 2507 'sext' 'sext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln813_107 = zext i12 %add_ln813_546"   --->   Operation 2508 'zext' 'zext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_547 = add i15 %zext_ln813_107, i15 %sext_ln813_291"   --->   Operation 2509 'add' 'add_ln813_547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln813_294 = sext i11 %add_ln813_551"   --->   Operation 2510 'sext' 'sext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_552 = add i15 %sext_ln813_294, i15 %add_ln813_547"   --->   Operation 2511 'add' 'add_ln813_552' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2512 [1/1] (0.73ns)   --->   "%add_ln813_553 = add i12 %zext_ln1273_488, i12 %zext_ln17_157"   --->   Operation 2512 'add' 'add_ln813_553' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (0.70ns)   --->   "%add_ln813_555 = add i9 %sext_ln1273_215, i9 %sext_ln1273_196"   --->   Operation 2513 'add' 'add_ln813_555' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln813_295 = sext i9 %add_ln813_555"   --->   Operation 2514 'sext' 'sext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln813_296 = sext i8 %add_ln813_556"   --->   Operation 2515 'sext' 'sext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2516 [1/1] (0.71ns)   --->   "%add_ln813_557 = add i10 %sext_ln813_296, i10 %sext_ln813_295"   --->   Operation 2516 'add' 'add_ln813_557' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln813_303 = sext i14 %add_ln813_565"   --->   Operation 2517 'sext' 'sext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln813_304 = sext i13 %add_ln813_566"   --->   Operation 2518 'sext' 'sext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_567 = add i15 %sext_ln813_304, i15 %sext_ln813_303"   --->   Operation 2519 'add' 'add_ln813_567' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln813_306 = sext i13 %add_ln813_570"   --->   Operation 2520 'sext' 'sext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2521 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_571 = add i15 %sext_ln813_306, i15 %add_ln813_567"   --->   Operation 2521 'add' 'add_ln813_571' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2522 [1/1] (0.73ns)   --->   "%add_ln813_572 = add i12 %zext_ln1273_562, i12 %zext_ln17_167"   --->   Operation 2522 'add' 'add_ln813_572' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln813_110 = zext i12 %add_ln813_572"   --->   Operation 2523 'zext' 'zext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_573 = add i15 %zext_ln813_110, i15 %add_ln813_571"   --->   Operation 2524 'add' 'add_ln813_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_574 = add i11 %zext_ln17_174, i11 %sext_ln1273_214"   --->   Operation 2525 'add' 'add_ln813_574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2526 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_575 = add i11 %add_ln813_574, i11 %zext_ln17_156"   --->   Operation 2526 'add' 'add_ln813_575' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln813_307 = sext i11 %add_ln813_575"   --->   Operation 2527 'sext' 'sext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2528 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_576 = add i15 %sext_ln813_307, i15 %add_ln813_573"   --->   Operation 2528 'add' 'add_ln813_576' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln813_312 = sext i14 %add_ln813_584"   --->   Operation 2529 'sext' 'sext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2530 [1/1] (0.73ns)   --->   "%add_ln813_585 = add i12 %zext_ln1273_454, i12 %zext_ln1270_30"   --->   Operation 2530 'add' 'add_ln813_585' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln813_111 = zext i12 %add_ln813_585"   --->   Operation 2531 'zext' 'zext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_586 = add i15 %zext_ln813_111, i15 %sext_ln813_312"   --->   Operation 2532 'add' 'add_ln813_586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln813_313 = sext i11 %add_ln813_587"   --->   Operation 2533 'sext' 'sext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln813_112 = zext i10 %add_ln813_588"   --->   Operation 2534 'zext' 'zext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2535 [1/1] (0.73ns)   --->   "%add_ln813_589 = add i12 %zext_ln813_112, i12 %sext_ln813_313"   --->   Operation 2535 'add' 'add_ln813_589' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln813_314 = sext i12 %add_ln813_589"   --->   Operation 2536 'sext' 'sext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2537 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_590 = add i15 %sext_ln813_314, i15 %add_ln813_586"   --->   Operation 2537 'add' 'add_ln813_590' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_591 = add i15 %add_ln813_590, i15 %zext_ln1273_544"   --->   Operation 2538 'add' 'add_ln813_591' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln813_113 = zext i8 %add_ln813_592"   --->   Operation 2539 'zext' 'zext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2540 [1/1] (0.70ns)   --->   "%add_ln813_593 = add i9 %zext_ln813_113, i9 %zext_ln17_165"   --->   Operation 2540 'add' 'add_ln813_593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln813_114 = zext i9 %add_ln813_593"   --->   Operation 2541 'zext' 'zext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_594 = add i15 %zext_ln813_114, i15 %add_ln813_591"   --->   Operation 2542 'add' 'add_ln813_594' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln813_318 = sext i14 %add_ln813_601"   --->   Operation 2543 'sext' 'sext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2544 [1/1] (0.00ns)   --->   "%sext_ln813_320 = sext i14 %add_ln813_603"   --->   Operation 2544 'sext' 'sext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2545 [1/1] (0.76ns)   --->   "%add_ln813_604 = add i15 %sext_ln813_320, i15 %sext_ln813_318"   --->   Operation 2545 'add' 'add_ln813_604' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_605 = add i15 %add_ln813_604, i15 %zext_ln17_147"   --->   Operation 2546 'add' 'add_ln813_605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln813_321 = sext i8 %add_ln813_606"   --->   Operation 2547 'sext' 'sext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2548 [1/1] (0.73ns)   --->   "%add_ln813_607 = add i13 %sext_ln813_321, i13 %zext_ln17_175"   --->   Operation 2548 'add' 'add_ln813_607' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln813_322 = sext i13 %add_ln813_607"   --->   Operation 2549 'sext' 'sext_ln813_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_608 = add i15 %sext_ln813_322, i15 %add_ln813_605"   --->   Operation 2550 'add' 'add_ln813_608' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln813_327 = sext i10 %add_ln813_618"   --->   Operation 2551 'sext' 'sext_ln813_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_619 = add i14 %sext_ln813_327, i14 %add_ln813_615"   --->   Operation 2552 'add' 'add_ln813_619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2553 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_620 = add i14 %add_ln813_619, i14 %zext_ln70_12"   --->   Operation 2553 'add' 'add_ln813_620' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln813_41 = zext i13 %add_ln813_624"   --->   Operation 2554 'zext' 'zext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2555 [1/1] (0.75ns)   --->   "%add_ln813_625 = add i14 %zext_ln813_41, i14 %sext_ln17_78"   --->   Operation 2555 'add' 'add_ln813_625' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (0.72ns)   --->   "%add_ln813_626 = add i11 %sext_ln1273_152, i11 %zext_ln17_168"   --->   Operation 2556 'add' 'add_ln813_626' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln813_328 = sext i11 %add_ln813_626"   --->   Operation 2557 'sext' 'sext_ln813_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_627 = add i14 %sext_ln813_328, i14 %add_ln813_625"   --->   Operation 2558 'add' 'add_ln813_627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2559 [1/1] (0.70ns)   --->   "%add_ln813_628 = add i8 %zext_ln17_171, i8 %zext_ln17_176"   --->   Operation 2559 'add' 'add_ln813_628' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln813_120 = zext i8 %add_ln813_628"   --->   Operation 2560 'zext' 'zext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln813_121 = zext i7 %add_ln813_629"   --->   Operation 2561 'zext' 'zext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2562 [1/1] (0.70ns)   --->   "%add_ln813_630 = add i9 %zext_ln813_121, i9 %zext_ln813_120"   --->   Operation 2562 'add' 'add_ln813_630' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2563 [1/1] (0.00ns)   --->   "%zext_ln813_122 = zext i9 %add_ln813_630"   --->   Operation 2563 'zext' 'zext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2564 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_631 = add i14 %zext_ln813_122, i14 %add_ln813_627"   --->   Operation 2564 'add' 'add_ln813_631' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln813_171 = sext i11 %add_ln813_632"   --->   Operation 2565 'sext' 'sext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln813_329 = sext i11 %add_ln813_633"   --->   Operation 2566 'sext' 'sext_ln813_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2567 [1/1] (0.73ns)   --->   "%add_ln813_634 = add i12 %sext_ln813_329, i12 %sext_ln813_171"   --->   Operation 2567 'add' 'add_ln813_634' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln813_172 = sext i12 %add_ln813_634"   --->   Operation 2568 'sext' 'sext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln813_330 = sext i11 %add_ln813_635"   --->   Operation 2569 'sext' 'sext_ln813_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2570 [1/1] (0.74ns)   --->   "%add_ln813_636 = add i13 %sext_ln813_330, i13 %sext_ln813_172"   --->   Operation 2570 'add' 'add_ln813_636' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_637 = add i13 %add_ln813_636, i13 %sext_ln17_70"   --->   Operation 2571 'add' 'add_ln813_637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2572 [1/1] (0.00ns)   --->   "%sext_ln813_331 = sext i10 %add_ln813_638"   --->   Operation 2572 'sext' 'sext_ln813_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2573 [1/1] (0.72ns)   --->   "%add_ln813_639 = add i11 %sext_ln813_331, i11 %zext_ln17_139"   --->   Operation 2573 'add' 'add_ln813_639' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln813_332 = sext i11 %add_ln813_639"   --->   Operation 2574 'sext' 'sext_ln813_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2575 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_640 = add i13 %sext_ln813_332, i13 %add_ln813_637"   --->   Operation 2575 'add' 'add_ln813_640' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2576 [1/1] (0.70ns)   --->   "%add_ln813_647 = add i9 %sext_ln1273_199, i9 %sext_ln1273_213"   --->   Operation 2576 'add' 'add_ln813_647' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln813_334 = sext i9 %add_ln813_647"   --->   Operation 2577 'sext' 'sext_ln813_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2578 [1/1] (0.71ns)   --->   "%add_ln813_648 = add i11 %sext_ln813_334, i11 %zext_ln17_166"   --->   Operation 2578 'add' 'add_ln813_648' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln813_336 = sext i13 %add_ln813_652"   --->   Operation 2579 'sext' 'sext_ln813_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2580 [1/1] (0.00ns)   --->   "%zext_ln813_128 = zext i12 %add_ln813_654"   --->   Operation 2580 'zext' 'zext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2581 [1/1] (0.75ns)   --->   "%add_ln813_655 = add i14 %zext_ln813_128, i14 %sext_ln813_336"   --->   Operation 2581 'add' 'add_ln813_655' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln813_178 = sext i14 %add_ln813_655"   --->   Operation 2582 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln813_337 = sext i13 %add_ln813_656"   --->   Operation 2583 'sext' 'sext_ln813_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_657 = add i15 %sext_ln813_337, i15 %sext_ln813_178"   --->   Operation 2584 'add' 'add_ln813_657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln813_338 = sext i11 %add_ln813_658"   --->   Operation 2585 'sext' 'sext_ln813_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2586 [1/1] (0.73ns)   --->   "%add_ln813_659 = add i12 %sext_ln813_338, i12 %sext_ln1273_180"   --->   Operation 2586 'add' 'add_ln813_659' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln813_339 = sext i12 %add_ln813_659"   --->   Operation 2587 'sext' 'sext_ln813_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2588 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_660 = add i15 %sext_ln813_339, i15 %add_ln813_657"   --->   Operation 2588 'add' 'add_ln813_660' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln813_130 = zext i9 %add_ln813_662"   --->   Operation 2589 'zext' 'zext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln813_341 = sext i9 %add_ln813_664"   --->   Operation 2590 'sext' 'sext_ln813_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2591 [1/1] (0.71ns)   --->   "%add_ln813_665 = add i11 %sext_ln813_341, i11 %zext_ln813_130"   --->   Operation 2591 'add' 'add_ln813_665' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln813_342 = sext i11 %add_ln813_665"   --->   Operation 2592 'sext' 'sext_ln813_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_666 = add i15 %sext_ln813_342, i15 %add_ln813_660"   --->   Operation 2593 'add' 'add_ln813_666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln813_343 = sext i12 %add_ln813_667"   --->   Operation 2594 'sext' 'sext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2595 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_668 = add i15 %sext_ln813_343, i15 %add_ln813_666"   --->   Operation 2595 'add' 'add_ln813_668' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2596 [1/1] (0.73ns)   --->   "%add_ln813_669 = add i13 %zext_ln813, i13 %sext_ln17_82"   --->   Operation 2596 'add' 'add_ln813_669' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln813_345 = sext i13 %add_ln813_669"   --->   Operation 2597 'sext' 'sext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2598 [1/1] (0.75ns)   --->   "%add_ln813_670 = add i14 %sext_ln813_345, i14 %zext_ln1273_592"   --->   Operation 2598 'add' 'add_ln813_670' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 2599 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2599 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2600 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 451, void @empty_7, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2600 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln1273_604 = zext i6 %p_read_104"   --->   Operation 2601 'zext' 'zext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2602 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_104, i3 0"   --->   Operation 2602 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln1273_606 = zext i9 %shl_ln1273_186"   --->   Operation 2603 'zext' 'zext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2604 [1/1] (0.71ns)   --->   "%r_V_568 = sub i10 %zext_ln1273_606, i10 %zext_ln1273_604"   --->   Operation 2604 'sub' 'r_V_568' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln818_286 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_568, i32 1, i32 9"   --->   Operation 2605 'partselect' 'trunc_ln818_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i9 %trunc_ln818_286"   --->   Operation 2606 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln1273_607 = zext i11 %sext_ln1273_217"   --->   Operation 2607 'zext' 'zext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i14 %add_ln813_236"   --->   Operation 2608 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln813_87 = sext i14 %add_ln813_248"   --->   Operation 2609 'sext' 'sext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i14 %add_ln813_262"   --->   Operation 2610 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln813_164 = sext i15 %add_ln813_282"   --->   Operation 2611 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln813_177 = sext i15 %add_ln813_299"   --->   Operation 2612 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i14 %add_ln813_315"   --->   Operation 2613 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i15 %add_ln813_323"   --->   Operation 2614 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln813_196 = sext i14 %add_ln813_333"   --->   Operation 2615 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2616 [1/1] (0.00ns)   --->   "%zext_ln813_69 = zext i11 %add_ln813_335"   --->   Operation 2616 'zext' 'zext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_336 = add i15 %zext_ln813_69, i15 %sext_ln813_196"   --->   Operation 2617 'add' 'add_ln813_336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln813_198 = sext i11 %add_ln813_341"   --->   Operation 2618 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2619 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_342 = add i15 %sext_ln813_198, i15 %add_ln813_336"   --->   Operation 2619 'add' 'add_ln813_342' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i15 %add_ln813_342"   --->   Operation 2620 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln813_209 = sext i15 %add_ln813_359"   --->   Operation 2621 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln813_216 = sext i15 %add_ln813_376"   --->   Operation 2622 'sext' 'sext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i15 %add_ln813_411"   --->   Operation 2623 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln813_127 = sext i14 %add_ln813_422"   --->   Operation 2624 'sext' 'sext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln813_131 = sext i14 %add_ln813_434"   --->   Operation 2625 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln813_247 = sext i15 %add_ln813_459"   --->   Operation 2626 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln813_137 = sext i14 %add_ln813_469"   --->   Operation 2627 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln813_259 = sext i15 %add_ln813_486"   --->   Operation 2628 'sext' 'sext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln813_274 = sext i15 %add_ln813_508"   --->   Operation 2629 'sext' 'sext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln813_281 = sext i15 %add_ln813_527"   --->   Operation 2630 'sext' 'sext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln813_105 = zext i12 %add_ln813_528"   --->   Operation 2631 'zext' 'zext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_529 = add i16 %zext_ln813_105, i16 %sext_ln813_281"   --->   Operation 2632 'add' 'add_ln813_529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln813_284 = sext i11 %add_ln813_532"   --->   Operation 2633 'sext' 'sext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2634 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_533 = add i16 %sext_ln813_284, i16 %add_ln813_529"   --->   Operation 2634 'add' 'add_ln813_533' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln813_108 = zext i12 %add_ln813_553"   --->   Operation 2635 'zext' 'zext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_554 = add i15 %zext_ln813_108, i15 %add_ln813_552"   --->   Operation 2636 'add' 'add_ln813_554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln813_297 = sext i10 %add_ln813_557"   --->   Operation 2637 'sext' 'sext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2638 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_558 = add i15 %sext_ln813_297, i15 %add_ln813_554"   --->   Operation 2638 'add' 'add_ln813_558' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln813_298 = sext i15 %add_ln813_558"   --->   Operation 2639 'sext' 'sext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln813_308 = sext i15 %add_ln813_576"   --->   Operation 2640 'sext' 'sext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln813_315 = sext i15 %add_ln813_594"   --->   Operation 2641 'sext' 'sext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln813_323 = sext i15 %add_ln813_608"   --->   Operation 2642 'sext' 'sext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln813_169 = sext i14 %add_ln813_620"   --->   Operation 2643 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln813_170 = sext i14 %add_ln813_631"   --->   Operation 2644 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln813_333 = sext i13 %add_ln813_640"   --->   Operation 2645 'sext' 'sext_ln813_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln813_126 = zext i10 %add_ln813_644"   --->   Operation 2646 'zext' 'zext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2647 [1/1] (0.75ns)   --->   "%add_ln813_645 = add i14 %zext_ln813_126, i14 %sext_ln813_333"   --->   Operation 2647 'add' 'add_ln813_645' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_646 = add i14 %add_ln813_645, i14 %zext_ln1273_607"   --->   Operation 2648 'add' 'add_ln813_646' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln813_335 = sext i11 %add_ln813_648"   --->   Operation 2649 'sext' 'sext_ln813_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2650 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_649 = add i14 %sext_ln813_335, i14 %add_ln813_646"   --->   Operation 2650 'add' 'add_ln813_649' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln813_175 = sext i14 %add_ln813_649"   --->   Operation 2651 'sext' 'sext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln813_344 = sext i15 %add_ln813_668"   --->   Operation 2652 'sext' 'sext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln813_346 = sext i14 %add_ln813_670"   --->   Operation 2653 'sext' 'sext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2654 [1/1] (0.77ns)   --->   "%add_ln813_671 = add i16 %sext_ln813_346, i16 %sext_ln813_344"   --->   Operation 2654 'add' 'add_ln813_671' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2655 [1/1] (0.00ns)   --->   "%newret = insertvalue i432 <undef>, i16 %sext_ln813_274"   --->   Operation 2655 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2656 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i432 %newret, i16 %sext_ln813_91"   --->   Operation 2656 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2657 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i432 %newret2, i16 %add_ln813_533"   --->   Operation 2657 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2658 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i432 %newret4, i16 %sext_ln813_164"   --->   Operation 2658 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2659 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i432 %newret6, i16 %sext_ln813_298"   --->   Operation 2659 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2660 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i432 %newret8, i16 %sext_ln813_110"   --->   Operation 2660 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2661 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i432 %newret10, i16 %sext_ln813_315"   --->   Operation 2661 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2662 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i432 %newret12, i16 %sext_ln813_247"   --->   Operation 2662 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2663 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i432 %newret14, i16 %sext_ln813_170"   --->   Operation 2663 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2664 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i432 %newret16, i16 %sext_ln813_137"   --->   Operation 2664 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2665 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i432 %newret18, i16 %sext_ln813_175"   --->   Operation 2665 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2666 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i432 %newret20, i16 %sext_ln813_308"   --->   Operation 2666 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2667 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i432 %newret22, i16 %add_ln813_671"   --->   Operation 2667 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2668 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i432 %newret24, i16 %sext_ln813_123"   --->   Operation 2668 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2669 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i432 %newret26, i16 %sext_ln813_323"   --->   Operation 2669 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2670 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i432 %newret28, i16 %sext_ln813_209"   --->   Operation 2670 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2671 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i432 %newret30, i16 %sext_ln813_127"   --->   Operation 2671 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2672 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i432 %newret32, i16 %sext_ln813_131"   --->   Operation 2672 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2673 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i432 %newret34, i16 %sext_ln813_216"   --->   Operation 2673 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2674 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i432 %newret36, i16 %sext_ln813_104"   --->   Operation 2674 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2675 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i432 %newret38, i16 %sext_ln813_169"   --->   Operation 2675 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2676 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i432 %newret40, i16 %add_ln813_397"   --->   Operation 2676 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2677 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i432 %newret42, i16 %sext_ln813_177"   --->   Operation 2677 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2678 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i432 %newret44, i16 %sext_ln813_83"   --->   Operation 2678 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2679 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i432 %newret46, i16 %sext_ln813_106"   --->   Operation 2679 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2680 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i432 %newret48, i16 %sext_ln813_87"   --->   Operation 2680 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2681 [1/1] (0.00ns)   --->   "%newret52 = insertvalue i432 %newret50, i16 %sext_ln813_259"   --->   Operation 2681 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2682 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i432 %newret52"   --->   Operation 2682 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.22ns
The critical path consists of the following:
	wire read operation ('p_read364', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read3' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) [121]  (0 ns)
	'sub' operation ('sub_ln1273_111') [260]  (0.725 ns)
	'sub' operation ('r.V') [264]  (0.735 ns)
	'add' operation ('add_ln813_250') [1975]  (0 ns)
	'add' operation ('add_ln813_252') [1978]  (0.756 ns)

 <State 2>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln813_228') [1937]  (0 ns)
	'add' operation ('add_ln813_230') [1940]  (0.777 ns)
	'add' operation ('add_ln813_231') [1942]  (0.735 ns)
	'add' operation ('add_ln813_233') [1945]  (0 ns)
	'add' operation ('add_ln813_234') [1946]  (0.736 ns)

 <State 3>: 2.23ns
The critical path consists of the following:
	'sub' operation ('r.V') [1555]  (0.725 ns)
	'add' operation ('add_ln813_322') [2102]  (0.735 ns)
	'add' operation ('add_ln813_323') [2104]  (0.765 ns)

 <State 4>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln813_645') [2665]  (0.755 ns)
	'add' operation ('add_ln813_646') [2666]  (0 ns)
	'add' operation ('add_ln813_649') [2671]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
