// Copyright 2021 University of Nottingham Ningbo China
// Author: Filippo Savi <filssavi@gmail.com>
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

`timescale 10ns / 1ns
`include "interfaces.svh"

module SimplebusInterconnect_M{{masters_n}}_S{{slaves_n}} #(
    {%- for number in slaves %}
        parameter SLAVE_{{number}}_LOW = 32'h00000000,
        parameter SLAVE_{{number}}_HIGH = 32'hffffffff{%- if not loop.last %},{%- endif %}
    {%- endfor %}
    )(
        input wire clock,
    {%- for number in masters %}
        Simplebus.master master_{{number}},
    {%- endfor %} 
    {%- for number in slaves %}
        Simplebus.slave slave_{{number}}{%- if not loop.last %},{%- endif %}
    {%- endfor %} 
    );

    reg [31:0] selected_address;
    reg        selected_read_strobe;
    reg        selected_write_strobe;
    reg [31:0] selected_write_data;


    always@(posedge clock) begin : master_selection
    {% for number in masters %}{%- if loop.first %}   {% endif %} if(master_{{number}}.sb_read_strobe | master_{{number}}.sb_write_strobe) begin
            selected_address <= master_{{number}}.sb_address;
            selected_read_strobe <= master_{{number}}.sb_read_strobe;
            selected_write_strobe <= master_{{number}}.sb_write_strobe;
            selected_write_data <= master_{{number}}.sb_write_data;
        end {%- if not loop.last %} else{%- endif %}
    {%- endfor %} else begin
            selected_address <= 0;
            selected_read_strobe <= 0;
            selected_write_strobe <= 0;
            selected_write_data <= 0;
        end
    end

    always@(posedge clock) begin
    {%- for number in slaves %} : slave_selection
        // SLAVE #{{number}} CONNECTIONS
        if((selected_address>=SLAVE_{{number}}_LOW) && (selected_address<SLAVE_{{number}}_HIGH))begin
            slave_{{number}}.sb_address[31:0] <= selected_address[31:0];
            slave_{{number}}.sb_write_strobe <= selected_write_strobe;
            slave_{{number}}.sb_read_strobe <= selected_read_strobe;
            slave_{{number}}.sb_write_data[31:0] <= selected_write_data[31:0]; 
        end else begin
            slave_{{number}}.sb_address[31:0] <= 0;
            slave_{{number}}.sb_write_strobe <= 0;
            slave_{{number}}.sb_read_strobe <= 0;
            slave_{{number}}.sb_write_data[31:0] <= 0;
        end
    {%- endfor %} 
    end

{% for number in masters %}
    // MASTER #{{number}} CONNECTIONS
    assign master_{{number}}.sb_read_data[31:0] = {% for nslave in slaves %}slave_{{nslave}}_read_data[31:0]{%- if not loop.last %} | {% endif %}{%- endfor %};
    assign master_{{number}}.sb_ready = {% for nslave in slaves %}slave_{{nslave}}_ready{%- if not loop.last %} & {% endif %}{%- endfor %};
{%- endfor %}

endmodule
