module adder(A, B, C, D. S);

input [2:0]A, B, C, D;
output reg S[4:0];

always@(*)
begin 
 S = A + B + C + D;
end

