// Seed: 1504632402
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9
);
  wor id_11;
  assign id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output uwire id_2,
    output tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri id_6,
    output wire id_7,
    output wand id_8,
    output tri0 id_9,
    input wand id_10,
    output tri0 id_11,
    input uwire id_12
    , id_24,
    output tri id_13,
    output wor id_14,
    input supply1 id_15,
    input tri1 id_16,
    input wire id_17,
    input tri0 id_18,
    output tri1 id_19,
    output wire id_20,
    input wand id_21,
    input tri id_22
);
  generate
    id_25(
        .id_0(id_13), .id_1(1'b0), .id_2(id_22)
    );
  endgenerate
  module_0(
      id_18, id_9, id_3, id_15, id_22, id_18, id_22, id_17, id_4, id_21
  );
  wire id_26;
  wire id_27;
  wire id_28;
endmodule
