v 20150101 2
L 400 900 600 900 3 0 0 0 -1 -1
L 400 300 600 300 3 0 0 0 -1 -1
A 40 600 398 311 98 3 0 2 0 -1 -1
A 140 600 398 311 98 3 0 2 0 -1 -1
L 300 900 300 1200 3 0 0 0 -1 -1
L 300 300 300 0 3 0 0 0 -1 -1
V 1050 600 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 300 700 425 700 3 0 2 0 100 100
L 300 500 425 500 3 0 2 0 100 100
A 600 700 400 270 76 3 0 0 0 -1 -1
A 600 500 400 14 76 3 0 0 0 -1 -1
P 1100 600 1300 600 1 0 1
{
T 1000 600 5 8 0 0 0 0 1
pinnumber=1
T 1000 600 5 8 0 0 0 0 1
pinseq=1
T 1000 600 5 8 0 0 0 0 1
pinlabel=OUT
T 1000 600 5 8 0 0 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=2
T 300 100 5 8 0 0 0 0 1
pinseq=2
T 300 100 5 8 0 0 0 0 1
pinlabel=IN0
T 300 100 5 8 0 0 0 0 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=3
T 300 300 5 8 0 0 0 0 1
pinseq=3
T 300 300 5 8 0 0 0 0 1
pinlabel=IN1
T 300 300 5 8 0 0 0 0 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=4
T 300 500 5 8 0 0 0 0 1
pinseq=4
T 300 500 5 8 0 0 0 0 1
pinlabel=IN2
T 300 500 5 8 0 0 0 0 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 300 700 5 8 0 0 0 0 1
pinnumber=5
T 300 700 5 8 0 0 0 0 1
pinseq=5
T 300 700 5 8 0 0 0 0 1
pinlabel=IN3
T 300 700 5 8 0 0 0 0 1
pintype=in
}
P 300 900 0 900 1 0 1
{
T 300 900 5 8 0 0 0 0 1
pinnumber=6
T 300 900 5 8 0 0 0 0 1
pinseq=6
T 300 900 5 8 0 0 0 0 1
pinlabel=IN4
T 300 900 5 8 0 0 0 0 1
pintype=in
}
P 300 1100 0 1100 1 0 1
{
T 300 1100 5 8 0 0 0 0 1
pinnumber=7
T 300 1100 5 8 0 0 0 0 1
pinseq=7
T 300 1100 5 8 0 0 0 0 1
pinlabel=IN5
T 300 1100 5 8 0 0 0 0 1
pintype=in
}
T 850 550 5 10 1 1 0 6 1
refdes=U?
T 200 1300 5 8 0 0 0 0 1
device=xnor
T 200 2000 9 10 0 0 0 0 1
numslots=0
T 200 1450 9 10 0 0 0 0 1
footprint=unknown
T 200 1800 5 10 0 1 0 0 1
description=6 Input Exclusive NOR Gate
T 200 1650 5 8 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL