# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2186 \
    name v0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_V \
    op interface \
    ports { v0_V_address0 { O 10 vector } v0_V_ce0 { O 1 bit } v0_V_d0 { O 24 vector } v0_V_q0 { I 24 vector } v0_V_we0 { O 1 bit } v0_V_address1 { O 10 vector } v0_V_ce1 { O 1 bit } v0_V_d1 { O 24 vector } v0_V_q1 { I 24 vector } v0_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2187 \
    name v0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_1_V \
    op interface \
    ports { v0_1_V_address0 { O 10 vector } v0_1_V_ce0 { O 1 bit } v0_1_V_d0 { O 24 vector } v0_1_V_q0 { I 24 vector } v0_1_V_we0 { O 1 bit } v0_1_V_address1 { O 10 vector } v0_1_V_ce1 { O 1 bit } v0_1_V_d1 { O 24 vector } v0_1_V_q1 { I 24 vector } v0_1_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2188 \
    name v0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_2_V \
    op interface \
    ports { v0_2_V_address0 { O 10 vector } v0_2_V_ce0 { O 1 bit } v0_2_V_d0 { O 24 vector } v0_2_V_q0 { I 24 vector } v0_2_V_we0 { O 1 bit } v0_2_V_address1 { O 10 vector } v0_2_V_ce1 { O 1 bit } v0_2_V_d1 { O 24 vector } v0_2_V_q1 { I 24 vector } v0_2_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2189 \
    name v0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_3_V \
    op interface \
    ports { v0_3_V_address0 { O 10 vector } v0_3_V_ce0 { O 1 bit } v0_3_V_d0 { O 24 vector } v0_3_V_q0 { I 24 vector } v0_3_V_we0 { O 1 bit } v0_3_V_address1 { O 10 vector } v0_3_V_ce1 { O 1 bit } v0_3_V_d1 { O 24 vector } v0_3_V_q1 { I 24 vector } v0_3_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2190 \
    name v0_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_4_V \
    op interface \
    ports { v0_4_V_address0 { O 10 vector } v0_4_V_ce0 { O 1 bit } v0_4_V_d0 { O 24 vector } v0_4_V_q0 { I 24 vector } v0_4_V_we0 { O 1 bit } v0_4_V_address1 { O 10 vector } v0_4_V_ce1 { O 1 bit } v0_4_V_d1 { O 24 vector } v0_4_V_q1 { I 24 vector } v0_4_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2191 \
    name v0_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_5_V \
    op interface \
    ports { v0_5_V_address0 { O 10 vector } v0_5_V_ce0 { O 1 bit } v0_5_V_d0 { O 24 vector } v0_5_V_q0 { I 24 vector } v0_5_V_we0 { O 1 bit } v0_5_V_address1 { O 10 vector } v0_5_V_ce1 { O 1 bit } v0_5_V_d1 { O 24 vector } v0_5_V_q1 { I 24 vector } v0_5_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2192 \
    name v0_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_6_V \
    op interface \
    ports { v0_6_V_address0 { O 10 vector } v0_6_V_ce0 { O 1 bit } v0_6_V_d0 { O 24 vector } v0_6_V_q0 { I 24 vector } v0_6_V_we0 { O 1 bit } v0_6_V_address1 { O 10 vector } v0_6_V_ce1 { O 1 bit } v0_6_V_d1 { O 24 vector } v0_6_V_q1 { I 24 vector } v0_6_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2193 \
    name v0_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_7_V \
    op interface \
    ports { v0_7_V_address0 { O 10 vector } v0_7_V_ce0 { O 1 bit } v0_7_V_d0 { O 24 vector } v0_7_V_q0 { I 24 vector } v0_7_V_we0 { O 1 bit } v0_7_V_address1 { O 10 vector } v0_7_V_ce1 { O 1 bit } v0_7_V_d1 { O 24 vector } v0_7_V_q1 { I 24 vector } v0_7_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2194 \
    name v0_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_8_V \
    op interface \
    ports { v0_8_V_address0 { O 10 vector } v0_8_V_ce0 { O 1 bit } v0_8_V_d0 { O 24 vector } v0_8_V_q0 { I 24 vector } v0_8_V_we0 { O 1 bit } v0_8_V_address1 { O 10 vector } v0_8_V_ce1 { O 1 bit } v0_8_V_d1 { O 24 vector } v0_8_V_q1 { I 24 vector } v0_8_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2195 \
    name v0_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_9_V \
    op interface \
    ports { v0_9_V_address0 { O 10 vector } v0_9_V_ce0 { O 1 bit } v0_9_V_d0 { O 24 vector } v0_9_V_q0 { I 24 vector } v0_9_V_we0 { O 1 bit } v0_9_V_address1 { O 10 vector } v0_9_V_ce1 { O 1 bit } v0_9_V_d1 { O 24 vector } v0_9_V_q1 { I 24 vector } v0_9_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2196 \
    name v0_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_10_V \
    op interface \
    ports { v0_10_V_address0 { O 10 vector } v0_10_V_ce0 { O 1 bit } v0_10_V_d0 { O 24 vector } v0_10_V_q0 { I 24 vector } v0_10_V_we0 { O 1 bit } v0_10_V_address1 { O 10 vector } v0_10_V_ce1 { O 1 bit } v0_10_V_d1 { O 24 vector } v0_10_V_q1 { I 24 vector } v0_10_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2197 \
    name v0_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v0_11_V \
    op interface \
    ports { v0_11_V_address0 { O 10 vector } v0_11_V_ce0 { O 1 bit } v0_11_V_d0 { O 24 vector } v0_11_V_q0 { I 24 vector } v0_11_V_we0 { O 1 bit } v0_11_V_address1 { O 10 vector } v0_11_V_ce1 { O 1 bit } v0_11_V_d1 { O 24 vector } v0_11_V_q1 { I 24 vector } v0_11_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v0_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2198 \
    name v1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_V \
    op interface \
    ports { v1_V_address0 { O 16 vector } v1_V_ce0 { O 1 bit } v1_V_d0 { O 24 vector } v1_V_q0 { I 24 vector } v1_V_we0 { O 1 bit } v1_V_address1 { O 16 vector } v1_V_ce1 { O 1 bit } v1_V_d1 { O 24 vector } v1_V_q1 { I 24 vector } v1_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2199 \
    name v1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_1_V \
    op interface \
    ports { v1_1_V_address0 { O 16 vector } v1_1_V_ce0 { O 1 bit } v1_1_V_d0 { O 24 vector } v1_1_V_q0 { I 24 vector } v1_1_V_we0 { O 1 bit } v1_1_V_address1 { O 16 vector } v1_1_V_ce1 { O 1 bit } v1_1_V_d1 { O 24 vector } v1_1_V_q1 { I 24 vector } v1_1_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2200 \
    name v1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_2_V \
    op interface \
    ports { v1_2_V_address0 { O 16 vector } v1_2_V_ce0 { O 1 bit } v1_2_V_d0 { O 24 vector } v1_2_V_q0 { I 24 vector } v1_2_V_we0 { O 1 bit } v1_2_V_address1 { O 16 vector } v1_2_V_ce1 { O 1 bit } v1_2_V_d1 { O 24 vector } v1_2_V_q1 { I 24 vector } v1_2_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2201 \
    name v1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_3_V \
    op interface \
    ports { v1_3_V_address0 { O 16 vector } v1_3_V_ce0 { O 1 bit } v1_3_V_d0 { O 24 vector } v1_3_V_q0 { I 24 vector } v1_3_V_we0 { O 1 bit } v1_3_V_address1 { O 16 vector } v1_3_V_ce1 { O 1 bit } v1_3_V_d1 { O 24 vector } v1_3_V_q1 { I 24 vector } v1_3_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2202 \
    name v1_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_4_V \
    op interface \
    ports { v1_4_V_address0 { O 16 vector } v1_4_V_ce0 { O 1 bit } v1_4_V_d0 { O 24 vector } v1_4_V_q0 { I 24 vector } v1_4_V_we0 { O 1 bit } v1_4_V_address1 { O 16 vector } v1_4_V_ce1 { O 1 bit } v1_4_V_d1 { O 24 vector } v1_4_V_q1 { I 24 vector } v1_4_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2203 \
    name v1_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_5_V \
    op interface \
    ports { v1_5_V_address0 { O 16 vector } v1_5_V_ce0 { O 1 bit } v1_5_V_d0 { O 24 vector } v1_5_V_q0 { I 24 vector } v1_5_V_we0 { O 1 bit } v1_5_V_address1 { O 16 vector } v1_5_V_ce1 { O 1 bit } v1_5_V_d1 { O 24 vector } v1_5_V_q1 { I 24 vector } v1_5_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2204 \
    name v1_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_6_V \
    op interface \
    ports { v1_6_V_address0 { O 16 vector } v1_6_V_ce0 { O 1 bit } v1_6_V_d0 { O 24 vector } v1_6_V_q0 { I 24 vector } v1_6_V_we0 { O 1 bit } v1_6_V_address1 { O 16 vector } v1_6_V_ce1 { O 1 bit } v1_6_V_d1 { O 24 vector } v1_6_V_q1 { I 24 vector } v1_6_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2205 \
    name v1_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_7_V \
    op interface \
    ports { v1_7_V_address0 { O 16 vector } v1_7_V_ce0 { O 1 bit } v1_7_V_d0 { O 24 vector } v1_7_V_q0 { I 24 vector } v1_7_V_we0 { O 1 bit } v1_7_V_address1 { O 16 vector } v1_7_V_ce1 { O 1 bit } v1_7_V_d1 { O 24 vector } v1_7_V_q1 { I 24 vector } v1_7_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2206 \
    name v1_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_8_V \
    op interface \
    ports { v1_8_V_address0 { O 16 vector } v1_8_V_ce0 { O 1 bit } v1_8_V_d0 { O 24 vector } v1_8_V_q0 { I 24 vector } v1_8_V_we0 { O 1 bit } v1_8_V_address1 { O 16 vector } v1_8_V_ce1 { O 1 bit } v1_8_V_d1 { O 24 vector } v1_8_V_q1 { I 24 vector } v1_8_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2207 \
    name v1_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_9_V \
    op interface \
    ports { v1_9_V_address0 { O 16 vector } v1_9_V_ce0 { O 1 bit } v1_9_V_d0 { O 24 vector } v1_9_V_q0 { I 24 vector } v1_9_V_we0 { O 1 bit } v1_9_V_address1 { O 16 vector } v1_9_V_ce1 { O 1 bit } v1_9_V_d1 { O 24 vector } v1_9_V_q1 { I 24 vector } v1_9_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2208 \
    name v1_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_10_V \
    op interface \
    ports { v1_10_V_address0 { O 16 vector } v1_10_V_ce0 { O 1 bit } v1_10_V_d0 { O 24 vector } v1_10_V_q0 { I 24 vector } v1_10_V_we0 { O 1 bit } v1_10_V_address1 { O 16 vector } v1_10_V_ce1 { O 1 bit } v1_10_V_d1 { O 24 vector } v1_10_V_q1 { I 24 vector } v1_10_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2209 \
    name v1_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v1_11_V \
    op interface \
    ports { v1_11_V_address0 { O 16 vector } v1_11_V_ce0 { O 1 bit } v1_11_V_d0 { O 24 vector } v1_11_V_q0 { I 24 vector } v1_11_V_we0 { O 1 bit } v1_11_V_address1 { O 16 vector } v1_11_V_ce1 { O 1 bit } v1_11_V_d1 { O 24 vector } v1_11_V_q1 { I 24 vector } v1_11_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v1_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2210 \
    name v3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v3_V \
    op interface \
    ports { v3_V_address0 { O 14 vector } v3_V_ce0 { O 1 bit } v3_V_d0 { O 24 vector } v3_V_q0 { I 24 vector } v3_V_we0 { O 1 bit } v3_V_address1 { O 14 vector } v3_V_ce1 { O 1 bit } v3_V_d1 { O 24 vector } v3_V_q1 { I 24 vector } v3_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


