Classic Timing Analyzer report for conversion_compas
Fri Jan 07 18:22:25 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.735 ns                         ; reset              ; etat_present.etat2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.406 ns                        ; icpt[2]            ; cpt[2]             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.389 ns                         ; in_pwm             ; etat_present.etat2 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 280.90 MHz ( period = 3.560 ns ) ; icpt[0]            ; icpt[5]            ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; etat_present.etat1 ; icpt[6]            ; clk        ; clk      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                    ;                    ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; icpt[0]            ; icpt[5]            ; clk        ; clk      ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 283.85 MHz ( period = 3.523 ns )               ; icpt[3]            ; icpt[5]            ; clk        ; clk      ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; icpt[1]            ; icpt[5]            ; clk        ; clk      ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; icpt[2]            ; icpt[5]            ; clk        ; clk      ; None                        ; None                      ; 2.555 ns                ;
; N/A   ; 301.02 MHz ( period = 3.322 ns )               ; icpt[4]            ; icpt[5]            ; clk        ; clk      ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 302.21 MHz ( period = 3.309 ns )               ; icpt[0]            ; icpt[4]            ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A   ; 302.21 MHz ( period = 3.309 ns )               ; icpt[5]            ; icpt[6]            ; clk        ; clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; 303.67 MHz ( period = 3.293 ns )               ; icpt[5]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; 304.23 MHz ( period = 3.287 ns )               ; icpt[5]            ; icpt[5]            ; clk        ; clk      ; None                        ; None                      ; 2.312 ns                ;
; N/A   ; 305.25 MHz ( period = 3.276 ns )               ; icpt[0]            ; icpt[2]            ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; 305.62 MHz ( period = 3.272 ns )               ; icpt[3]            ; icpt[4]            ; clk        ; clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 305.81 MHz ( period = 3.270 ns )               ; icpt[0]            ; icpt[6]            ; clk        ; clk      ; None                        ; None                      ; 2.443 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns )               ; icpt[1]            ; icpt[4]            ; clk        ; clk      ; None                        ; None                      ; 2.444 ns                ;
; N/A   ; 307.31 MHz ( period = 3.254 ns )               ; icpt[0]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 2.393 ns                ;
; N/A   ; 309.21 MHz ( period = 3.234 ns )               ; icpt[1]            ; icpt[2]            ; clk        ; clk      ; None                        ; None                      ; 2.395 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; icpt[3]            ; icpt[6]            ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 309.79 MHz ( period = 3.228 ns )               ; icpt[1]            ; icpt[6]            ; clk        ; clk      ; None                        ; None                      ; 2.400 ns                ;
; N/A   ; 310.85 MHz ( period = 3.217 ns )               ; icpt[3]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 311.33 MHz ( period = 3.212 ns )               ; icpt[1]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; icpt[0]            ; icpt[1]            ; clk        ; clk      ; None                        ; None                      ; 2.328 ns                ;
; N/A   ; 315.66 MHz ( period = 3.168 ns )               ; icpt[2]            ; icpt[4]            ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; 316.06 MHz ( period = 3.164 ns )               ; icpt[0]            ; icpt[3]            ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; icpt[2]            ; icpt[6]            ; clk        ; clk      ; None                        ; None                      ; 2.301 ns                ;
; N/A   ; 320.31 MHz ( period = 3.122 ns )               ; icpt[1]            ; icpt[3]            ; clk        ; clk      ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 321.23 MHz ( period = 3.113 ns )               ; icpt[2]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 2.251 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; icpt[4]            ; icpt[6]            ; clk        ; clk      ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; icpt[2]            ; icpt[3]            ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 331.56 MHz ( period = 3.016 ns )               ; icpt[4]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; 350.51 MHz ( period = 2.853 ns )               ; icpt[6]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; icpt[1]            ; icpt[1]            ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; 353.61 MHz ( period = 2.828 ns )               ; icpt[0]            ; icpt[0]            ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 354.23 MHz ( period = 2.823 ns )               ; icpt[2]            ; icpt[2]            ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; 355.75 MHz ( period = 2.811 ns )               ; icpt[3]            ; icpt[3]            ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; icpt[4]            ; icpt[4]            ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 391.08 MHz ( period = 2.557 ns )               ; icpt[6]            ; icpt[6]            ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; icpt[7]            ; icpt[7]            ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat_present.etat1 ; etat_present.etat2 ; clk        ; clk      ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat_present.etat2 ; etat_present.etat1 ; clk        ; clk      ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat_present.etat2 ; etat_present.etat2 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                    ;
+------------------------------------------+--------------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[6] ; clk        ; clk      ; None                       ; None                       ; 1.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[7] ; clk        ; clk      ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[3] ; clk        ; clk      ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[4] ; clk        ; clk      ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[1] ; clk        ; clk      ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[5] ; clk        ; clk      ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[2] ; clk        ; clk      ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; etat_present.etat1 ; icpt[0] ; clk        ; clk      ; None                       ; None                       ; 1.691 ns                 ;
+------------------------------------------+--------------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+--------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                 ; To Clock ;
+-------+--------------+------------+--------+--------------------+----------+
; N/A   ; None         ; 3.735 ns   ; reset  ; etat_present.etat2 ; clk      ;
; N/A   ; None         ; 0.118 ns   ; in_pwm ; etat_present.etat1 ; clk      ;
; N/A   ; None         ; -0.159 ns  ; in_pwm ; etat_present.etat2 ; clk      ;
+-------+--------------+------------+--------+--------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+--------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To          ; From Clock ;
+-------+--------------+------------+--------------------+-------------+------------+
; N/A   ; None         ; 12.406 ns  ; icpt[2]            ; cpt[2]      ; clk        ;
; N/A   ; None         ; 12.373 ns  ; icpt[1]            ; cpt[1]      ; clk        ;
; N/A   ; None         ; 12.205 ns  ; icpt[7]            ; cpt[7]      ; clk        ;
; N/A   ; None         ; 12.161 ns  ; icpt[4]            ; cpt[4]      ; clk        ;
; N/A   ; None         ; 12.106 ns  ; icpt[6]            ; cpt[6]      ; clk        ;
; N/A   ; None         ; 11.709 ns  ; icpt[5]            ; cpt[5]      ; clk        ;
; N/A   ; None         ; 11.633 ns  ; icpt[3]            ; cpt[3]      ; clk        ;
; N/A   ; None         ; 11.268 ns  ; icpt[0]            ; cpt[0]      ; clk        ;
; N/A   ; None         ; 9.474 ns   ; etat_present.etat2 ; data_cap[7] ; clk        ;
; N/A   ; None         ; 9.392 ns   ; etat_present.etat2 ; data_cap[5] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; etat_present.etat2 ; etat_out[1] ; clk        ;
; N/A   ; None         ; 8.810 ns   ; etat_present.etat2 ; data_cap[1] ; clk        ;
; N/A   ; None         ; 8.652 ns   ; etat_present.etat2 ; data_cap[8] ; clk        ;
; N/A   ; None         ; 8.425 ns   ; etat_present.etat2 ; data_cap[3] ; clk        ;
; N/A   ; None         ; 8.414 ns   ; etat_present.etat2 ; data_cap[0] ; clk        ;
; N/A   ; None         ; 8.378 ns   ; etat_present.etat2 ; data_cap[2] ; clk        ;
; N/A   ; None         ; 8.121 ns   ; etat_present.etat2 ; data_cap[4] ; clk        ;
; N/A   ; None         ; 7.864 ns   ; etat_present.etat1 ; etat_out[0] ; clk        ;
; N/A   ; None         ; 7.806 ns   ; etat_present.etat2 ; data_cap[6] ; clk        ;
+-------+--------------+------------+--------------------+-------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+--------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                 ; To Clock ;
+---------------+-------------+-----------+--------+--------------------+----------+
; N/A           ; None        ; 0.389 ns  ; in_pwm ; etat_present.etat2 ; clk      ;
; N/A           ; None        ; 0.112 ns  ; in_pwm ; etat_present.etat1 ; clk      ;
; N/A           ; None        ; -3.505 ns ; reset  ; etat_present.etat2 ; clk      ;
+---------------+-------------+-----------+--------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jan 07 18:22:25 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off conversion_compas -c conversion_compas --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "icpt[0]" is a latch
    Warning: Node "icpt[1]" is a latch
    Warning: Node "icpt[2]" is a latch
    Warning: Node "icpt[3]" is a latch
    Warning: Node "icpt[4]" is a latch
    Warning: Node "icpt[5]" is a latch
    Warning: Node "icpt[6]" is a latch
    Warning: Node "icpt[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "etat_present.etat2" as buffer
Info: Clock "clk" has Internal fmax of 280.9 MHz between source register "icpt[0]" and destination register "icpt[5]" (period= 3.56 ns)
    Info: + Longest register to register delay is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y20_N30; Fanout = 3; REG Node = 'icpt[0]'
        Info: 2: + IC(0.272 ns) + CELL(0.393 ns) = 0.665 ns; Loc. = LCCOMB_X7_Y20_N8; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.736 ns; Loc. = LCCOMB_X7_Y20_N10; Fanout = 2; COMB Node = 'Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.807 ns; Loc. = LCCOMB_X7_Y20_N12; Fanout = 2; COMB Node = 'Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 0.966 ns; Loc. = LCCOMB_X7_Y20_N14; Fanout = 2; COMB Node = 'Add0~10'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X7_Y20_N16; Fanout = 2; COMB Node = 'Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.447 ns; Loc. = LCCOMB_X7_Y20_N18; Fanout = 1; COMB Node = 'Add0~15'
        Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 1.847 ns; Loc. = LCCOMB_X7_Y20_N0; Fanout = 1; COMB Node = 'Add0~17'
        Info: 9: + IC(0.700 ns) + CELL(0.150 ns) = 2.697 ns; Loc. = LCCOMB_X8_Y21_N16; Fanout = 3; REG Node = 'icpt[5]'
        Info: Total cell delay = 1.475 ns ( 54.69 % )
        Info: Total interconnect delay = 1.222 ns ( 45.31 % )
    Info: - Smallest clock skew is 0.112 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.362 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.575 ns) + CELL(0.787 ns) = 3.341 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
            Info: 3: + IC(2.415 ns) + CELL(0.000 ns) = 5.756 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'etat_present.etat2~clkctrl'
            Info: 4: + IC(1.331 ns) + CELL(0.275 ns) = 7.362 ns; Loc. = LCCOMB_X8_Y21_N16; Fanout = 3; REG Node = 'icpt[5]'
            Info: Total cell delay = 2.041 ns ( 27.72 % )
            Info: Total interconnect delay = 5.321 ns ( 72.28 % )
        Info: - Longest clock path from clock "clk" to source register is 7.250 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.575 ns) + CELL(0.787 ns) = 3.341 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
            Info: 3: + IC(2.415 ns) + CELL(0.000 ns) = 5.756 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'etat_present.etat2~clkctrl'
            Info: 4: + IC(1.344 ns) + CELL(0.150 ns) = 7.250 ns; Loc. = LCCOMB_X7_Y20_N30; Fanout = 3; REG Node = 'icpt[0]'
            Info: Total cell delay = 1.916 ns ( 26.43 % )
            Info: Total interconnect delay = 5.334 ns ( 73.57 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.975 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "etat_present.etat1" and destination pin or register "icpt[6]" for clock "clk" (Hold time is 2.98 ns)
    Info: + Largest clock skew is 4.283 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.374 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.575 ns) + CELL(0.787 ns) = 3.341 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
            Info: 3: + IC(2.415 ns) + CELL(0.000 ns) = 5.756 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'etat_present.etat2~clkctrl'
            Info: 4: + IC(1.343 ns) + CELL(0.275 ns) = 7.374 ns; Loc. = LCCOMB_X7_Y20_N4; Fanout = 3; REG Node = 'icpt[6]'
            Info: Total cell delay = 2.041 ns ( 27.68 % )
            Info: Total interconnect delay = 5.333 ns ( 72.32 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.091 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.575 ns) + CELL(0.537 ns) = 3.091 ns; Loc. = LCFF_X8_Y20_N5; Fanout = 10; REG Node = 'etat_present.etat1'
            Info: Total cell delay = 1.516 ns ( 49.05 % )
            Info: Total interconnect delay = 1.575 ns ( 50.95 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.053 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y20_N5; Fanout = 10; REG Node = 'etat_present.etat1'
        Info: 2: + IC(0.507 ns) + CELL(0.150 ns) = 0.657 ns; Loc. = LCCOMB_X7_Y20_N2; Fanout = 1; COMB Node = 'Add0~20'
        Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.053 ns; Loc. = LCCOMB_X7_Y20_N4; Fanout = 3; REG Node = 'icpt[6]'
        Info: Total cell delay = 0.300 ns ( 28.49 % )
        Info: Total interconnect delay = 0.753 ns ( 71.51 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "etat_present.etat2" (data pin = "reset", clock pin = "clk") is 3.735 ns
    Info: + Longest pin to register delay is 6.862 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 1; PIN Node = 'reset'
        Info: 2: + IC(5.498 ns) + CELL(0.420 ns) = 6.778 ns; Loc. = LCCOMB_X8_Y20_N22; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.862 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
        Info: Total cell delay = 1.364 ns ( 19.88 % )
        Info: Total interconnect delay = 5.498 ns ( 80.12 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.091 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.575 ns) + CELL(0.537 ns) = 3.091 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
        Info: Total cell delay = 1.516 ns ( 49.05 % )
        Info: Total interconnect delay = 1.575 ns ( 50.95 % )
Info: tco from clock "clk" to destination pin "cpt[2]" through register "icpt[2]" is 12.406 ns
    Info: + Longest clock path from clock "clk" to source register is 7.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.575 ns) + CELL(0.787 ns) = 3.341 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
        Info: 3: + IC(2.415 ns) + CELL(0.000 ns) = 5.756 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'etat_present.etat2~clkctrl'
        Info: 4: + IC(1.345 ns) + CELL(0.150 ns) = 7.251 ns; Loc. = LCCOMB_X7_Y20_N26; Fanout = 3; REG Node = 'icpt[2]'
        Info: Total cell delay = 1.916 ns ( 26.42 % )
        Info: Total interconnect delay = 5.335 ns ( 73.58 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y20_N26; Fanout = 3; REG Node = 'icpt[2]'
        Info: 2: + IC(2.513 ns) + CELL(2.642 ns) = 5.155 ns; Loc. = PIN_M25; Fanout = 0; PIN Node = 'cpt[2]'
        Info: Total cell delay = 2.642 ns ( 51.25 % )
        Info: Total interconnect delay = 2.513 ns ( 48.75 % )
Info: th for register "etat_present.etat2" (data pin = "in_pwm", clock pin = "clk") is 0.389 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.091 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.575 ns) + CELL(0.537 ns) = 3.091 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
        Info: Total cell delay = 1.516 ns ( 49.05 % )
        Info: Total interconnect delay = 1.575 ns ( 50.95 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'in_pwm'
        Info: 2: + IC(1.755 ns) + CELL(0.150 ns) = 2.884 ns; Loc. = LCCOMB_X8_Y20_N22; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.968 ns; Loc. = LCFF_X8_Y20_N23; Fanout = 13; REG Node = 'etat_present.etat2'
        Info: Total cell delay = 1.213 ns ( 40.87 % )
        Info: Total interconnect delay = 1.755 ns ( 59.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Fri Jan 07 18:22:25 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


