// Seed: 2464335088
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3, id_4;
  logic [{  -1 'b0 {  1  }  }  ==?  -1 : 1] id_5;
  ;
  always @(posedge 1 or negedge 1) id_3 = &id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    input  tri  id_2
);
  final $unsigned(12);
  ;
  wire id_4;
  wire id_5;
  wire id_6;
  ;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire id_7;
endmodule
