

================================================================
== Vivado HLS Report for 'ws2812'
================================================================
* Date:           Wed May 17 18:16:27 2023

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ejercicio_ledMatrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.86|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24419|  29420|  24420|  29421|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_column_0  |  24416|  24416|      3052|          -|          -|     8|    no    |
        |- loop_column_1  |  24416|  24416|      3052|          -|          -|     8|    no    |
        |- loop_reset     |   5000|   5000|         1|          -|          -|  5000|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!odd_column_load & !exitcond1)
	6  / (odd_column_load & !tmp)
	9  / (!odd_column_load & exitcond1 & !tmp_last_V) | (odd_column_load & tmp & !tmp_last_V)
	8  / (!odd_column_load & exitcond1 & tmp_last_V) | (odd_column_load & tmp & tmp_last_V)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	8  / (!exitcond)
	9  / (exitcond)
9 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: empty (22)  [2/2] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:12  %empty = call { i256, i32, i32, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P.i1P.i1P.i1P(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V)


 <State 2>: 1.59ns
ST_2: StgValue_11 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %stream_V_data_V), !map !63

ST_2: StgValue_12 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_V_keep_V), !map !67

ST_2: StgValue_13 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_V_strb_V), !map !71

ST_2: StgValue_14 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_user_V), !map !75

ST_2: StgValue_15 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_last_V), !map !79

ST_2: StgValue_16 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_id_V), !map !83

ST_2: StgValue_17 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_dest_V), !map !87

ST_2: StgValue_18 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V), !map !91

ST_2: StgValue_19 (18)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ws2812_str) nounwind

ST_2: StgValue_20 (19)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:35
:9  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: StgValue_21 (20)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:36
:10  call void (...)* @_ssdm_op_SpecInterface(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: StgValue_22 (21)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:37
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: empty (22)  [1/2] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:12  %empty = call { i256, i32, i32, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P.i1P.i1P.i1P(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V)

ST_2: tmp_data_V (23)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:13  %tmp_data_V = extractvalue { i256, i32, i32, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_last_V (24)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:14  %tmp_last_V = extractvalue { i256, i32, i32, i1, i1, i1, i1 } %empty, 4

ST_2: odd_column_load (25)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:44
:15  %odd_column_load = load i1* @odd_column, align 1

ST_2: StgValue_27 (26)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:44
:16  br i1 %odd_column_load, label %.preheader.preheader, label %.preheader65.preheader

ST_2: StgValue_28 (28)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65.preheader:0  br label %.preheader65

ST_2: StgValue_29 (62)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
.preheader.preheader:0  br label %.preheader


 <State 3>: 7.86ns
ST_3: i (30)  [1/1] 0.00ns
.preheader65:0  %i = phi i4 [ %i_4, %1 ], [ 0, %.preheader65.preheader ]

ST_3: exitcond1 (31)  [1/1] 3.10ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65:1  %exitcond1 = icmp eq i4 %i, -8

ST_3: empty_5 (32)  [1/1] 0.00ns
.preheader65:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: i_4 (33)  [1/1] 2.35ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65:3  %i_4 = add i4 %i, 1

ST_3: StgValue_34 (34)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65:4  br i1 %exitcond1, label %.loopexit64.loopexit5, label %1

ST_3: tmp_19 (37)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
:1  %tmp_19 = trunc i4 %i to i3

ST_3: Lo_assign (38)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:2  %Lo_assign = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_19, i5 0)

ST_3: Hi_assign (39)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:3  %Hi_assign = or i8 %Lo_assign, 23

ST_3: tmp_20 (40)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:4  %tmp_20 = icmp ugt i8 %Lo_assign, %Hi_assign

ST_3: tmp_21 (41)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:5  %tmp_21 = zext i8 %Lo_assign to i9

ST_3: tmp_22 (42)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:6  %tmp_22 = zext i8 %Hi_assign to i9

ST_3: tmp_23 (43)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:7  %tmp_23 = call i256 @llvm.part.select.i256(i256 %tmp_data_V, i32 255, i32 0)

ST_3: tmp_24 (44)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:8  %tmp_24 = sub i9 %tmp_21, %tmp_22

ST_3: tmp_25 (45)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:9  %tmp_25 = xor i9 %tmp_21, 255

ST_3: tmp_26 (46)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:10  %tmp_26 = sub i9 %tmp_22, %tmp_21

ST_3: tmp_27 (47)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_30)
:11  %tmp_27 = select i1 %tmp_20, i9 %tmp_24, i9 %tmp_26

ST_3: tmp_28 (48)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:12  %tmp_28 = select i1 %tmp_20, i256 %tmp_23, i256 %tmp_data_V

ST_3: tmp_29 (49)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:13  %tmp_29 = select i1 %tmp_20, i9 %tmp_25, i9 %tmp_21

ST_3: tmp_30 (50)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (out node of the LUT)
:14  %tmp_30 = sub i9 255, %tmp_27

ST_3: tmp_31 (51)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:15  %tmp_31 = zext i9 %tmp_29 to i256

ST_3: tmp_33 (53)  [1/1] 4.94ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (out node of the LUT)
:17  %tmp_33 = lshr i256 %tmp_28, %tmp_31

ST_3: StgValue_51 (60)  [1/1] 0.00ns
.loopexit64.loopexit5:0  br label %.loopexit64

ST_3: i1 (64)  [1/1] 0.00ns
.preheader:0  %i1 = phi i4 [ %i_3, %2 ], [ 7, %.preheader.preheader ]

ST_3: tmp (65)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i1, i32 3)

ST_3: empty_6 (66)  [1/1] 0.00ns
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_55 (67)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
.preheader:3  br i1 %tmp, label %.loopexit64.loopexit, label %2

ST_3: tmp_1 (70)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:1  %tmp_1 = trunc i4 %i1 to i3

ST_3: Lo_assign_2 (71)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:2  %Lo_assign_2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_1, i5 0)

ST_3: Hi_assign_2 (72)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:3  %Hi_assign_2 = or i8 %Lo_assign_2, 23

ST_3: tmp_2 (73)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:4  %tmp_2 = icmp ugt i8 %Lo_assign_2, %Hi_assign_2

ST_3: tmp_3 (74)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:5  %tmp_3 = zext i8 %Lo_assign_2 to i9

ST_3: tmp_4 (75)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:6  %tmp_4 = zext i8 %Hi_assign_2 to i9

ST_3: tmp_5 (76)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:7  %tmp_5 = call i256 @llvm.part.select.i256(i256 %tmp_data_V, i32 255, i32 0)

ST_3: tmp_6 (77)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:8  %tmp_6 = sub i9 %tmp_3, %tmp_4

ST_3: tmp_7 (78)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:9  %tmp_7 = xor i9 %tmp_3, 255

ST_3: tmp_8 (79)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:10  %tmp_8 = sub i9 %tmp_4, %tmp_3

ST_3: tmp_9 (80)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_12)
:11  %tmp_9 = select i1 %tmp_2, i9 %tmp_6, i9 %tmp_8

ST_3: tmp_10 (81)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:12  %tmp_10 = select i1 %tmp_2, i256 %tmp_5, i256 %tmp_data_V

ST_3: tmp_11 (82)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:13  %tmp_11 = select i1 %tmp_2, i9 %tmp_7, i9 %tmp_3

ST_3: tmp_12 (83)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (out node of the LUT)
:14  %tmp_12 = sub i9 255, %tmp_9

ST_3: tmp_13 (84)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:15  %tmp_13 = zext i9 %tmp_11 to i256

ST_3: tmp_15 (86)  [1/1] 4.94ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (out node of the LUT)
:17  %tmp_15 = lshr i256 %tmp_10, %tmp_13

ST_3: i_3 (91)  [1/1] 2.35ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:22  %i_3 = add i4 -1, %i1

ST_3: StgValue_73 (94)  [1/1] 0.00ns
.loopexit64.loopexit:0  br label %.loopexit64

ST_3: tmp_s (96)  [1/1] 2.07ns  loc: ejercicio_ledMatrix/ws2812.cpp:56
.loopexit64:0  %tmp_s = xor i1 %odd_column_load, true

ST_3: StgValue_75 (97)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:58
.loopexit64:1  br i1 %tmp_last_V, label %.preheader8.preheader, label %mergeST

ST_3: StgValue_76 (99)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8.preheader:0  br label %.preheader8


 <State 4>: 4.84ns
ST_4: tmp_32 (52)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node p_Result_s)
:16  %tmp_32 = zext i9 %tmp_30 to i256

ST_4: tmp_34 (54)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node p_Result_s)
:18  %tmp_34 = lshr i256 -1, %tmp_32

ST_4: p_Result_s (55)  [1/1] 3.25ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (out node of the LUT)
:19  %p_Result_s = and i256 %tmp_33, %tmp_34

ST_4: tmp_36 (56)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:20  %tmp_36 = trunc i256 %p_Result_s to i24

ST_4: StgValue_81 (57)  [2/2] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:21  call fastcc void @ws2812_led(i24 %tmp_36, i1* %out_V)


 <State 5>: 2.91ns
ST_5: StgValue_82 (36)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind

ST_5: StgValue_83 (57)  [1/2] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:21  call fastcc void @ws2812_led(i24 %tmp_36, i1* %out_V)

ST_5: StgValue_84 (58)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
:22  br label %.preheader65


 <State 6>: 4.84ns
ST_6: tmp_14 (85)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node p_Result_1)
:16  %tmp_14 = zext i9 %tmp_12 to i256

ST_6: tmp_16 (87)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node p_Result_1)
:18  %tmp_16 = lshr i256 -1, %tmp_14

ST_6: p_Result_1 (88)  [1/1] 3.25ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (out node of the LUT)
:19  %p_Result_1 = and i256 %tmp_15, %tmp_16

ST_6: tmp_18 (89)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:20  %tmp_18 = trunc i256 %p_Result_1 to i24

ST_6: StgValue_89 (90)  [2/2] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:21  call fastcc void @ws2812_led(i24 %tmp_18, i1* %out_V)


 <State 7>: 2.91ns
ST_7: StgValue_90 (69)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind

ST_7: StgValue_91 (90)  [1/2] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:21  call fastcc void @ws2812_led(i24 %tmp_18, i1* %out_V)

ST_7: StgValue_92 (92)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:23  br label %.preheader


 <State 8>: 2.97ns
ST_8: i2 (101)  [1/1] 0.00ns
.preheader8:0  %i2 = phi i13 [ %i_5, %3 ], [ 0, %.preheader8.preheader ]

ST_8: exitcond (102)  [1/1] 2.97ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8:1  %exitcond = icmp eq i13 %i2, -3192

ST_8: empty_7 (103)  [1/1] 0.00ns
.preheader8:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

ST_8: i_5 (104)  [1/1] 2.34ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8:3  %i_5 = add i13 %i2, 1

ST_8: StgValue_97 (105)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8:4  br i1 %exitcond, label %mergeST.loopexit, label %3

ST_8: StgValue_98 (107)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

ST_8: StgValue_99 (108)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:62
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %out_V, i1 false)

ST_8: StgValue_100 (109)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
:2  br label %.preheader8

ST_8: StgValue_101 (111)  [1/1] 1.59ns
mergeST.loopexit:0  br label %mergeST


 <State 9>: 0.00ns
ST_9: odd_column_new (113)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:56
mergeST:0  %odd_column_new = phi i1 [ %tmp_s, %.loopexit64 ], [ false, %mergeST.loopexit ]

ST_9: StgValue_103 (114)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:56
mergeST:1  store i1 %odd_column_new, i1* @odd_column, align 1

ST_9: StgValue_104 (115)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:66
mergeST:2  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ejercicio_ledMatrix/ws2812.cpp:45) [30]  (1.59 ns)

 <State 3>: 7.86ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ejercicio_ledMatrix/ws2812.cpp:45) [30]  (0 ns)
	'icmp' operation ('tmp_20', ejercicio_ledMatrix/ws2812.cpp:47) [40]  (2.91 ns)
	'select' operation ('tmp_28', ejercicio_ledMatrix/ws2812.cpp:47) [48]  (0 ns)
	'lshr' operation ('tmp_33', ejercicio_ledMatrix/ws2812.cpp:47) [53]  (4.94 ns)

 <State 4>: 4.84ns
The critical path consists of the following:
	'lshr' operation ('tmp_34', ejercicio_ledMatrix/ws2812.cpp:47) [54]  (0 ns)
	'and' operation ('__Result__', ejercicio_ledMatrix/ws2812.cpp:47) [55]  (3.25 ns)
	'call' operation (ejercicio_ledMatrix/ws2812.cpp:47) to 'ws2812_led' [57]  (1.59 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	'call' operation (ejercicio_ledMatrix/ws2812.cpp:47) to 'ws2812_led' [57]  (2.91 ns)

 <State 6>: 4.84ns
The critical path consists of the following:
	'lshr' operation ('tmp_16', ejercicio_ledMatrix/ws2812.cpp:53) [87]  (0 ns)
	'and' operation ('__Result__', ejercicio_ledMatrix/ws2812.cpp:53) [88]  (3.25 ns)
	'call' operation (ejercicio_ledMatrix/ws2812.cpp:53) to 'ws2812_led' [90]  (1.59 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	'call' operation (ejercicio_ledMatrix/ws2812.cpp:53) to 'ws2812_led' [90]  (2.91 ns)

 <State 8>: 2.97ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ejercicio_ledMatrix/ws2812.cpp:61) [101]  (0 ns)
	'icmp' operation ('exitcond', ejercicio_ledMatrix/ws2812.cpp:61) [102]  (2.97 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
