Analysis & Synthesis report for digitalFilter
Fri Apr 25 02:06:35 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |digitalFilter|controlUnit:CU|FSM_CS
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: datapath:DP|moduloCounter:CNT0
 11. Parameter Settings for User Entity Instance: datapath:DP|moduloCounter:CNT0|comparator:CMP
 12. Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL
 13. Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:0:REG
 14. Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:1:REG
 15. Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:2:REG
 16. Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:3:REG
 17. Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:4:REG
 18. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0
 19. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:0:REG
 20. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:1:REG
 21. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:2:REG
 22. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:3:REG
 23. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_0
 24. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_1
 25. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_2
 26. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_3
 27. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG2_0
 28. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG2_1
 29. Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG3_0
 30. Parameter Settings for User Entity Instance: datapath:DP|converterUnit:U2|regn:U5
 31. Parameter Settings for User Entity Instance: datapath:DP|comparator:CMP
 32. Port Connectivity Checks: "memory:MEMB"
 33. Port Connectivity Checks: "datapath:DP|converterUnit:U2|regn:U5"
 34. Port Connectivity Checks: "datapath:DP|converterUnit:U2|mux3x1_8bit:U4"
 35. Port Connectivity Checks: "datapath:DP|converterUnit:U2|RCA_11bit:U1"
 36. Port Connectivity Checks: "datapath:DP|converterUnit:U2"
 37. Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG3_0"
 38. Port Connectivity Checks: "datapath:DP|processingUnit:U1|RCA_13bit:ADD2"
 39. Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG2_1"
 40. Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG2_0"
 41. Port Connectivity Checks: "datapath:DP|processingUnit:U1|RCA_13bit:ADD1"
 42. Port Connectivity Checks: "datapath:DP|processingUnit:U1|RCA_13bit:ADD0"
 43. Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_3"
 44. Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_2"
 45. Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_1"
 46. Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_0"
 47. Port Connectivity Checks: "datapath:DP|processingUnit:U1|shiftRegn:REG0"
 48. Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:4:REG"
 49. Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:3:REG"
 50. Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:2:REG"
 51. Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:1:REG"
 52. Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:0:REG"
 53. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:9:CNT"
 54. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:8:CNT"
 55. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:7:CNT"
 56. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:6:CNT"
 57. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:5:CNT"
 58. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:4:CNT"
 59. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:3:CNT"
 60. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:2:CNT"
 61. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:1:CNT"
 62. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:CNT"
 63. Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 25 02:06:34 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; digitalFilter                                  ;
; Top-level Entity Name           ; digitalFilter                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 65                                             ;
; Total pins                      ; 12                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; digitalFilter      ; digitalFilter      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; One-Hot            ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+
; shiftRegister.vhd                ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/shiftRegister.vhd     ;         ;
; regn.vhd                         ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/regn.vhd              ;         ;
; RCA_13bit.vhd                    ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_13bit.vhd         ;         ;
; RCA_11bit.vhd                    ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_11bit.vhd         ;         ;
; processingUnit.vhd               ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd    ;         ;
; mux10bit.vhd                     ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux10bit.vhd          ;         ;
; MUX3x1_8bit.vhd                  ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX3x1_8bit.vhd       ;         ;
; MUX2x1_11bit.vhd                 ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX2x1_11bit.vhd      ;         ;
; mux.vhd                          ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux.vhd               ;         ;
; multiplier_025.vhd               ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_025.vhd    ;         ;
; multiplier_05.vhd                ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_05.vhd     ;         ;
; multiplier_4.vhd                 ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_4.vhd      ;         ;
; multiplier_2.vhd                 ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_2.vhd      ;         ;
; moduloCounter.vhd                ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd     ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/memory.vhd            ;         ;
; IntervalDetector.vhd             ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/IntervalDetector.vhd  ;         ;
; fullAdder.vhd                    ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/fullAdder.vhd         ;         ;
; flipflop.vhd                     ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/flipflop.vhd          ;         ;
; elementaryCounter.vhd            ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd ;         ;
; digitalFilter.vhd                ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd     ;         ;
; delayUnit.vhd                    ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/delayUnit.vhd         ;         ;
; Datapath.vhd                     ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd          ;         ;
; converterUnit.vhd                ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd     ;         ;
; controlUnit.vhd                  ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/controlUnit.vhd       ;         ;
; comparator.vhd                   ; yes             ; User VHDL File  ; C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/comparator.vhd        ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 36        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 25        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 7         ;
;     -- 5 input functions                    ; 8         ;
;     -- 4 input functions                    ; 3         ;
;     -- <=3 input functions                  ; 7         ;
;                                             ;           ;
; Dedicated logic registers                   ; 65        ;
;                                             ;           ;
; I/O pins                                    ; 12        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 65        ;
; Total fan-out                               ; 321       ;
; Average fan-out                             ; 2.82      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name   ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+---------------+--------------+
; |digitalFilter                             ; 25 (0)              ; 65 (0)                    ; 0                 ; 0          ; 12   ; 0            ; |digitalFilter                                                                             ; digitalFilter ; work         ;
;    |controlUnit:CU|                        ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|controlUnit:CU                                                              ; controlUnit   ; work         ;
;    |datapath:DP|                           ; 18 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP                                                                 ; datapath      ; work         ;
;       |comparator:CMP|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|comparator:CMP                                                  ; comparator    ; work         ;
;       |delayUnit:DEL|                      ; 0 (0)               ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|delayUnit:DEL                                                   ; delayUnit     ; work         ;
;          |regn:\regn_generate:0:REG|       ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|delayUnit:DEL|regn:\regn_generate:0:REG                         ; regn          ; work         ;
;          |regn:\regn_generate:1:REG|       ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|delayUnit:DEL|regn:\regn_generate:1:REG                         ; regn          ; work         ;
;          |regn:\regn_generate:2:REG|       ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|delayUnit:DEL|regn:\regn_generate:2:REG                         ; regn          ; work         ;
;          |regn:\regn_generate:3:REG|       ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|delayUnit:DEL|regn:\regn_generate:3:REG                         ; regn          ; work         ;
;          |regn:\regn_generate:4:REG|       ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|delayUnit:DEL|regn:\regn_generate:4:REG                         ; regn          ; work         ;
;       |moduloCounter:CNT0|                 ; 17 (4)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0                                              ; moduloCounter ; work         ;
;          |elemCounter:CNT|                 ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:CNT                              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:CNT|flipflop:DFF                 ; flipflop      ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:CNT|mux:MUX1                     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:1:CNT| ; 2 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:1:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:1:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX0|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:1:CNT|mux:MUX0     ; mux           ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:1:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:2:CNT| ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:2:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:2:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:2:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:3:CNT| ; 2 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:3:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:3:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX0|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:3:CNT|mux:MUX0     ; mux           ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:3:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:4:CNT| ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:4:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:4:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:4:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:5:CNT| ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:5:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:5:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:5:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:6:CNT| ; 2 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:6:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:6:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX0|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:6:CNT|mux:MUX0     ; mux           ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:6:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:7:CNT| ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:7:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:7:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:7:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:8:CNT| ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:8:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:8:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:8:CNT|mux:MUX1     ; mux           ; work         ;
;          |elemCounter:\cnt_generate:9:CNT| ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:9:CNT              ; elemCounter   ; work         ;
;             |flipflop:DFF|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:9:CNT|flipflop:DFF ; flipflop      ; work         ;
;             |mux:MUX1|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digitalFilter|datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:9:CNT|mux:MUX1     ; mux           ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |digitalFilter|controlUnit:CU|FSM_CS                                                        ;
+---------------------+------------------+---------------------+-----------------+-------------+--------------+
; Name                ; FSM_CS.ENDOFTASK ; FSM_CS.PROCESS_DATA ; FSM_CS.GET_DATA ; FSM_CS.IDLE ; FSM_CS.RESET ;
+---------------------+------------------+---------------------+-----------------+-------------+--------------+
; FSM_CS.RESET        ; 0                ; 0                   ; 0               ; 0           ; 0            ;
; FSM_CS.IDLE         ; 0                ; 0                   ; 0               ; 1           ; 1            ;
; FSM_CS.GET_DATA     ; 0                ; 0                   ; 1               ; 0           ; 1            ;
; FSM_CS.PROCESS_DATA ; 0                ; 1                   ; 0               ; 0           ; 1            ;
; FSM_CS.ENDOFTASK    ; 1                ; 0                   ; 0               ; 0           ; 1            ;
+---------------------+------------------+---------------------+-----------------+-------------+--------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 65    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 65    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|moduloCounter:CNT0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n_bits         ; 10    ; Signed Integer                                     ;
; modulo         ; 1023  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|moduloCounter:CNT0|comparator:CMP ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n_bits         ; 10    ; Signed Integer                                                    ;
; int            ; 1022  ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n_bit          ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:0:REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n_bit          ; 10    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:1:REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n_bit          ; 10    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:2:REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n_bit          ; 10    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:3:REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n_bit          ; 10    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|delayUnit:DEL|regn:\regn_generate:4:REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n_bit          ; 10    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n_bit          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:0:REG ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n_bit          ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:1:REG ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n_bit          ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:2:REG ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n_bit          ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:3:REG ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n_bit          ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n_bit          ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n_bit          ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n_bit          ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG1_3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n_bit          ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG2_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n_bit          ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG2_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n_bit          ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|processingUnit:U1|regn:REG3_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n_bit          ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|converterUnit:U2|regn:U5 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n_bit          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DP|comparator:CMP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n_bits         ; 10    ; Signed Integer                                 ;
; int            ; 1023  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:MEMB"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|converterUnit:U2|regn:U5" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|converterUnit:U2|mux3x1_8bit:U4" ;
+-----------+-------+----------+------------------------------------------+
; Port      ; Type  ; Severity ; Details                                  ;
+-----------+-------+----------+------------------------------------------+
; in0[6..0] ; Input ; Info     ; Stuck at VCC                             ;
; in0[7]    ; Input ; Info     ; Stuck at GND                             ;
; in1[6..0] ; Input ; Info     ; Stuck at GND                             ;
; in1[7]    ; Input ; Info     ; Stuck at VCC                             ;
+-----------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|converterUnit:U2|RCA_11bit:U1"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; a2[10..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; p         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|converterUnit:U2" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; res  ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG3_0" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|RCA_13bit:ADD2"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG2_1" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG2_0" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|RCA_13bit:ADD1"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|RCA_13bit:ADD0"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_3" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_2" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_1" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|regn:REG1_0" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|processingUnit:U1|shiftRegn:REG0" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:4:REG" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:3:REG" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:2:REG" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:1:REG" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|delayUnit:DEL|regn:\regn_generate:0:REG" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:9:CNT"                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; next_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; p      ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:8:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:7:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:6:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:5:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:4:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:3:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:2:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:\cnt_generate:1:CNT" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0|elemCounter:CNT" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; p    ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|moduloCounter:CNT0"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; mod_reached ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 65                          ;
;     CLR               ; 65                          ;
; arriav_lcell_comb     ; 25                          ;
;     normal            ; 25                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 7                           ;
; boundary_port         ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Apr 25 02:06:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digitalFilter -c digitalFilter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file shiftregister.vhd
    Info (12022): Found design unit 1: shiftRegn-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/shiftRegister.vhd Line: 23
    Info (12023): Found entity 1: shiftRegn File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/shiftRegister.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file regn.vhd
    Info (12022): Found design unit 1: regn-Behavior File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/regn.vhd Line: 20
    Info (12023): Found entity 1: regn File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/regn.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file register8bit.vhd
    Info (12022): Found design unit 1: Register8bit-Behavioral File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/register8bit.vhd Line: 19
    Info (12023): Found entity 1: register8bit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/register8bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rca_13bit.vhd
    Info (12022): Found design unit 1: RCA_13bit-structural File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_13bit.vhd Line: 20
    Info (12023): Found entity 1: RCA_13bit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_13bit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file rca_11bit.vhd
    Info (12022): Found design unit 1: RCA_11bit-structural File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_11bit.vhd Line: 20
    Info (12023): Found entity 1: RCA_11bit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_11bit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file processingunit.vhd
    Info (12022): Found design unit 1: processingUnit-structural File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 20
    Info (12023): Found entity 1: processingUnit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file mux10bit.vhd
    Info (12022): Found design unit 1: mux10bit-structural File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux10bit.vhd Line: 18
    Info (12023): Found entity 1: mux10bit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux10bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file mux3x1_8bit.vhd
    Info (12022): Found design unit 1: mux3x1_8bit-behavioral File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX3x1_8bit.vhd Line: 19
    Info (12023): Found entity 1: mux3x1_8bit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX3x1_8bit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_11bit.vhd
    Info (12022): Found design unit 1: mux2x1_11bit-behavioral File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX2x1_11bit.vhd Line: 18
    Info (12023): Found entity 1: mux2x1_11bit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX2x1_11bit.vhd Line: 10
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-structural File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux.vhd Line: 17
    Info (12023): Found entity 1: mux File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_025.vhd
    Info (12022): Found design unit 1: multiplier_025-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_025.vhd Line: 18
    Info (12023): Found entity 1: multiplier_025 File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_025.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_05.vhd
    Info (12022): Found design unit 1: multiplier_05-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_05.vhd Line: 18
    Info (12023): Found entity 1: multiplier_05 File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_05.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_4.vhd
    Info (12022): Found design unit 1: multiplier_4-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_4.vhd Line: 18
    Info (12023): Found entity 1: multiplier_4 File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_4.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_2.vhd
    Info (12022): Found design unit 1: multiplier_2-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_2.vhd Line: 18
    Info (12023): Found entity 1: multiplier_2 File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_2.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file modulocounter.vhd
    Info (12022): Found design unit 1: moduloCounter-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd Line: 24
    Info (12023): Found entity 1: moduloCounter File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-bahaviour File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/memory.vhd Line: 20
    Info (12023): Found entity 1: memory File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/memory.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file intervaldetector.vhd
    Info (12022): Found design unit 1: IntervalDetector-Behavioral File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/IntervalDetector.vhd Line: 18
    Info (12023): Found entity 1: IntervalDetector File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/IntervalDetector.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fullAdder-stuctural File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/fullAdder.vhd Line: 17
    Info (12023): Found entity 1: fullAdder File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/fullAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: flipflop-Behavior File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/flipflop.vhd Line: 16
    Info (12023): Found entity 1: flipflop File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/flipflop.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file elementarycounter.vhd
    Info (12022): Found design unit 1: elemCounter-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd Line: 19
    Info (12023): Found entity 1: elemCounter File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file digitalfilter.vhd
    Info (12022): Found design unit 1: digitalFilter-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 18
    Info (12023): Found entity 1: digitalFilter File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file delayunit.vhd
    Info (12022): Found design unit 1: delayUnit-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/delayUnit.vhd Line: 22
    Info (12023): Found entity 1: delayUnit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/delayUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-structure File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 24
    Info (12023): Found entity 1: datapath File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file converterunit_tb.vhd
    Info (12022): Found design unit 1: converterUnit_tb-Behavioral File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit_tb.vhd Line: 14
    Info (12023): Found entity 1: converterUnit_tb File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit_tb.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file converterunit.vhd
    Info (12022): Found design unit 1: converterUnit-structural File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd Line: 20
    Info (12023): Found entity 1: converterUnit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file conv_signed13to8bit.vhd
    Info (12022): Found design unit 1: conv_signed13to8bit-behavioral File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/conv_signed13to8bit.vhd Line: 20
    Info (12023): Found entity 1: conv_signed13to8bit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/conv_signed13to8bit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: controlUnit-Behavior File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/controlUnit.vhd Line: 23
    Info (12023): Found entity 1: controlUnit File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/controlUnit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: comparator-dataflow File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/comparator.vhd Line: 25
    Info (12023): Found entity 1: comparator File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/comparator.vhd Line: 13
Info (12127): Elaborating entity "digitalFilter" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:DP" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 65
Info (12128): Elaborating entity "moduloCounter" for hierarchy "datapath:DP|moduloCounter:CNT0" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 99
Info (12128): Elaborating entity "elemCounter" for hierarchy "datapath:DP|moduloCounter:CNT0|elemCounter:CNT" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd Line: 53
Info (12128): Elaborating entity "flipflop" for hierarchy "datapath:DP|moduloCounter:CNT0|elemCounter:CNT|flipflop:DFF" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd Line: 38
Info (12128): Elaborating entity "mux" for hierarchy "datapath:DP|moduloCounter:CNT0|elemCounter:CNT|mux:MUX0" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd Line: 46
Info (12128): Elaborating entity "comparator" for hierarchy "datapath:DP|moduloCounter:CNT0|comparator:CMP" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd Line: 80
Info (12128): Elaborating entity "delayUnit" for hierarchy "datapath:DP|delayUnit:DEL" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 112
Info (12128): Elaborating entity "regn" for hierarchy "datapath:DP|delayUnit:DEL|regn:\regn_generate:0:REG" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/delayUnit.vhd Line: 43
Info (12128): Elaborating entity "processingUnit" for hierarchy "datapath:DP|processingUnit:U1" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 127
Info (12128): Elaborating entity "shiftRegn" for hierarchy "datapath:DP|processingUnit:U1|shiftRegn:REG0" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 103
Info (12128): Elaborating entity "regn" for hierarchy "datapath:DP|processingUnit:U1|shiftRegn:REG0|regn:\regn_generate:0:REG" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/shiftRegister.vhd Line: 44
Info (12128): Elaborating entity "multiplier_05" for hierarchy "datapath:DP|processingUnit:U1|multiplier_05:MUL_05" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 119
Info (12128): Elaborating entity "multiplier_2" for hierarchy "datapath:DP|processingUnit:U1|multiplier_2:MUL_2" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 125
Info (12128): Elaborating entity "multiplier_4" for hierarchy "datapath:DP|processingUnit:U1|multiplier_4:MUL_4" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 131
Info (12128): Elaborating entity "multiplier_025" for hierarchy "datapath:DP|processingUnit:U1|multiplier_025:MUL_025" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 137
Info (12128): Elaborating entity "regn" for hierarchy "datapath:DP|processingUnit:U1|regn:REG1_0" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 144
Info (12128): Elaborating entity "RCA_13bit" for hierarchy "datapath:DP|processingUnit:U1|RCA_13bit:ADD0" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd Line: 193
Info (12128): Elaborating entity "fullAdder" for hierarchy "datapath:DP|processingUnit:U1|RCA_13bit:ADD0|fullAdder:\gen_block:0:FA" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_13bit.vhd Line: 35
Info (12128): Elaborating entity "converterUnit" for hierarchy "datapath:DP|converterUnit:U2" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 139
Info (12128): Elaborating entity "RCA_11bit" for hierarchy "datapath:DP|converterUnit:U2|RCA_11bit:U1" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd Line: 81
Info (12128): Elaborating entity "mux2x1_11bit" for hierarchy "datapath:DP|converterUnit:U2|mux2x1_11bit:U2" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd Line: 90
Info (12128): Elaborating entity "IntervalDetector" for hierarchy "datapath:DP|converterUnit:U2|IntervalDetector:U3" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd Line: 99
Info (12128): Elaborating entity "mux3x1_8bit" for hierarchy "datapath:DP|converterUnit:U2|mux3x1_8bit:U4" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd Line: 106
Info (12128): Elaborating entity "mux10bit" for hierarchy "datapath:DP|mux10bit:MUX0" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 148
Info (12128): Elaborating entity "comparator" for hierarchy "datapath:DP|comparator:CMP" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd Line: 169
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:CU" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 80
Info (12128): Elaborating entity "memory" for hierarchy "memory:MEMA" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 99
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DATA_IN[0]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
    Warning (15610): No output dependent on input pin "DATA_IN[1]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
    Warning (15610): No output dependent on input pin "DATA_IN[2]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
    Warning (15610): No output dependent on input pin "DATA_IN[3]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
    Warning (15610): No output dependent on input pin "DATA_IN[4]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
    Warning (15610): No output dependent on input pin "DATA_IN[5]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
    Warning (15610): No output dependent on input pin "DATA_IN[6]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
    Warning (15610): No output dependent on input pin "DATA_IN[7]" File: C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd Line: 13
Info (21057): Implemented 88 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 76 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Fri Apr 25 02:06:35 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


