#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000001b41792bbb0 .scope module, "tb_D_FF" "tb_D_FF" 2 24;
 .timescale 0 0;
v000001b41792e980_0 .var "D", 0 0;
v000001b41792ea20_0 .net "Q", 0 0, v000001b4178441e0_0;  1 drivers
v000001b41792eac0_0 .var "clk", 0 0;
v000001b41783a990_0 .var "reset", 0 0;
S_000001b41792e750 .scope module, "uut" "D_FF" 2 27, 3 20 0, S_000001b41792bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v000001b41792bd40_0 .net "D", 0 0, v000001b41792e980_0;  1 drivers
v000001b4178441e0_0 .var "Q", 0 0;
v000001b417844280_0 .net "clk", 0 0, v000001b41792eac0_0;  1 drivers
v000001b41792e8e0_0 .net "reset", 0 0, v000001b41783a990_0;  1 drivers
E_000001b41782f230 .event posedge, v000001b41792e8e0_0, v000001b417844280_0;
S_000001b417843ec0 .scope module, "tb_JK_FF" "tb_JK_FF" 2 4;
 .timescale 0 0;
v000001b4178372d0_0 .var "J", 0 0;
v000001b417836970_0 .var "K", 0 0;
v000001b417836a10_0 .net "Q", 0 0, v000001b4178374b0_0;  1 drivers
v000001b417836fb0_0 .var "clk", 0 0;
v000001b417836b50_0 .var "reset", 0 0;
S_000001b41783aa30 .scope module, "uut" "JK_FF" 2 7, 3 2 0, S_000001b417843ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "Q";
v000001b4178370f0_0 .net "J", 0 0, v000001b4178372d0_0;  1 drivers
v000001b417837050_0 .net "K", 0 0, v000001b417836970_0;  1 drivers
v000001b4178374b0_0 .var "Q", 0 0;
v000001b417837370_0 .net "clk", 0 0, v000001b417836fb0_0;  1 drivers
v000001b417836d30_0 .net "reset", 0 0, v000001b417836b50_0;  1 drivers
E_000001b41782f330 .event posedge, v000001b417836d30_0, v000001b417837370_0;
S_000001b417844050 .scope module, "tb_T_FF" "tb_T_FF" 2 41;
 .timescale 0 0;
v000001b417836c90_0 .net "Q", 0 0, v000001b417836dd0_0;  1 drivers
v000001b417836e70_0 .var "T", 0 0;
v000001b417837410_0 .var "clk", 0 0;
v000001b417836ab0_0 .var "reset", 0 0;
S_000001b41783abc0 .scope module, "uut" "T_FF" 2 44, 3 31 0, S_000001b417844050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v000001b417836dd0_0 .var "Q", 0 0;
v000001b417837190_0 .net "T", 0 0, v000001b417836e70_0;  1 drivers
v000001b417837230_0 .net "clk", 0 0, v000001b417837410_0;  1 drivers
v000001b417836bf0_0 .net "reset", 0 0, v000001b417836ab0_0;  1 drivers
E_000001b41782eb70 .event posedge, v000001b417836bf0_0, v000001b417837230_0;
    .scope S_000001b41792e750;
T_0 ;
    %wait E_000001b41782f230;
    %load/vec4 v000001b41792e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4178441e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b41792bd40_0;
    %assign/vec4 v000001b4178441e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b41792bbb0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41792eac0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v000001b41792eac0_0;
    %inv;
    %store/vec4 v000001b41792eac0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001b41792bbb0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b41783a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41792e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41783a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b41792e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41792e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b41792e980_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b41783aa30;
T_3 ;
    %wait E_000001b41782f330;
    %load/vec4 v000001b417836d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4178374b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b4178370f0_0;
    %load/vec4 v000001b417837050_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001b4178374b0_0;
    %assign/vec4 v000001b4178374b0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4178374b0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4178374b0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001b4178374b0_0;
    %inv;
    %assign/vec4 v000001b4178374b0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b417843ec0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836fb0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001b417836fb0_0;
    %inv;
    %store/vec4 v000001b417836fb0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001b417843ec0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b417836b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4178372d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4178372d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4178372d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b417836970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4178372d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b417836970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4178372d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836970_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001b41783abc0;
T_6 ;
    %wait E_000001b41782eb70;
    %load/vec4 v000001b417836bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b417836dd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b417837190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001b417836dd0_0;
    %inv;
    %assign/vec4 v000001b417836dd0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b417844050;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417837410_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001b417837410_0;
    %inv;
    %store/vec4 v000001b417837410_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001b417844050;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b417836ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836e70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b417836e70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b417836e70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b417836e70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b417836e70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./design.v";
