// Seed: 2445529964
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
endmodule
module module_1 #(
    parameter id_2 = 32'd55,
    parameter id_6 = 32'd12
) (
    input wire id_0,
    input supply1 id_1,
    output wor _id_2,
    input wire id_3,
    input wand id_4,
    output supply1 id_5,
    input uwire _id_6,
    input tri0 id_7,
    output tri0 id_8,
    output supply1 id_9
);
  logic id_11[1 : id_2];
  ;
  wor id_12;
  or primCall (
      id_5,
      id_17,
      id_16,
      id_25,
      id_26,
      id_0,
      id_22,
      id_12,
      id_23,
      id_7,
      id_1,
      id_14,
      id_4,
      id_15,
      id_24,
      id_20
  );
  wire  [  1  :  1  -  id_6  ]  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  module_0 modCall_1 (
      id_7,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_12 = 1;
endmodule
