Analysis & Elaboration report for learn_fpga
Mon Jul 21 17:47:09 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Jul 21 17:47:09 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; learn_fpga                                      ;
; Top-level Entity Name              ; ip                                              ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; ip                 ; learn_fpga         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Jul 21 17:47:04 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off learn_fpga -c learn_fpga --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file simulation/questa/tb1.vhd
    Info (12022): Found design unit 1: tb-tb File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/simulation/questa/tb1.vhd Line: 7
    Info (12023): Found entity 1: tb File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/simulation/questa/tb1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file learn_fpga.vhd
    Info (12022): Found design unit 1: learn_fpga-lulu File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/learn_fpga.vhd Line: 26
    Info (12023): Found entity 1: learn_fpga File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/learn_fpga.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ip.vhd
    Info (12022): Found design unit 1: ip-ip_rtl File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/ip.vhd Line: 14
    Info (12023): Found entity 1: ip File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/ip.vhd Line: 5
Info (12021): Found 6 design units, including 3 entities, in source file building_blocks/custom_adder.vhd
    Info (12022): Found design unit 1: custom_adder-ripple_carry_adder File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd Line: 17
    Info (12022): Found design unit 2: control_path-control_path_rtl File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd Line: 52
    Info (12022): Found design unit 3: control_path-experimental_control_path File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd Line: 61
    Info (12023): Found entity 1: custom_adder File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd Line: 5
    Info (12023): Found entity 2: control_path File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd Line: 40
    Info (12023): Found entity 3: data_path File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file building_blocks/unsigned_adder.vhd
    Info (12022): Found design unit 1: unsigned_adder-rtl File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/unsigned_adder.vhd Line: 24
    Info (12023): Found entity 1: unsigned_adder File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/unsigned_adder.vhd Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file verilog_wrapper.v
Info (12021): Found 0 design units, including 0 entities, in source file top_lvl.vhd
Info (12021): Found 2 design units, including 1 entities, in source file syntax.vhd
    Info (12022): Found design unit 1: syntax-ELSEIF File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/syntax.vhd Line: 16
    Info (12023): Found entity 1: syntax File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/syntax.vhd Line: 5
Info (12127): Elaborating entity "ip" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "out1[7..6]" at ip.vhd(10) File: /home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/ip.vhd Line: 10
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 718 megabytes
    Info: Processing ended: Mon Jul 21 17:47:10 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


