#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed May  1 23:28:51 2019
# Process ID: 11236
# Current directory: Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1
# Command line: vivado.exe -log zynq_soc_VFP_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_VFP_0.tcl
# Log file: Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/zynq_soc_VFP_0.vds
# Journal file: Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_soc_VFP_0.tcl -notrace
Command: synth_design -top zynq_soc_VFP_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 379.113 ; gain = 83.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VFP_0' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/synth/zynq_soc_VFP_0.vhd:114]
INFO: [Synth 8-3491] module 'VFP_v1_0' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:8' bound to instance 'U0' of component 'VFP_v1_0' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/synth/zynq_soc_VFP_0.vhd:245]
INFO: [Synth 8-638] synthesizing module 'VFP_v1_0' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:84]
INFO: [Synth 8-3491] module 'd5m_raw_data' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:8' bound to instance 'd5mRawDataInst' of component 'd5m_raw_data' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:122]
INFO: [Synth 8-638] synthesizing module 'd5m_raw_data' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:20]
INFO: [Synth 8-226] default block is never used [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element pSol_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'd5m_raw_data' (1#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:20]
INFO: [Synth 8-3491] module 'dataTaps' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:8' bound to instance 'bufferControllerInst' of component 'dataTaps' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:136]
INFO: [Synth 8-638] synthesizing module 'dataTaps' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:18]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'lineD0Inst' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:96]
INFO: [Synth 8-638] synthesizing module 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'tap_buffer' (2#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:21]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'lineD1Inst' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:109]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'lineD2Inst' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:122]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'lineD3Inst' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element d1RawData_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element d1RawData_reg[data] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element d2RawData_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element d2RawData_reg[data] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'dataTaps' (3#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/dataTaps.vhd:18]
INFO: [Synth 8-3491] module 'raw2rgb' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:7' bound to instance 'raw2rgbInst' of component 'raw2rgb' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:148]
INFO: [Synth 8-638] synthesizing module 'raw2rgb' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:14]
INFO: [Synth 8-226] default block is never used [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[taps][tp1] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[taps][tp2] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[taps][tp3] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[taps][tp1] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[taps][tp2] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[taps][tp3] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'raw2rgb' (4#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/raw2rgb.vhd:14]
INFO: [Synth 8-3491] module 'frameProcess' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:8' bound to instance 'frameProcessInst' of component 'frameProcess' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:157]
INFO: [Synth 8-638] synthesizing module 'frameProcess' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:33]
INFO: [Synth 8-3491] module 'colorCorrection' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:9' bound to instance 'colorCorrectionInst' of component 'colorCorrection' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:94]
INFO: [Synth 8-638] synthesizing module 'colorCorrection' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k1]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k4]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k7]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k2]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k5]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k8]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k3]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k6]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'cc_reg[ccProdSf][k9]' and it is trimmed from '28' to '23' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'colorCorrection' (5#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:19]
INFO: [Synth 8-3491] module 'sobelFilter' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:10' bound to instance 'sobelFilterInst' of component 'sobelFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:103]
INFO: [Synth 8-638] synthesizing module 'sobelFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:28]
INFO: [Synth 8-3491] module 'buffer_controller' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:8' bound to instance 'mod6_1_1_inst' of component 'buffer_controller' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:126]
INFO: [Synth 8-638] synthesizing module 'buffer_controller' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:25]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d0' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:113]
INFO: [Synth 8-638] synthesizing module 'tap_buffer__parameterized2' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'tap_buffer__parameterized2' (5#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:21]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d1' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:126]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d2' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:139]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d3' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'buffer_controller' (6#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:25]
INFO: [Synth 8-3491] module 'squareRootTop' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/squareRootTop.vhd:9' bound to instance 'mod6_1_2_inst' of component 'squareRootTop' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:280]
INFO: [Synth 8-638] synthesizing module 'squareRootTop' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/squareRootTop.vhd:17]
INFO: [Synth 8-3491] module 'squareRoot' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:59' bound to instance 'squareRoot_inst' of component 'squareRoot' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/squareRootTop.vhd:35]
INFO: [Synth 8-638] synthesizing module 'squareRoot' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:69]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'squareRoot' (20#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'squareRootTop' (21#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/squareRootTop.vhd:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1Y_reg[m3]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1Y_reg[m2]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1Y_reg[m1]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m1]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m2]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m3]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2Y_reg[m3]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2Y_reg[m2]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2Y_reg[m1]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m1]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:199]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m2]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:199]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m3]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:199]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3Y_reg[m3]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3Y_reg[m2]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3Y_reg[m1]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m1]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:207]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m2]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:207]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m3]' and it is trimmed from '18' to '17' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:207]
INFO: [Synth 8-4471] merging register 'oRgb_reg[green][7:0]' into 'oRgb_reg[red][7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:290]
INFO: [Synth 8-4471] merging register 'oRgb_reg[blue][7:0]' into 'oRgb_reg[red][7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element oRgb_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element oRgb_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:290]
INFO: [Synth 8-256] done synthesizing module 'sobelFilter' (22#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:28]
INFO: [Synth 8-3491] module 'edgeObjects' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:10' bound to instance 'edgeObjectsInst' of component 'edgeObjects' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:120]
INFO: [Synth 8-638] synthesizing module 'edgeObjects' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element rgb1s_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element rgb1s_reg[red] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element rgb1s_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element rgb1s_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element rgb2s_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element rgb2s_reg[red] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element rgb2s_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element rgb2s_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element rgb1b_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element rgb2b_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element rgb3b_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element rgb3b_reg[red] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element rgb3b_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element rgb3b_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element rgb4b_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element rgb4b_reg[red] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element rgb4b_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element rgb4b_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element rgb1Int_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element rgb2Int_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element rgb3Int_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element rgb3Int_reg[red] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element rgb3Int_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element rgb3Int_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element rgb4Int_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element rgb4Int_reg[red] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element rgb4Int_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element rgb4Int_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element rMax_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element rMin_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element gMax_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element gMin_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element bMax_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element bMin_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element dGrid_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'edgeObjects' (23#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/edgeObjects.vhd:23]
INFO: [Synth 8-3491] module 'sharpFilter' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:8' bound to instance 'sharpFilterInst' of component 'sharpFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:132]
INFO: [Synth 8-638] synthesizing module 'sharpFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:22]
INFO: [Synth 8-3491] module 'buffer_controller' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:8' bound to instance 'RGB_inst' of component 'buffer_controller' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:54]
INFO: [Synth 8-638] synthesizing module 'buffer_controller__parameterized1' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:25]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d0' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:113]
INFO: [Synth 8-638] synthesizing module 'tap_buffer__parameterized4' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'tap_buffer__parameterized4' (23#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:21]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d1' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:126]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d2' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:139]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:7' bound to instance 'int_line_d3' of component 'tap_buffer' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'buffer_controller__parameterized1' (23#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:25]
INFO: [Synth 8-3491] module 'sharpMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:8' bound to instance 'MAC_R_inst' of component 'sharpMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:70]
INFO: [Synth 8-638] synthesizing module 'sharpMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m1]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m2]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m3]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m1]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m2]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m3]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m1]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m2]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m3]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'sharpMac' (24#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:19]
INFO: [Synth 8-3491] module 'sharpMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:8' bound to instance 'MAC_G_inst' of component 'sharpMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:80]
INFO: [Synth 8-3491] module 'sharpMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:8' bound to instance 'MAC_B_inst' of component 'sharpMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element rgb1x_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element rgb2x_reg[valid] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'sharpFilter' (25#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpFilter.vhd:22]
INFO: [Synth 8-3491] module 'blurFilter' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:8' bound to instance 'blurFilter1xInst' of component 'blurFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:145]
INFO: [Synth 8-638] synthesizing module 'blurFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:22]
INFO: [Synth 8-3491] module 'buffer_controller' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:8' bound to instance 'RGB_inst' of component 'buffer_controller' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:56]
INFO: [Synth 8-3491] module 'blurMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:8' bound to instance 'MAC_R_inst' of component 'blurMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:72]
INFO: [Synth 8-638] synthesizing module 'blurMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m3]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m2]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac1X_reg[m1]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m3]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m2]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac2X_reg[m1]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m3]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m2]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac3X_reg[m1]' and it is trimmed from '17' to '12' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'blurMac' (26#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:17]
INFO: [Synth 8-3491] module 'blurMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:8' bound to instance 'MAC_G_inst' of component 'blurMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:80]
INFO: [Synth 8-3491] module 'blurMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:8' bound to instance 'MAC_B_inst' of component 'blurMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'blurFilter' (27#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:22]
INFO: [Synth 8-3491] module 'blurFilter' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:8' bound to instance 'blurFilter2xInst' of component 'blurFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:158]
INFO: [Synth 8-638] synthesizing module 'blurFilter__parameterized1' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:22]
INFO: [Synth 8-3491] module 'buffer_controller' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/buffer_controller.vhd:8' bound to instance 'RGB_inst' of component 'buffer_controller' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:56]
INFO: [Synth 8-3491] module 'blurMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:8' bound to instance 'MAC_R_inst' of component 'blurMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:72]
INFO: [Synth 8-3491] module 'blurMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:8' bound to instance 'MAC_G_inst' of component 'blurMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:80]
INFO: [Synth 8-3491] module 'blurMac' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurMac.vhd:8' bound to instance 'MAC_B_inst' of component 'blurMac' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'blurFilter__parameterized1' (27#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:22]
INFO: [Synth 8-3491] module 'blurFilter' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:8' bound to instance 'blurFilter3xInst' of component 'blurFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:171]
INFO: [Synth 8-3491] module 'blurFilter' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/blurFilter.vhd:8' bound to instance 'blurFilter4xInst' of component 'blurFilter' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:184]
INFO: [Synth 8-3491] module 'detect' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/detect.vhd:8' bound to instance 'detectInst' of component 'detect' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:197]
INFO: [Synth 8-638] synthesizing module 'detect' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/detect.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'detect' (28#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/detect.vhd:22]
INFO: [Synth 8-3491] module 'pointOfInterest' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/pointOfInterest.vhd:8' bound to instance 'pointOfInterestInst' of component 'pointOfInterest' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:209]
INFO: [Synth 8-638] synthesizing module 'pointOfInterest' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/pointOfInterest.vhd:25]
INFO: [Synth 8-3491] module 'gridLockFifo' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:8' bound to instance 'gridLockFifo_int' of component 'gridLockFifo' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/pointOfInterest.vhd:165]
INFO: [Synth 8-638] synthesizing module 'gridLockFifo' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element rdConditionBit0_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element rdConditionBit1_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element wrConditionBit0_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element wrConditionBit1_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'gridLockFifo' (29#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pointOfInterest' (30#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/pointOfInterest.vhd:25]
INFO: [Synth 8-3491] module 'hsv_c' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:8' bound to instance 'hsvInst' of component 'hsv_c' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:225]
INFO: [Synth 8-638] synthesizing module 'hsv_c' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:17]
INFO: [Synth 8-3491] module 'divider' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/divider.vhd:6' bound to instance 'satDivider' of component 'divider' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:47]
INFO: [Synth 8-638] synthesizing module 'divider' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/divider.vhd:14]
INFO: [Synth 8-3491] module 'div_gen_0' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/divider/synth/div_gen_0.vhd:59' bound to instance 'div_gen_d2' of component 'div_gen_0' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/divider.vhd:39]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/divider/synth/div_gen_0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/divider/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/divider/synth/div_gen_0.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (39#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/divider/synth/div_gen_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'divider' (40#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/divider.vhd:14]
INFO: [Synth 8-3491] module 'divider' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/divider.vhd:6' bound to instance 'hueDivider' of component 'divider' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'hue_reg' and it is trimmed from '16' to '8' bits. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'hsv_c' (41#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:17]
INFO: [Synth 8-3491] module 'frameTestPattern' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameTestPattern.vhd:8' bound to instance 'frameTestPatternInst' of component 'frameTestPattern' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:233]
INFO: [Synth 8-638] synthesizing module 'frameTestPattern' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameTestPattern.vhd:17]
INFO: [Synth 8-4471] merging register 'oRgb_reg[green][11:0]' into 'oRgb_reg[red][11:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameTestPattern.vhd:53]
INFO: [Synth 8-4471] merging register 'oRgb_reg[blue][11:0]' into 'oRgb_reg[red][11:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameTestPattern.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element oRgb_reg[green] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameTestPattern.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element oRgb_reg[blue] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameTestPattern.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'frameTestPattern' (42#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameTestPattern.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'frameProcess' (43#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/frameProcess.vhd:33]
INFO: [Synth 8-3491] module 'videoSelect' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/videoSelect.vhd:8' bound to instance 'videoSelectInst' of component 'videoSelect' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:184]
INFO: [Synth 8-638] synthesizing module 'videoSelect' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/videoSelect.vhd:22]
INFO: [Synth 8-3491] module 'rgb_ycbcr' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:87' bound to instance 'mod5_8_inst' of component 'rgb_ycbcr' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/videoSelect.vhd:178]
INFO: [Synth 8-638] synthesizing module 'rgb_ycbcr' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element temp_y_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element temp_cb_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element temp_cr_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element y_round_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element cb_round_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:310]
WARNING: [Synth 8-6014] Unused sequential element cr_round_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'rgb_ycbcr' (44#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'videoSelect' (45#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/videoSelect.vhd:22]
INFO: [Synth 8-3491] module 'videoProcess_v1_0_rgb_m_axis' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMSaxisRGB.vhd:9' bound to instance 'mAxisInst' of component 'videoProcess_v1_0_rgb_m_axis' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:200]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_rgb_m_axis' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMSaxisRGB.vhd:48]
INFO: [Synth 8-226] default block is never used [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMSaxisRGB.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element tx_axis_tready_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMSaxisRGB.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_rgb_m_axis' (46#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMSaxisRGB.vhd:48]
INFO: [Synth 8-3491] module 'videoProcess_v1_0_m_axis_mm2s' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:8' bound to instance 'mm2sInst' of component 'videoProcess_v1_0_m_axis_mm2s' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:241]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_m_axis_mm2s' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:29]
INFO: [Synth 8-226] default block is never used [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element axis_tvalid_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mm2s_tready_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:45]
INFO: [Synth 8-4471] merging register 'm_axis_mm2s_tdest_reg[0:0]' into 'm_axis_mm2s_tid_reg[0:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:88]
INFO: [Synth 8-4471] merging register 'm_axis_mm2s_tstrb_reg[2:0]' into 'm_axis_mm2s_tkeep_reg[2:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element m_axis_mm2s_tdest_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element m_axis_mm2s_tstrb_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_m_axis_mm2s' (47#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpMaxisMM2s.vhd:29]
INFO: [Synth 8-3491] module 'videoProcess_v1_0_Config' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpConfig.vhd:8' bound to instance 'vfpConfigInst' of component 'videoProcess_v1_0_Config' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:264]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_Config' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpConfig.vhd:38]
INFO: [Synth 8-226] default block is never used [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpConfig.vhd:185]
INFO: [Synth 8-226] default block is never used [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpConfig.vhd:694]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpConfig.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpConfig.vhd:693]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_Config' (48#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpConfig.vhd:38]
INFO: [Synth 8-3491] module 'mWrRd' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:8' bound to instance 'mWrRdInst' of component 'mWrRd' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:296]
INFO: [Synth 8-638] synthesizing module 'mWrRd' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:33]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg18] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg19] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg20] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg21] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg22] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg23] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg24] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg25] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg26] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg27] in module/entity mWrRd does not have driver. [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mWrRd' (49#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/mWrRd.vhd:33]
INFO: [Synth 8-3491] module 'digiClk' declared at 'z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/digiClk.vhd:10' bound to instance 'digiClkInst' of component 'digiClk' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:323]
INFO: [Synth 8-638] synthesizing module 'digiClk' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/digiClk.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'digiClk' (50#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/digiClk.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'VFP_v1_0' (51#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/hdl/vfpTop.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_VFP_0' (52#1) [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/synth/zynq_soc_VFP_0.vhd:114]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][31]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][30]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][29]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][28]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][27]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][26]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][25]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][24]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][23]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][22]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][21]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][20]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][19]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][18]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][17]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][16]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][15]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][14]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][13]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][12]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][11]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][10]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][9]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][8]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][7]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][6]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][5]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][4]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][3]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][2]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][1]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg18][0]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][31]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][30]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][29]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][28]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][27]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][26]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][25]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][24]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][23]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][22]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][21]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][20]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][19]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][18]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][17]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][16]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][15]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][14]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][13]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][12]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][11]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][10]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][9]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][8]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][7]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][6]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][5]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][4]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][3]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][2]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][1]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg19][0]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][31]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][30]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][29]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][28]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][27]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][26]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][25]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][24]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][23]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][22]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][21]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][20]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][19]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][18]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][17]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][16]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][15]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][14]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][13]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][12]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][11]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][10]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][9]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][8]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][7]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][6]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][5]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][4]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][3]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][2]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][1]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg20][0]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg21][31]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg21][30]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg21][29]
WARNING: [Synth 8-3331] design mWrRd has unconnected port rdRegsOut[cfigReg21][28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 590.438 ; gain = 294.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 590.438 ; gain = 294.348
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2029 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.587 . Memory (MB): peak = 877.496 ; gain = 8.957
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 877.496 ; gain = 581.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 877.496 ; gain = 581.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/frameProcessInst/hsvInst/satDivider/div_gen_d2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 877.496 ; gain = 581.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pDataWrAddress_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element cordx_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element cordy_reg was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element cordx_reg_rep was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/d5m_raw_data.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k1] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k2] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k3] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k4] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k5] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k6] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k7] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k8] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[ccProdSf][k9] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:76]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mac1X_reg[m1] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element mac1X_reg[m2] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element mac1X_reg[m3] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element mac2X_reg[m1] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element mac2X_reg[m2] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element mac2X_reg[m3] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element mac3X_reg[m1] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element mac3X_reg[m2] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element mac3X_reg[m3] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element mac1Y_reg[m1] was removed.  [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:215]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "wrDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rdDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'fifoControlState_reg' in module 'pointOfInterest'
INFO: [Synth 8-5544] ROM "fifoIsFull" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gridContMax" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifoControlState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifoIsFull" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gridContMax" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifoControlState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:57]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:57]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/hsv.vhd:209]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'preStatus_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/gridLockFifo.vhd:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
         waitfornewframe |                           000010 |                              100
             gridencheck |                           000100 |                              101
               lockready |                           001000 |                              001
          fifofullstatus |                           010000 |                              010
         fifoemptystatus |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fifoControlState_reg' using encoding 'one-hot' in module 'pointOfInterest'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 877.496 ; gain = 581.406
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/Q_MANT_LP_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[6].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[12].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[18].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].Q_DEL' (floating_point_v7_1_4_delay__parameterized3) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[12].MA_DEL.MANT_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (floating_point_v7_1_4_delay__parameterized0) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_DEL' (floating_point_v7_1_4_delay__parameterized3) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_4_delay__parameterized21) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_4_delay__parameterized21) to 'U0/frameProcessInst/sobelFilterInst/mod6_1_2_inst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |frameProcess__GB0 |           1|     27522|
|2     |frameProcess__GB1 |           1|     10431|
|3     |frameProcess__GB2 |           1|      8339|
|4     |VFP_v1_0__GC0     |           1|     32322|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'MAC_R_inst/tpd2_reg[vTap1x][8:0]' into 'MAC_R_inst/tpd2_reg[vTap1x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_9_reg[7:0]' into 'MAC_R_inst/Kernel_9_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:64]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_7_reg[7:0]' into 'MAC_R_inst/Kernel_7_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:62]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_8_reg[7:0]' into 'MAC_R_inst/Kernel_8_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:63]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_3_reg[7:0]' into 'MAC_R_inst/Kernel_3_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:58]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_1_reg[7:0]' into 'MAC_R_inst/Kernel_1_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:56]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_2_reg[7:0]' into 'MAC_R_inst/Kernel_2_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:57]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_6_reg[7:0]' into 'MAC_R_inst/Kernel_6_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:61]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_4_reg[7:0]' into 'MAC_R_inst/Kernel_4_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:59]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/Kernel_5_reg[7:0]' into 'MAC_R_inst/Kernel_5_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:60]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/tpd2_reg[vTap1x][8:0]' into 'MAC_G_inst/tpd2_reg[vTap1x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_9_reg[7:0]' into 'MAC_R_inst/Kernel_9_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:64]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_7_reg[7:0]' into 'MAC_R_inst/Kernel_7_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:62]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_8_reg[7:0]' into 'MAC_R_inst/Kernel_8_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:63]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_3_reg[7:0]' into 'MAC_R_inst/Kernel_3_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:58]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_1_reg[7:0]' into 'MAC_R_inst/Kernel_1_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:56]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_2_reg[7:0]' into 'MAC_R_inst/Kernel_2_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:57]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_6_reg[7:0]' into 'MAC_R_inst/Kernel_6_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:61]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_4_reg[7:0]' into 'MAC_R_inst/Kernel_4_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:59]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/Kernel_5_reg[7:0]' into 'MAC_R_inst/Kernel_5_reg[7:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:60]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/tpd2_reg[vTap1x][8:0]' into 'MAC_B_inst/tpd2_reg[vTap1x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_R_inst/tpd2_reg[vTap0x][8:0]' into 'MAC_R_inst/tpd2_reg[vTap0x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_R_inst/tpd2_reg[vTap2x][8:0]' into 'MAC_R_inst/tpd2_reg[vTap2x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/tpd2_reg[vTap0x][8:0]' into 'MAC_G_inst/tpd2_reg[vTap0x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_G_inst/tpd2_reg[vTap2x][8:0]' into 'MAC_G_inst/tpd2_reg[vTap2x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/tpd2_reg[vTap0x][8:0]' into 'MAC_B_inst/tpd2_reg[vTap0x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'MAC_B_inst/tpd2_reg[vTap2x][8:0]' into 'MAC_B_inst/tpd2_reg[vTap2x][8:0]' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sharpMac.vhd:74]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:34]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:32]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/tap_buffer.vhd:33]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wrDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rdDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM bufferControllerInst/lineD0Inst/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM bufferControllerInst/lineD1Inst/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM bufferControllerInst/lineD2Inst/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM bufferControllerInst/lineD3Inst/rowbuffer_reg to conserve power
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sobelFilterInst/tpd1_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sobelFilterInst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sobelFilterInst/tpd1_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/sobelFilterInst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/sobelFilterInst/\tpd1_reg[vTap1x][8] )
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/RGB_inst/write_s_reg' (FD) to 'frameProcessInsti_0/blurFilter1xInst/rgb3x_reg[valid]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][red][8]' (FDC) to 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][red][9]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][red][9]' (FDC) to 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][blue][9]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][blue][8]' (FDC) to 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][blue][9]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][blue][9]' (FDC) to 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][green][9]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][green][8]' (FDC) to 'frameProcessInsti_0/colorCorrectionInst/ccRgb_reg[rgbToSf][green][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/\colorCorrectionInst/ccRgb_reg[rgbToSf][green][9] )
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd1_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd1_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd2_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd2_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd3_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd3_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd1_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd2_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd2_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd3_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_B_inst/tpd3_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd1_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd1_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd2_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd2_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd3_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd3_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd1_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd2_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd2_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd3_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_G_inst/tpd3_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd1_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd1_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd2_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd2_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd3_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/sharpFilterInst/MAC_R_inst/tpd3_reg[vTap0x][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/sharpFilterInst/\MAC_R_inst/tpd1_reg[vTap1x][8] )
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd1_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd2_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd3_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd1_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd2_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd3_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd1_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd2_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/tpd3_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd2_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd3_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd2_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd3_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd2_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/tpd3_reg[vTap2x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd1_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd2_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd3_reg[vTap0x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd1_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd2_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd2_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd3_reg[vTap1x][8]' (FDR) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/tpd3_reg[vTap2x][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/blurFilter1xInst/\MAC_R_inst/tpd1_reg[vTap2x][8] )
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac1X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac2X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac1X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac1X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac2X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac1X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac2X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac2X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac3X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac1X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac3X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_B_inst/mac3X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac1X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac2X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac1X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac1X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac2X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac1X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac2X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac2X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac3X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac1X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac3X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_G_inst/mac3X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac1X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac1X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac1X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m1][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac3X_reg[m1][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m2][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac3X_reg[m2][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac2X_reg[m3][8]' (FD) to 'frameProcessInsti_0/blurFilter1xInst/MAC_R_inst/mac3X_reg[m3][8]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][0]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][0]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][1]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][1]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][2]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][2]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][3]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][3]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][4]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][4]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][5]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][5]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][6]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][6]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[blue][7]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[blue][7]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][0]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][0]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][1]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][1]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][2]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][2]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][3]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][3]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][4]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][4]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][5]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][5]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][6]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][6]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[green][7]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][0]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][0]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][1]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][1]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][2]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][2]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][3]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][3]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][4]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][4]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][5]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][5]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][6]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][6]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1b_reg[red][7]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][7]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][8]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][31]'
INFO: [Synth 8-3886] merging instance 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[green][9]' (FD) to 'frameProcessInsti_0/edgeObjectsInst/rgb1Int_reg[red][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/\edgeObjectsInst/rgb1Int_reg[red][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/pointOfInterestInst/\pXcont_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/pointOfInterestInst/\grid1Cord_reg[bot][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/blurFilter1xInst/\MAC_R_inst/mac3X_reg[m3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/\edgeObjectsInst/rgb1Int_reg[red][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/pointOfInterestInst/\grid2Cord_reg[bot][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/blurFilter1xInst/\MAC_R_inst/mac3X_reg[mac][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/pointOfInterestInst/\grid3Cord_reg[rht][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_0/pointOfInterestInst/\grid3Cord_reg[rht][31] )
WARNING: [Synth 8-3332] Sequential element (sobel_reg[my][34]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[my][33]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[my][32]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (tpd2_reg[vTap1x][8]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (tpd3_reg[vTap1x][8]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (tpd2_reg[vTap0x][8]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (tpd3_reg[vTap0x][8]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (tpd3_reg[vTap2x][8]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[mx][34]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[mx][33]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[mx][32]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[sxy][34]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[sxy][33]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[sxy][32]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[12]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[13]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[14]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[15]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[16]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[17]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[18]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[19]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[20]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[21]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[22]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[23]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[24]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[25]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[26]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[27]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[28]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[29]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[30]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[31]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (tpd1_reg[vTap1x][8]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (tpd2_reg[vTap2x][8]) is unused and will be removed from module sobelFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[12]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[13]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[14]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[15]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[16]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[17]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[18]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[19]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[20]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[21]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[22]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[23]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[24]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[25]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[26]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[27]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[28]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[29]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[30]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[31]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/o1Data_reg[10]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/o1Data_reg[9]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/o1Data_reg[10]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/o1Data_reg[9]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/tpd2_reg[vTap2x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/tpd3_reg[vTap2x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/o1Data_reg[10]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/o1Data_reg[9]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/tpd2_reg[vTap0x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/tpd3_reg[vTap0x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/tpd2_reg[vTap0x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/tpd3_reg[vTap0x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/tpd1_reg[vTap1x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/tpd2_reg[vTap0x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/tpd3_reg[vTap0x][8]) is unused and will be removed from module sharpFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/Data_reg[3]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/Data_reg[2]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/Data_reg[1]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/Data_reg[0]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/Data_reg[3]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/Data_reg[2]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/Data_reg[1]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/Data_reg[0]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/Data_reg[3]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/Data_reg[2]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/Data_reg[1]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/Data_reg[0]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[12]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[13]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[14]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[15]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[16]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[17]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[18]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[19]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[20]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[21]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[22]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[23]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[24]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[25]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[26]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[27]) is unused and will be removed from module blurFilter.
WARNING: [Synth 8-3332] Sequential element (rCountAddress_reg[28]) is unused and will be removed from module blurFilter.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter2xInst/\MAC_R_inst/tpd1_reg[vTap1x][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter3xInst/\MAC_R_inst/tpd1_reg[vTap1x][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter4xInst/\MAC_R_inst/tpd1_reg[vTap1x][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter2xInst/\MAC_R_inst/mac2X_reg[m3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter3xInst/\MAC_R_inst/mac2X_reg[m3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter4xInst/\MAC_R_inst/mac2X_reg[m3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter2xInst/\MAC_R_inst/mac2X_reg[mac][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter3xInst/\MAC_R_inst/mac2X_reg[mac][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_1/blurFilter4xInst/\MAC_R_inst/mac2X_reg[mac][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_2/\hsvInst/hueTop_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frameProcessInsti_2/\hsvInst/hueBottom_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_3/\videoSelectInst/mod5_8_inst/cb_g_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0i_3/vfpConfigInst/aw_en_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_3/vfpConfigInst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_3/vfpConfigInst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_3/\mm2sInst/m_axis_mm2s_tid_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0i_3/\mm2sInst/m_axis_mm2s_tkeep_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:15 . Memory (MB): peak = 880.043 ; gain = 583.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |frameProcess__GB0 |           1|     28108|
|2     |frameProcess__GB1 |           1|      7632|
|3     |frameProcess__GB2 |           1|      6558|
|4     |VFP_v1_0__GC0     |           1|      9244|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:29 ; elapsed = 00:03:40 . Memory (MB): peak = 1008.137 ; gain = 712.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:29 ; elapsed = 00:03:40 . Memory (MB): peak = 1008.137 ; gain = 712.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |frameProcess__GB0 |           1|     28108|
|2     |frameProcess__GB1 |           1|      7632|
|3     |frameProcess__GB2 |           1|      6558|
|4     |VFP_v1_0__GC0     |           1|      9244|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:253]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:223]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:222]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:226]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:225]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:227]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:229]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:228]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:239]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/sobelFilter.vhd:239]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:51]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:51]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:51]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/colorCorrection.vhd:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:205]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:204]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:205]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:204]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:206]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:205]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/f4bb/src/rgb_ycbcr.vhd:204]
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:40 ; elapsed = 00:03:52 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:03:55 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:03:55 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:46 ; elapsed = 00:03:58 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:46 ; elapsed = 00:03:58 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:47 ; elapsed = 00:03:59 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:47 ; elapsed = 00:03:59 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1282|
|2     |DSP48E1    |     9|
|3     |DSP48E1_2  |     9|
|4     |LUT1       |   821|
|5     |LUT2       |  2078|
|6     |LUT3       |  2448|
|7     |LUT4       |  2440|
|8     |LUT5       |   602|
|9     |LUT6       |  2958|
|10    |MUXCY      |  1001|
|11    |MUXF7      |   138|
|12    |MUXF8      |    32|
|13    |RAMB18E1   |     4|
|14    |RAMB36E1   |    68|
|15    |RAMB36E1_1 |    12|
|16    |RAMB36E1_2 |     3|
|17    |SRL16E     |   117|
|18    |SRLC32E    |    12|
|19    |XORCY      |   974|
|20    |FDCE       |   579|
|21    |FDPE       |    56|
|22    |FDRE       | 11090|
|23    |FDSE       |   107|
|24    |LDC        |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:03:59 . Memory (MB): peak = 1067.254 ; gain = 771.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1669 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:34 ; elapsed = 00:03:27 . Memory (MB): peak = 1067.254 ; gain = 484.105
Synthesis Optimization Complete : Time (s): cpu = 00:03:47 ; elapsed = 00:03:59 . Memory (MB): peak = 1067.254 ; gain = 771.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 293 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 292 instances
  LDC => LDCE: 1 instances

517 Infos, 357 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:59 ; elapsed = 00:04:11 . Memory (MB): peak = 1067.254 ; gain = 774.793
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/zynq_soc_VFP_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/zynq_soc_VFP_0.xci
INFO: [Coretcl 2-1174] Renamed 454 cell refs.
INFO: [Common 17-1381] The checkpoint 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/zynq_soc_VFP_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1067.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  1 23:33:43 2019...
