---
layout: default
title: ğŸ“˜ 0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ 
---

---

# ğŸ“˜ 0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ 
*0.18Âµm FeRAM Process Flow â€” Full Version*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

> âš ï¸ **æ³¨æ„ / Notice**  
> æœ¬ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ§‹æƒ³ãƒ»æ•™è‚²ç›®çš„** ã®è¨­è¨ˆã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚  
> å®Ÿåœ¨ã™ã‚‹è£½å“ãƒ»è£½é€ ãƒ•ãƒ­ãƒ¼ãƒ»ä¼æ¥­æ©Ÿå¯†ã¨ã¯ä¸€åˆ‡é–¢ä¿‚ã‚ã‚Šã¾ã›ã‚“ã€‚  
> *This process flow is a conceptual and educational design by **Shinichi Samizo**.  
> It is not related to any actual product, manufacturing process, or proprietary information.*

---

## ğŸŸ¦ Part 1: FEOL (*Front-End of Line*)  

---

### ğŸ”¹ ç´ å­åˆ†é›¢ / *Isolation (STI)*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | å¯¸æ³• / CD | è†œåš / Thickness | Mask |
|---------------|--------------------|-----------------|----------------|------------------|-----------|------------------|------|
| **FS-DP** | SiONä¿è­·è†œå †ç©<br>*SiON protection film deposition* | å…¨ä½“ / Global | ç•Œé¢ä¿è­·<br>*Interface protection* | 200Ã… @ 700â„ƒ | - | - | - |
| **FSN-DP** | STIç”¨çª’åŒ–è†œå †ç©<br>*STI nitride deposition* | Field | é…¸åŒ–é˜²æ­¢ã‚­ãƒ£ãƒƒãƒ—<br>*Oxidation cap* | 1500Ã… @ 750â„ƒ | - | - | - |
| **F-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Field | STIãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©<br>*STI patterning* | - | 0.28Âµm | - | F |
| **F-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰<br>*Etching (RIE)* | Field | ãƒˆãƒ¬ãƒ³ãƒå½¢æˆ<br>*Trench etching* | - | 0.28Âµm | - | - |
| **F-DP** | STIé…¸åŒ–è†œåŸ‹è¾¼<br>*STI oxide fill* | Field | ãƒˆãƒ¬ãƒ³ãƒãƒ•ã‚£ãƒ«<br>*Trench fill* | - | - | 4000Ã… | - |
| **F-CMP** | STI CMP<br>*CMP planarization* | Field | å¹³å¦åŒ–<br>*Planarization* | - | - | - | - |
| **PRE-OX** | çŠ ç‰²é…¸åŒ–è†œå½¢æˆ<br>*Sacrificial oxidation* | Pre | è¡¨é¢æ”¹è³ªãƒ»æ±šæŸ“é™¤å»<br>*Surface treatment* | Dry OX ~80Ã… | - | 80Ã… | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
ç´ å­åˆ†é›¢ã§ã¯ **STI (Shallow Trench Isolation)** ã‚’å½¢æˆã—ã€ãƒ‡ãƒã‚¤ã‚¹é–“ã®ãƒªãƒ¼ã‚¯ã‚’é˜²ãã€‚  
æœ€å¾Œã«çŠ ç‰²é…¸åŒ–è†œ (*sacrificial oxide*) ã‚’å½¢æˆã—ã€æ³¨å…¥å‰ã«è¡¨é¢æ¬ é™¥ã‚„æ±šæŸ“ã‚’é™¤å»ã™ã‚‹ã€‚  
*Isolation relies on STI to suppress device-to-device leakage. Sacrificial oxide at the end prepares the surface for well/channel implants.*  

---

### ğŸ”¹ ã‚¦ã‚§ãƒ«å½¢æˆ / *Well Formation*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **NWL-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆN-Wellï¼‰<br>*Lithography (N-Well)* | Well | N-Wellå®šç¾©<br>*N-Well definition* | - | NWL |
| **NWL-ION** | ã‚¤ã‚ªãƒ³æ³¨å…¥<br>*Ion implantation* | Well | N-Wellå½¢æˆ<br>*N-Well formation* | 800keV, 2E13 | - |
| **PWL-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆP-Wellï¼‰<br>*Lithography (P-Well)* | Well | P-Wellå®šç¾©<br>*P-Well definition* | - | PWL |
| **PWL-ION** | ã‚¤ã‚ªãƒ³æ³¨å…¥<br>*Ion implantation* | Well | P-Wellå½¢æˆ<br>*P-Well formation* | 200keV, 5E12 | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
**N-Well / P-Well** ã‚’å½¢æˆã—ã€CMOSã®NMOS/PMOSãƒ‡ãƒã‚¤ã‚¹é ˜åŸŸã‚’åˆ†é›¢ã™ã‚‹ã€‚  
æ·±ã„æ³¨å…¥ã‚¨ãƒãƒ«ã‚®ãƒ¼ã‚’ç”¨ã„ã¦ã‚¦ã‚§ãƒ«é ˜åŸŸã‚’ç¢ºç«‹ã€‚  
*Wells define NMOS/PMOS regions for CMOS. High-energy implants are used to form well profiles.*  

---

### ğŸ”¹ ãƒãƒ£ãƒãƒ«èª¿æ•´æ³¨å…¥ / *Channel Doping*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | å¯¾è±¡ / Target | æ¡ä»¶ / Condition |
|---------------|--------------------|-----------------|---------------|------------------|
| **NCD/PCD-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ1.8V NMOS/PMOSï¼‰ | CD | 1.8Vãƒ‡ãƒã‚¤ã‚¹ | - |
| **NCD-ION** | NMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*NMOS channel implant* | CD | Vthèª¿æ•´ (1.8V) | B, 50keV, 1E13 |
| **PCD-ION** | PMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*PMOS channel implant* | CD | Vthèª¿æ•´ (1.8V) | BFâ‚‚, 30keV, 1E13 |
| **NCD2/PCD2-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3V NMOS/PMOSï¼‰ | CD | 3.3Vãƒ‡ãƒã‚¤ã‚¹ | - |
| **NCD2-ION** | NMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*NMOS channel implant* | CD | Vthèª¿æ•´ (3.3V) | B, 50keV, 1E13 |
| **PCD2-ION** | PMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*PMOS channel implant* | CD | Vthèª¿æ•´ (3.3V) | BFâ‚‚, 30keV, 1E13 |

ğŸ“˜ **è§£èª¬ / Explanation**  
ãƒãƒ£ãƒãƒ«ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ã§ **ã—ãã„å€¤é›»åœ§ (Vth)** ã‚’åˆ¶å¾¡ã€‚  
ä½é›»åœ§1.8Vã§ã¯æµ…ã„æ³¨å…¥ã€é«˜é›»åœ§3.3Vã§ã¯æ·±ã„æ³¨å…¥ã‚’æ¡ç”¨ã€‚  
*Channel implants tune the threshold voltage (Vth). Shallow implants are used for 1.8V devices, deeper for 3.3V devices.*  

---

### ğŸ”¹ ã‚²ãƒ¼ãƒˆå½¢æˆ / *Gate Formation*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | CD | è†œåš |
|---------------|--------------------|-----------------|----------------|------------------|----|------|
| **G1-OX** | ã‚²ãƒ¼ãƒˆé…¸åŒ– (ç¬¬1æ®µ)<br>*Gate oxidation (G1)* | Gate | åˆæœŸé…¸åŒ–è†œ | Dry OX 35Ã… | - | 35Ã… |
| **G1-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3Vä¿è­·ï¼‰ | Gate | ãƒ¬ã‚¸ã‚¹ãƒˆä¿è­· | - | 3.3V | - |
| **G1-ET** | é…¸åŒ–è†œé™¤å» (1.8Vé ˜åŸŸ) | Gate | é€†Toxåˆ¶å¾¡ | HF/SPM | 1.8V | 0Ã… |
| **G2-OX** | ã‚²ãƒ¼ãƒˆé…¸åŒ– (ç¬¬2æ®µ)<br>*Gate oxidation (G2)* | Gate | å†é…¸åŒ– | Dry OX 35Ã… | 1.8V | 35Ã… |
| **PLY-DP** | ãƒãƒªSiå †ç© | Gate | ã‚²ãƒ¼ãƒˆé›»æ¥µ | LPCVD | - | 1500Ã… |
| **PLY-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆã‚²ãƒ¼ãƒˆï¼‰ | Gate | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | KrF | 0.18Âµm | - |
| **PLY-ET** | ãƒãƒªã‚²ãƒ¼ãƒˆã‚¨ãƒƒãƒãƒ³ã‚° | Gate | ã‚²ãƒ¼ãƒˆå½¢æˆ | RIE | 0.18Âµm | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
ã‚²ãƒ¼ãƒˆé…¸åŒ–ã¯ **é€†Toxæ–¹å¼** ã«ã‚ˆã‚Š1.8Vã¨3.3Vã§è†œåšã‚’åˆ†é›¢ã€‚  
ãƒãƒªSiã‚²ãƒ¼ãƒˆã‚’å½¢æˆã—ã€æœ€å°å¯¸æ³•0.18Âµmã§ãƒ‘ã‚¿ãƒ¼ãƒ³åŒ–ã€‚  
*Inverse Tox scheme controls oxide thickness for 1.8V vs. 3.3V. Poly-Si gates are patterned at 0.18Âµm CD.*  

---

### ğŸ”¹ LDDãƒ»S/Då½¢æˆ / *LDD & Source/Drain Formation*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | å¯¾è±¡ / Target | æ¡ä»¶ / Condition |
|---------------|--------------------|-----------------|---------------|------------------|
| **NLL/PLL-PH, ION** | NMOS/PMOS LDDæ³¨å…¥ | LDD | 1.8Vãƒ‡ãƒã‚¤ã‚¹ | As (NMOS), BFâ‚‚ (PMOS) |
| **NLM/PLM-PH, ION** | NMOS/PMOS LDDæ³¨å…¥ | LDD | 3.3Vãƒ‡ãƒã‚¤ã‚¹ | As (NMOS), BFâ‚‚ (PMOS) |
| **SW-DP, SW-ET** | ã‚¹ãƒšãƒ¼ã‚µå †ç©ï¼‹ã‚¨ãƒƒãƒ<br>*Spacer deposition + etch* | Gate | LDDä¿è­· | LPCVD+RIE |
| **NLL2/PLL2-ION** | NMOS/PMOS æ·±æ‹¡æ•£æ³¨å…¥ | S/D | 1.8Vãƒ‡ãƒã‚¤ã‚¹ | As/BFâ‚‚, 40keV |
| **NLM2/PLM2-ION** | NMOS/PMOS æ·±æ‹¡æ•£æ³¨å…¥ | S/D | 3.3Vãƒ‡ãƒã‚¤ã‚¹ | As/BFâ‚‚, 40keV |

ğŸ“˜ **è§£èª¬ / Explanation**  
LDDæ³¨å…¥ã«ã‚ˆã‚ŠçŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœã‚’æŠ‘åˆ¶ã€‚  
ãã®å¾Œã‚¹ãƒšãƒ¼ã‚µå½¢æˆã‚’çµŒã¦ã€ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³ã‚’æ·±æ‹¡æ•£æ³¨å…¥ã€‚  
*LDD implants mitigate short-channel effects. After spacer formation, deep S/D implants complete the transistor structure.*  

---

## ğŸŸ¦ Part 2: Salicide Process  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Condition | å¯¸æ³• / CD | è†œåš / Thickness | Mask |
|---------------|--------------------|-----------------|----------------|----------------------|-----------|------------------|------|
| **CO-SP** | Coã‚¹ãƒ‘ãƒƒã‚¿ãƒªãƒ³ã‚°<br>*Co sputtering* | Salicide | å‰é§†ä½“å½¢æˆ<br>*Precursor layer* | - | - | 300Ã… | - |
| **LMP-ANL** | ã‚µãƒªã‚µã‚¤ãƒ‰ã‚¢ãƒ‹ãƒ¼ãƒ«<br>*Salicide annealing* | Salicide | CoSiå½¢æˆ<br>*CoSi formation* | 550â„ƒ 30s | - | - | - |
| **CO-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰<br>*Etching (RIE)* | Salicide | ä¸è¦Coå±¤é™¤å»<br>*Remove unreacted Co* | Hâ‚‚SOâ‚„ç³» | - | - | - |
| **LMP2-ANL** | ç›¸è»¢ç§»ã‚¢ãƒ‹ãƒ¼ãƒ«<br>*Phase transformation annealing* | Salicide | CoSiâ‚‚å½¢æˆ<br>*CoSiâ‚‚ formation* | 750â„ƒ 30s | - | - | - |

## ğŸ” è§£èª¬ / Explanation  

- **CoSiâ‚‚ ã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆ**ã¯ã€ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³ãƒ»ã‚²ãƒ¼ãƒˆã®ä½æŠµæŠ—åŒ–ã«å¿…é ˆã€‚  
  *Formation of CoSiâ‚‚ salicide is essential for reducing the resistance of source, drain, and gate.*  

- 2æ®µéšã‚¢ãƒ‹ãƒ¼ãƒ«ã«ã‚ˆã‚Šã€**Co â†’ CoSi â†’ CoSiâ‚‚**ã¸ã¨ç›¸è»¢ç§»ã‚’åˆ¶å¾¡ã€‚  
  *Two-step annealing controls the phase transition from Co â†’ CoSi â†’ CoSiâ‚‚.*  

- **ä¸è¦ãªæœªåå¿œCoè†œã¯é…¸å‡¦ç†ã§é™¤å»**ã—ã€ç´ å­é–“ãƒªãƒ¼ã‚¯ã‚’é˜²æ­¢ã€‚  
  *Unreacted Co film is removed by acid etching to prevent device leakage.*  

---

## ğŸŸ¦ Part 3: Capacitor Formation (Pt/PZT/Ti + AlOx)  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Condition | å¯¸æ³• / CD | è†œåš / Thickness | Mask |
|---------------|--------------------|-----------------|----------------|----------------------|-----------|------------------|------|
| **TI1-SP** | Tiã‚¹ãƒ‘ãƒƒã‚¿ãƒªãƒ³ã‚°<br>*Ti sputtering* | Capacitor | Ptã¨ã®å¯†ç€å±¤<br>*Adhesion layer for Pt* | DC Sputter, 300W, Ar | - | 300Ã… | - |
| **Pt-SP** | Ptã‚¹ãƒ‘ãƒƒã‚¿ãƒªãƒ³ã‚°<br>*Pt sputtering* | Capacitor | ä¸‹éƒ¨é›»æ¥µå½¢æˆ<br>*Bottom electrode* | DC Sputter, 1kW, Ar | - | 1500Ã… | - |
| **PZT-COT** | PZTã‚¹ãƒ”ãƒ³ã‚³ãƒ¼ãƒˆ<br>*PZT spin coating* | Capacitor | å¼·èª˜é›»ä½“å‰é§†ä½“å †ç©<br>*Ferroelectric precursor deposition* | Sol-Gel, 3000rpm | - | 1000Ã… | - |
| **PZT-ANL** | PZTã‚¢ãƒ‹ãƒ¼ãƒ«<br>*PZT annealing* | Capacitor | ãƒšãƒ­ãƒ–ã‚¹ã‚«ã‚¤ãƒˆçµæ™¶åŒ–<br>*Perovskite crystallization* | RTA, 650â„ƒ, Oâ‚‚, 60s | - | - | - |
| **TI2-SP** | Tiã‚¹ãƒ‘ãƒƒã‚¿ãƒªãƒ³ã‚°<br>*Ti sputtering* | Capacitor | ä¸Šéƒ¨é›»æ¥µãƒãƒƒãƒ•ã‚¡<br>*Top electrode buffer* | DC Sputter, 300W, Ar | - | 300Ã… | - |
| **CAP-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Capacitor | ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©<br>*Capacitor patterning* | KrF, 248nm | 0.35Âµm | - | CAP |
| **CAP-ET** | ã‚¤ã‚ªãƒ³ãƒŸãƒªãƒ³ã‚°<br>*Ion milling (IBE)* | Capacitor | Pt/PZT/Tiãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°<br>*Patterning of Pt/PZT/Ti stack* | Ion Beam Etch | 0.35Âµm | - | - |
| **ALOX-SP** | AlOxã‚¹ãƒ‘ãƒƒã‚¿<br>*AlOx sputtering* | Capacitor | PZTä¸€æ¬¡ä¿è­·è†œ<br>*First protection layer* | RF Sputter, 400W, Ar/Oâ‚‚ | - | 300Ã… | - |
| **ALOX-DP** | AlOx ALDå †ç©<br>*AlOx ALD deposition* | Capacitor | é«˜å¯†åº¦ä¿è­·è†œå½¢æˆ<br>*High-density protective film* | ALD, 200â„ƒ, TMA/Hâ‚‚O | - | 300Ã… | - |
| **ALOX-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Capacitor | æ¥ç¶šé–‹å£ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©<br>*Contact via opening* | KrF, 248nm | 0.35Âµm | ALOX |
| **ALOX-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | Capacitor | é–‹å£å½¢æˆ<br>*Via hole formation* | BClâ‚ƒ/Clâ‚‚ | 0.35Âµm | - | - |

## ğŸ” è§£èª¬ / Explanation  

- **Pt/PZT/Ti æ§‹é€ **ã¯ã€FeRAMã‚»ãƒ«ã®ä¸­å¿ƒæ§‹é€ ã€‚  
  *Pt/PZT/Ti stack forms the core of the FeRAM capacitor cell.*  

- **PZTã‚¢ãƒ‹ãƒ¼ãƒ« (650â„ƒ, Oâ‚‚)** ã«ã‚ˆã‚Šãƒšãƒ­ãƒ–ã‚¹ã‚«ã‚¤ãƒˆçµæ™¶åŒ–ã‚’å®Ÿç¾ã€‚  
  *Annealing at 650â„ƒ in Oâ‚‚ crystallizes PZT into the perovskite phase.*  

- **AlOxä¿è­·è†œï¼ˆäºŒé‡æ§‹é€ ï¼šã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ALDï¼‰**ã«ã‚ˆã‚Šã€  
  æ°´ç´ é‚„å…ƒã«ã‚ˆã‚‹PZTç‰¹æ€§åŠ£åŒ–ã‚’é˜²æ­¢ã€‚  
  *Dual AlOx protection (sputtering + ALD) prevents PZT degradation caused by hydrogen exposure.*  

- ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ã¯ **CMPã§ã¯ãªãIBE (Ion Beam Etching)** ã‚’æ¡ç”¨ã€‚  
  *Patterning requires IBE instead of CMP due to Ptâ€™s resistance to chemical etching.*  

---

## ğŸŸ© Part 4: BEOL (W Plug + Al Interconnects)  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Condition | å¯¸æ³• / CD | è†œåš / Thickness | Mask |
|---------------|--------------------|-----------------|----------------|----------------------|-----------|------------------|------|
| **HLX-DP** | ILD-0å †ç©<br>*ILD-0 deposition* | ILD | Capacitorä¸Šçµ¶ç¸ | PE-TEOS, 400â„ƒ | - | 6000Ã… | - |
| **HLX-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | ILD | Via-0ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | KrF, 248nm | 0.24Âµm | - | HLX |
| **HLX-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | ILD | Via-0é–‹å£å½¢æˆ | CHFâ‚ƒ/Oâ‚‚ RIE | 0.24Âµm | - | - |
| **TINX-SP** | Ti/TiNã‚¹ãƒ‘ãƒƒã‚¿<br>*Ti/TiN sputter* | Barrier | ãƒãƒªã‚¢å±¤å½¢æˆ | DC/RF Sputter | - | 300Ã… | - |
| **HWX-DP** | Wãƒ—ãƒ©ã‚°å †ç©<br>*W plug deposition* | Plug | Via-0å……å¡« | W-CVD, WFâ‚†, 400â„ƒ | - | 5000Ã… | - |
| **HWX-CMP** | CMPç ”ç£¨<br>*CMP planarization* | CMP | M1æ¥ç¶šç”¨å¹³å¦åŒ– | CMP | - | - | - |
| **ALA-SP** | Metal-1 Alå †ç©<br>*Metal-1 Al deposition* | Metal-1 | ã‚»ãƒ«é…ç·šå½¢æˆ | PVD | - | 6000Ã… | - |
| **ALA-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Metal-1 | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | KrF | 0.28Âµm | - | ALA |
| **ALA-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | Metal-1 | é…ç·šå½¢æˆ | Clâ‚‚/BClâ‚ƒ RIE | 0.28Âµm | - | - |
| **HLA-DP** | ILD-1å †ç©<br>*ILD-1 deposition* | ILD | M1ä¸Šçµ¶ç¸ | PE-TEOS | - | 6000Ã… | - |
| **HLA-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | ILD | Via-1é–‹å£ | KrF | 0.24Âµm | - | HLA |
| **HLA-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | ILD | Via-1å½¢æˆ | CHFâ‚ƒ/Oâ‚‚ RIE | 0.24Âµm | - | - |
| **HWA-DP** | Wãƒ—ãƒ©ã‚°å †ç©<br>*W plug deposition* | Plug | M2æ¥ç¶š | W-CVD | - | 5000Ã… | - |
| **HWA-CMP** | CMPç ”ç£¨<br>*CMP planarization* | CMP | å¹³å¦åŒ– | CMP | - | - | - |
| **ALB-SP** | Metal-2 Alå †ç©<br>*Metal-2 Al deposition* | Metal-2 | ä¸­é–“é…ç·š | PVD | - | 6000Ã… | - |
| **ALB-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Metal-2 | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | KrF | 0.35Âµm | - | ALB |
| **ALB-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | Metal-2 | é…ç·šå½¢æˆ | Clâ‚‚/BClâ‚ƒ RIE | 0.35Âµm | - | - |
| **HLB-DP** | ILD-2å †ç©<br>*ILD-2 deposition* | ILD | M2ä¸Šçµ¶ç¸ | PE-TEOS | - | 6000Ã… | - |
| **HLB-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | ILD | Via-2é–‹å£ | KrF | 0.28Âµm | - | HLB |
| **HLB-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | ILD | Via-2å½¢æˆ | CHFâ‚ƒ/Oâ‚‚ RIE | 0.28Âµm | - | - |
| **HWB-DP** | Wãƒ—ãƒ©ã‚°å †ç©<br>*W plug deposition* | Plug | M3æ¥ç¶š | W-CVD | - | 5000Ã… | - |
| **HWB-CMP** | CMPç ”ç£¨<br>*CMP planarization* | CMP | å¹³å¦åŒ– | CMP | - | - | - |
| **ALC-SP** | Metal-3 Alå †ç©<br>*Metal-3 Al deposition* | Metal-3 | ã‚°ãƒ­ãƒ¼ãƒãƒ«é…ç·š | PVD | - | 8000Ã… | - |
| **ALC-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Metal-3 | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | KrF | 0.50Âµm | - | ALC |
| **ALC-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | Metal-3 | é…ç·šå½¢æˆ | Clâ‚‚/BClâ‚ƒ RIE | 0.50Âµm | - | - |

## ğŸ” è§£èª¬ / Explanation  

- **BEOLã¯3å±¤Alé…ç·š (M1ã€œM3)** ã‚’åŸºæœ¬ã¨ã—ã€å„å±¤ã¯ **Wãƒ—ãƒ©ã‚° + ILDçµ¶ç¸è†œ**ã§æ¥ç¶šã€‚  
  *The BEOL consists of three Al interconnect layers (M1â€“M3), each connected by W plugs and isolated with ILD.*  

- **CMPã«ã‚ˆã‚‹å¹³å¦åŒ–**ã‚’éšæ‰€ã«å°å…¥ã—ã€å¤šå±¤åŒ–æ™‚ã®æ®µå·®ã‚’æŠ‘åˆ¶ã€‚  
  *CMP is applied after each W plug formation to ensure planarity for multilayer integration.*  

- **å¯¸æ³•ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°**ï¼šM1ã€œM2ã¯0.28â€“0.35Âµmã€M3ã¯ã‚°ãƒ­ãƒ¼ãƒãƒ«é…ç·šã¨ã—ã¦0.5Âµmã€‚  
  *Line widths scale from 0.28â€“0.35Âµm for M1â€“M2 to 0.5Âµm for M3 global wiring.*  

- **ãƒãƒªã‚¢å±¤ (Ti/TiN)** ã«ã‚ˆã‚ŠWæ‹¡æ•£ã‚’é˜²æ­¢ã—ã€æ¥ç¶šä¿¡é ¼æ€§ã‚’ç¢ºä¿ã€‚  
  *Ti/TiN barrier prevents W diffusion and ensures reliable connections.*  

---

## ğŸŸ¦ Part 5: Pad / Passivation  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Condition | å¯¸æ³• / CD | è†œåš / Thickness | Mask |
|---------------|--------------------|-----------------|----------------|----------------------|-----------|------------------|------|
| **ALD-SP** | Alå †ç©<br>*Al deposition* | Pad | Bond Padå½¢æˆ | PVD Al | - | 10000Ã… | - |
| **ALD-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Pad | Bond Padãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | i-line, 365nm | 3.0Âµm | - | PAD |
| **ALD-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | Pad | Bond Padå½¢æˆ | Clâ‚‚/BClâ‚ƒ RIE | 3.0Âµm | - | - |
| **PAD-DP** | ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³è†œå †ç©<br>*Passivation deposition* | Passivation | å¤–éƒ¨ç’°å¢ƒã‹ã‚‰ã®ä¿è­· | SiN + SiOâ‚‚, PECVD | - | 8000Ã… | - |
| **PAD-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Passivation | é–‹å£å®šç¾©ï¼ˆI/Oå½¢æˆï¼‰ | i-line | 3.0Âµm | - | PAD |
| **PAD-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEï¼‰<br>*Etching (RIE)* | Passivation | é–‹å£å½¢æˆ | CHFâ‚ƒ/Oâ‚‚ RIE | 3.0Âµm | - | - |
| **E-TEST** | é›»æ°—ç‰¹æ€§è©•ä¾¡<br>*Electrical testing* | Test | Vth, Ioff, FeRAMç‰¹æ€§æ¸¬å®š | è‡ªå‹•ãƒ†ã‚¹ã‚¿ãƒ¼ | - | - | - |

## ğŸ” è§£èª¬ / Explanation  

- **Bond Pad**  
  æœ€çµ‚é‡‘å±ï¼ˆM3ä¸Šï¼‰ã« **åšè†œAlãƒ‘ãƒƒãƒ‰** ã‚’å½¢æˆã€‚ãƒ¯ã‚¤ãƒ¤ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°ãƒ»ãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ—æ¥ç¶šã«å¯¾å¿œã€‚  
  *Thick Al pads are deposited on M3 for wire bonding or flip-chip connection.*  

- **Passivation**  
  SiN + SiOâ‚‚ ã®ç©å±¤ã§å¤–éƒ¨ç’°å¢ƒã‹ã‚‰ä¿è­·ã€‚æ¹¿æ°—ã‚„Naæ‹¡æ•£ã‚’é˜²ãã€é•·æœŸä¿¡é ¼æ€§ã‚’ç¢ºä¿ã€‚  
  *SiN + SiOâ‚‚ passivation protects the device from humidity and Na diffusion, ensuring long-term reliability.*  

- **é–‹å£å½¢æˆ**  
  ãƒ‘ãƒƒãƒ‰é ˜åŸŸã‚’ãƒ•ã‚©ãƒˆï¼‹RIEã§é–‹å£ã—ã€å¤–éƒ¨I/Oã¨ã®é›»æ°—æ¥ç¶šã‚’ç¢ºç«‹ã€‚  
  *Openings are defined by photolithography and RIE to enable electrical connection with external I/Os.*  

- **E-Test**  
  æœ€çµ‚ã‚¦ã‚§ãƒã§ **FeRAMã‚»ãƒ«ã®ä¿æŒç‰¹æ€§ / æ›¸ãè¾¼ã¿ç‰¹æ€§ / CMOSãƒ‡ãƒã‚¤ã‚¹ç‰¹æ€§** ã‚’æ¸¬å®šã€‚  
  *Final wafer testing measures FeRAM retention, write characteristics, and CMOS device parameters.*  



