ISim log file
Running: D:\Verilog\MyVerilog\BCD2Bin\BCD2BIN_Testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Verilog/MyVerilog/BCD2Bin/BCD2BIN_Testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Verilog/MyVerilog/BCD2Bin/BCD2BIN_Testbench.v" Line 31.  For instance BCD2BIN_Testbench/uut/, width 16 of formal port BIN is not equal to width 8 of actual signal BIN.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
