/*  Copyright 2003-2005 Guillaume Duhamel
    Copyright 2004-2007 Theo Berkau
    Copyright 2015 Shinya Miyamoto(devmiyax)

    This file is part of Yabause.

    Yabause is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 2 of the License, or
    (at your option) any later version.

    Yabause is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with Yabause; if not, write to the Free Software
    Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301  USA
*/

/*! \file vdp2.c
    \brief VDP2 emulation functions
*/

#include <stdlib.h>
#include "vdp2.h"
#include "debug.h"
#include "peripheral.h"
#include "scu.h"
#include "sh2core.h"
#include "smpc.h"
#include "vdp1.h"
#include "yabause.h"
#include "movie.h"
#include "osdcore.h"
#include "threads.h"
#include "yui.h"
#include "ygl.h"

u8 * Vdp2Ram;
u8 * Vdp2ColorRam;
Vdp2 * Vdp2Regs;
Vdp2Internal_struct Vdp2Internal;
Vdp2External_struct Vdp2External;

static int nbAddrToUpdate = 0;


extern void waitVdp2DrawScreensEnd(int sync);

int isSkipped = 0;

u8 Vdp2ColorRamUpdated[512] = {0};
u8 Vdp2ColorRamToSync[512] = {0};
u8 Vdp2Ram_Updated = 0;

struct CellScrollData cell_scroll_data[VDP2_LINE_SNAPSHOT_MAX];
Vdp2 Vdp2Lines[VDP2_LINE_SNAPSHOT_MAX];
struct LineScrollData line_scroll_data[VDP2_LINE_SNAPSHOT_MAX];

/* Compteur vertical NBG2/NBG3 : voir Vdp2Nbg23LineScrollY dans vdp2.h. */
u16 Vdp2Nbg23LineScrollY[2][VDP2_LINE_SNAPSHOT_MAX];
static u16 Vdp2Nbg23YCounter[2] = { 0, 0 };
static u8  Vdp2Nbg23YWritten[2] = { 0, 0 };

/* See vdp2.h for the rationale (Kronos#520, True Pinball) and why this is
 * double-buffered. Plain global arrays rather than fields on Vdp2External:
 * Vdp2External already exists for small per-bank flags, and these buffers
 * are comparatively large (2 * 4 * 40 * 128KB = 40MB worst case, essentially
 * always far less since the counts stay 0 for the overwhelming majority of
 * games, which never hand a VRAM bank back and forth mid-frame). */
Vdp2VramBankSnapshot Vdp2VramSnapshots[2][4][VDP2_MAX_VRAM_SNAPSHOTS];
int Vdp2VramSnapshotCount[2][4];
int Vdp2VramCaptureSlot = 0;

/* vdp2_is_odd_frame of the frame each slot was filled during (-1: none).
 * Lets the double-density renderer pick the slot that scanned a given
 * field, and refuse a slot that is too old after a skipped frame. */
static int Vdp2VramSlotOddFrame[2] = { -1, -1 };
/* Set by Vdp2VramSnapshotSwap(), consumed by Vdp2VBlankOUT(). */
static int Vdp2VramSwappedThisFrame = 0;
/* Whether the VDP2 had read access to each physical bank at the last
 * cycle pattern update. */
static int Vdp2BankHadReadAccess[4] = { 0, 0, 0, 0 };

const u8 * Vdp2GetVramBankSnapshot(int bank, int atLine) {
  const u8 *best = NULL;
  int slot = 1 - Vdp2VramCaptureSlot;
  int i;
  if (bank < 0 || bank > 3) return NULL;
  /* Captured in strictly increasing line order (see vdp2RamAccessCPUCheck),
   * so the first entry past atLine tells us we've already found the last
   * applicable one. */
  for (i = 0; i < Vdp2VramSnapshotCount[slot][bank]; i++) {
    if (Vdp2VramSnapshots[slot][bank][i].line <= atLine)
      best = Vdp2VramSnapshots[slot][bank][i].data;
    else
      break;
  }
  return best;
}

const u8 * Vdp2GetVramBankSnapshotField(int bank, int atLine, int oddFrame) {
  const u8 *best = NULL;
  int slot, i;
  if (bank < 0 || bank > 3) return NULL;
  /* Called from VIDCSVdp2Draw(), i.e. before this frame's swap: the capture
   * slot still holds the captures of the frame being drawn, the other slot
   * those of the frame before. */
  if (Vdp2VramSlotOddFrame[Vdp2VramCaptureSlot] == oddFrame)
    slot = Vdp2VramCaptureSlot;
  else if (Vdp2VramSlotOddFrame[1 - Vdp2VramCaptureSlot] == oddFrame)
    slot = 1 - Vdp2VramCaptureSlot;
  else
    return NULL;
  for (i = 0; i < Vdp2VramSnapshotCount[slot][bank]; i++) {
    if (Vdp2VramSnapshots[slot][bank][i].line <= atLine)
      best = Vdp2VramSnapshots[slot][bank][i].data;
    else
      break;
  }
  return best;
}

void Vdp2VramSnapshotSwap(void) {
  Vdp2VramSwappedThisFrame = 1;
  Vdp2VramCaptureSlot = 1 - Vdp2VramCaptureSlot;
  Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][0] = 0;
  Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][1] = 0;
  Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][2] = 0;
  Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][3] = 0;
}

int vdp2_is_odd_frame = 0;

int g_frame_count = 0;

//#define LOG yprintf

static void updateCyclePattern();

//////////////////////////////////////////////////////////////////////////////

u8 Vdp2RamIsUpdated(void)
{
  return Vdp2Ram_Updated;
}

/* ---------------------------------------------------------------------------
 * CPU access to a VDP2 VRAM bank during the display period.
 *
 * Source: VDP2 User's Manual ST-058-R2, "3.3 VRAM Access during Display
 * Period" -> "Read/Write Access by the CPU", pp. 35-37, and Table 3.5
 * (access commands) p.34.
 *
 * The manual states three distinct rules; the previous implementation
 * implemented only a rough approximation of the first one.
 *
 * (1) Number of valid timings. T0-T7 are all valid in Normal mode only;
 *     "only T0 to T3 are in effect for the high-resolution or special
 *     monitor mode; T4 to T7 are ignored" (p.32). Normal mode is HRESO=000
 *     or 001, so the test is (TVMD & 6) != 0, not (TVMD & 6) == 2 -- the
 *     old test matched 640/704 hi-res but silently missed all four
 *     exclusive-monitor modes (HRESO 100..111), which kept using 8 timings.
 *
 * (2) VRAM not partitioned. CPU access is granted at any timing carrying
 *     the CPU read/write command (1110B). The manual adds two equivalences:
 *     "Selecting an access command that does not access [1111B] in place of
 *     the CPU read/write access command is the same as before", and "when
 *     the access command [...] used for a screen not set to be displayed is
 *     also set, it becomes the CPU read/write access". Hence 1111B counts,
 *     and a scroll-screen command whose screen is off in BGON counts too.
 *
 * (3) VRAM partitioned into two banks. This is the rule that was missing.
 *     "the CPU read/write access command must be set in the VRAM cycle
 *     pattern register of BOTH bank 0 and bank 1 of the timing performing
 *     access. Further, in the registers of both bank 0 and bank 1 of the
 *     timing BEFORE the set CPU read/write access command timing, the
 *     access command that won't access must be selected. However, when
 *     selecting CPU read/write access in linked timing, only the timing
 *     before the lead of the linked access timing may be selected." (p.36,
 *     illustrated by Figure 3.7.)
 *
 *     So a bank pair must contain a run of consecutive timings where BOTH
 *     banks hold 1110B, immediately preceded -- in both banks -- by 1111B.
 *     The old code evaluated each bank in isolation and accepted any 1111B
 *     followed at any later distance by any accepting state, in either
 *     order, which granted CPU access to patterns the hardware refuses.
 *
 * (4) Banks claimed by RBG0. "VRAM cycle pattern register settings of the
 *     VRAM bank selected in RAM used for the rotational scroll are ignored"
 *     (RAMCTL RDBSx1/RDBSx0, bits 7-0, p.149). Such a bank is monopolised
 *     for the whole cycle: no CPU slot exists.
 *
 * Returns 1 when the bank is BLOCKED for the CPU, 0 when accessible.
 * ------------------------------------------------------------------------- */

/* Access commands, VDP2 Manual Table 3.5 p.34. */
#define VDP2_AC_CPU_RW    0xE
#define VDP2_AC_NO_ACCESS 0xF

/* A0<->A1 and B0<->B1 are the two halves of one partitioned VRAM. */
#define VDP2_BANK_PARTNER(b) ((b) ^ 1)

/* Rule (4) is the strictest of the four and the only one with no upstream
 * equivalent, so it is guarded: define VDP2_IGNORE_ROTATION_BANK_LOCK to
 * fall back to the previous behaviour while bisecting a regression. */
#ifndef VDP2_IGNORE_ROTATION_BANK_LOCK
#define VDP2_ROTATION_BANK_LOCK 1
#else
#define VDP2_ROTATION_BANK_LOCK 0
#endif

/* Is this bank monopolised by a rotation scroll screen?
 *
 * RBG0: RAMCTL rotation data bank select, bits 1,0 = VRAM-A0, 3,2 = VRAM-A1,
 * 5,4 = VRAM-B0, 7,6 = VRAM-B1 (VDP2 Manual p.149). A non-zero 2-bit field
 * assigns the bank to the RBG0 coefficient table, pattern name table or
 * character pattern table, and "VRAM cycle pattern register settings of the
 * VRAM bank selected in RAM used for the rotational scroll are ignored".
 * Technical Bulletin SOA-6 restates this plainly: "The rotating backgrounds
 * do not use the cycle pattern registers. Data that will be used by a
 * rotating background may not share a VRAM bank with data that will be used
 * by a normal background."
 *
 * RBG1: VDP2 Manual 3.3, access types 9 and 10. Each occupies every timing
 * of a whole cycle and the assignment is hardwired -- pattern name data to
 * VRAM-B1, character pattern data to VRAM-B0. It happens automatically as
 * soon as RBG1 is displayed, and the cycle pattern registers for VRAM-B0
 * and VRAM-B1 become invalid. There is no RAMCTL field to consult.
 *
 * BGON bit 4 = R0ON, bit 5 = R1ON (VDP2 Manual p.174). */
static int bankOwnedByRotation(int bank)
{
  if (!VDP2_ROTATION_BANK_LOCK) return 0;

  /* RBG1 takes both halves of VRAM-B unconditionally. */
  if ((Vdp2Regs->BGON & 0x20) != 0 &&
      ((bank == VDP2_VRAM_B0) || (bank == VDP2_VRAM_B1)))
    return 1;

  /* RBG0 claims only the banks named in RAMCTL, and only while displayed. */
  if ((Vdp2Regs->BGON & 0x10) == 0) return 0;
  return ((Vdp2Regs->RAMCTL >> (bank * 2)) & 0x3) != 0;
}

/* Does the command at timing t of this bank free the slot for the CPU?
 * Only meaningful for non-partitioned VRAM -- see rule (2). */
static int slotIsCpuUsable(int bank, int t)
{
  switch (Vdp2External.AC_VRAM[bank][t]) {
    case VDP2_AC_CPU_RW:                 return 1;
    case VDP2_AC_NO_ACCESS:              return 1;
    /* NBG0: pattern name / character pattern / vertical cell scroll */
    case 0x0: case 0x4: case 0xC:        return (Vdp2Regs->BGON & 0x1) == 0;
    /* NBG1: pattern name / character pattern / vertical cell scroll */
    case 0x1: case 0x5: case 0xD:        return (Vdp2Regs->BGON & 0x2) == 0;
    /* NBG2: pattern name / character pattern */
    case 0x2: case 0x6:                  return (Vdp2Regs->BGON & 0x4) == 0;
    /* NBG3: pattern name / character pattern.
     * The 0x3 case used to fall through with an empty body, leaving the
     * accumulator state of the previous iteration untouched -- NBG3's
     * pattern name slot was simply never evaluated. */
    case 0x3: case 0x7:                  return (Vdp2Regs->BGON & 0x8) == 0;
    /* 1000B..1011B: setting prohibited (Table 3.5). */
    default:                             return 0;
  }
}

static int updateBlockedBank(int bank){
  int usedTimings = 8;
  int partner = VDP2_BANK_PARTNER(bank);
  int partitioned =
    ((bank == VDP2_VRAM_A0) || (bank == VDP2_VRAM_A1))?
      (Vdp2Regs->RAMCTL>>8)&0x1:
      (Vdp2Regs->RAMCTL>>9)&0x1;

  /* Rule (1): T4-T7 exist only in Normal mode (HRESO 000/001). */
  if ((Vdp2Regs->TVMD & 0x6) != 0) usedTimings >>= 1;

  /* Rule (4): a bank monopolised by RBG0 has no CPU slot at all. */
  if (bankOwnedByRotation(bank)) return 1;

  if (!partitioned) {
    /* Rule (2). When VRAM is not partitioned, the bank-0 register is used
     * for the whole VRAM, so only even bank indices carry a pattern; the
     * odd half is mirrored into AC_VRAM by updateCyclePattern(). */
    for (int t = 0; t < usedTimings; t++)
      if (slotIsCpuUsable(bank, t)) return 0;
    return 1;
  }

  /* Rule (3). Look for a timing where both banks hold the CPU read/write
   * command and which starts a run, i.e. whose predecessor is "no access"
   * in both banks. The cycle pattern repeats every `usedTimings` slots, so
   * T0's predecessor is the last timing of the cycle. */
  if (bankOwnedByRotation(partner)) return 1;

  for (int t = 0; t < usedTimings; t++) {
    int prev = (t + usedTimings - 1) % usedTimings;

    if (Vdp2External.AC_VRAM[bank][t]    != VDP2_AC_CPU_RW) continue;
    if (Vdp2External.AC_VRAM[partner][t] != VDP2_AC_CPU_RW) continue;

    /* Middle of a linked run: the lead of the run carries the requirement,
     * so this timing is covered by whichever iteration found the lead. */
    if (Vdp2External.AC_VRAM[bank][prev]    == VDP2_AC_CPU_RW &&
        Vdp2External.AC_VRAM[partner][prev] == VDP2_AC_CPU_RW)
      continue;

    /* Lead of a run: both banks must hold "no access" just before it. */
    if (Vdp2External.AC_VRAM[bank][prev]    == VDP2_AC_NO_ACCESS &&
        Vdp2External.AC_VRAM[partner][prev] == VDP2_AC_NO_ACCESS)
      return 0;
  }
  return 1;
}

static void vdp2RamAccessCPUCheck(int bank){

  int wasBlocked = Vdp2External.vdp2_blocked[bank];
  if ((yabsys.LineCount < yabsys.VBlankLineCount) && (Vdp2Regs->TVSTAT & 0x0004) == 0) {
    Vdp2External.vdp2_blocked[bank] = updateBlockedBank(bank);
    if (wasBlocked != Vdp2External.vdp2_blocked[bank]) {
      if ( Vdp2External.vdp2_blocked[bank] != 0)
      {
        // Visible area, cpu shall have a valid time slot, otherwise it is blocked
        SH2SetCPUConcurrency(MSH2, VDP2_RAM_A0_LOCK << bank);
        SH2SetCPUConcurrency(SSH2, VDP2_RAM_A0_LOCK << bank);

        /* Kronos#520: this bank just went CPU-owned -> VDP2-owned again.
         * Freeze what's really in it right now (see vdp2.h). */
        if (Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][bank] < VDP2_MAX_VRAM_SNAPSHOTS) {
          int slot = Vdp2VramCaptureSlot;
          Vdp2VramBankSnapshot *snap = &Vdp2VramSnapshots[slot][bank][Vdp2VramSnapshotCount[slot][bank]++];
          snap->line = yabsys.LineCount;
          memcpy(snap->data, Vdp2Ram + bank * VDP2_VRAM_BANK_SIZE, VDP2_VRAM_BANK_SIZE);
        }
      } else {
        SH2ClearCPUConcurrency(MSH2, VDP2_RAM_A0_LOCK << bank);
        SH2ClearCPUConcurrency(SSH2, VDP2_RAM_A0_LOCK << bank);
      }
    }
  } else {
    Vdp2External.vdp2_blocked[bank] = 0;
    if (wasBlocked != Vdp2External.vdp2_blocked[bank]) {
      SH2ClearCPUConcurrency(MSH2, VDP2_RAM_A0_LOCK << bank);
      SH2ClearCPUConcurrency(SSH2, VDP2_RAM_A0_LOCK << bank);
    }
  }
}

u8 FASTCALL Vdp2RamReadByte(SH2_struct *context, u8* mem, u32 addr) {
  if (Vdp2Regs->VRSIZE & 0x8000)
    addr &= 0xFFFFF;
  else
    addr &= 0x7FFFF;

  if (context) {
    int bank = Vdp2GetBank(Vdp2Regs, addr);
    if (Vdp2External.vdp2_blocked[bank]) {
      SH2SetVRamAccess(context, VDP2_RAM_A0_LOCK << bank);
    }
  }

  return T1ReadByte(mem, addr);
}

//////////////////////////////////////////////////////////////////////////////

u16 FASTCALL Vdp2RamReadWord(SH2_struct *context, u8* mem, u32 addr) {
  if (Vdp2Regs->VRSIZE & 0x8000)
    addr &= 0xFFFFF;
  else
    addr &= 0x7FFFF;

  if (context) {
    int bank = Vdp2GetBank(Vdp2Regs, addr);
    if (Vdp2External.vdp2_blocked[bank]) {
      SH2SetVRamAccess(context, VDP2_RAM_A0_LOCK << bank);
    }
  }

   return T1ReadWord(mem, addr);
}

//////////////////////////////////////////////////////////////////////////////

u32 FASTCALL Vdp2RamReadLong(SH2_struct *context, u8* mem, u32 addr) {
  if (Vdp2Regs->VRSIZE & 0x8000)
    addr &= 0xFFFFF;
  else
    addr &= 0x7FFFF;

  if (context) {
    int bank = Vdp2GetBank(Vdp2Regs, addr);
    if (Vdp2External.vdp2_blocked[bank]) {
      SH2SetVRamAccess(context, VDP2_RAM_A0_LOCK << bank);
    }
  }

   return T1ReadLong(mem, addr);
}


void FASTCALL Vdp2RamWriteByte(SH2_struct *context, u8* mem, u32 addr, u8 val) {
  if (Vdp2Regs->VRSIZE & 0x8000)
    addr &= 0xFFFFF;
  else
    addr &= 0x7FFFF;
 
  if (context) {
    int bank = Vdp2GetBank(Vdp2Regs, addr);
    if (Vdp2External.vdp2_blocked[bank]) {
      SH2SetVRamAccess(context, VDP2_RAM_A0_LOCK << bank);
    }
  }
 
 
  Vdp2Ram_Updated = 1;
  T1WriteByte(mem, addr, val);
}
 
void FASTCALL Vdp2RamWriteWord(SH2_struct *context, u8* mem, u32 addr, u16 val) {
  if (Vdp2Regs->VRSIZE & 0x8000)
    addr &= 0xFFFFF;
  else
    addr &= 0x7FFFF;
 
  if (context) {
    int bank = Vdp2GetBank(Vdp2Regs, addr);
    if (Vdp2External.vdp2_blocked[bank]) {
      SH2SetVRamAccess(context, VDP2_RAM_A0_LOCK << bank);
    }
  }
 
 
  Vdp2Ram_Updated = 1;
  T1WriteWord(mem, addr, val);
}
 
void FASTCALL Vdp2RamWriteLong(SH2_struct *context, u8* mem, u32 addr, u32 val) {
  if (Vdp2Regs->VRSIZE & 0x8000)
    addr &= 0xFFFFF;
  else
    addr &= 0x7FFFF;
 
  if (context) {
    int bank = Vdp2GetBank(Vdp2Regs, addr);
    if (Vdp2External.vdp2_blocked[bank]) {
      SH2SetVRamAccess(context, VDP2_RAM_A0_LOCK << bank);
    }
  }
 
 
  Vdp2Ram_Updated = 1;
  T1WriteLong(mem, addr, val);
}


//////////////////////////////////////////////////////////////////////////////

u8 FASTCALL Vdp2ColorRamReadByte(SH2_struct *context, u8* mem, u32 addr) {
   addr &= 0xFFF;
   return T2ReadByte(mem, addr);
}

//////////////////////////////////////////////////////////////////////////////

u16 FASTCALL Vdp2ColorRamReadWord(SH2_struct *context, u8* mem, u32 addr) {
   addr &= 0xFFF;
   return T2ReadWord(mem, addr);
}

//////////////////////////////////////////////////////////////////////////////

u32 FASTCALL Vdp2ColorRamReadLong(SH2_struct *context, u8* mem, u32 addr) {
   addr &= 0xFFF;
   return T2ReadLong(mem, addr);
}

//////////////////////////////////////////////////////////////////////////////

/* Ecritures en Color RAM.
 *
 * VDP2 User's Manual ST-58-R2 §3.4 p.43-45, Figure 3.10 "Color Data of the
 * Color RAM" : en mode 0 (RGB 5:5:5, 1024 couleurs), la CRAM de 2 K mots est
 * vue comme deux moities de 1 K mot contenant "Same Color Data". Le materiel
 * duplique donc chaque ecriture dans l'autre moitie : l'entree N et l'entree
 * N + 1024 (octet ^ 0x800) portent toujours la meme couleur. Ymir fait de meme
 * (VDP2Mem::WriteCRAM, "address ^= 0x800" quand colorRAMMode == 0).
 *
 * Kronos n'ecrivait que la moitie visee. Le chemin CPU
 * (Vdp2ColorRamGetColorRaw) masque l'index a 0x3FF et ne voyait rien, mais le
 * rendu GPU garde 11 bits en mode 0 (Vdp2CramIndexWrap, texture CRAM de 2048
 * texels) : une cellule dont le numero de palette pointe dans la moitie haute
 * lisait des couleurs perimees, laissees la par un mode precedent.
 *
 * Sonic Jam, ecran de transition apres le choix d'un jeu : le menu tourne en
 * mode 2 (RAMCTL = 0x2000), puis le jeu repasse en mode 0 et remplit la CRAM
 * de blanc. Sur console, les deux moities deviennent blanches ; dans Kronos
 * la moitie haute gardait les couleurs du menu, et les cellules 256 couleurs
 * de NBG0 dont la palette depasse 1023 sortaient en blocs orange sur le blanc.
 *
 * Le changement de mode ne recopie rien : seules les ecritures faites en
 * mode 0 sont dupliquees, comme sur le materiel. */
static INLINE u32 Vdp2ColorRamMirrorAddr(u32 addr)
{
   return addr ^ 0x800;
}

void FASTCALL Vdp2ColorRamWriteByte(SH2_struct *context, u8* mem, u32 addr, u8 val) {
   addr &= 0xFFF;
   if (val != T2ReadByte(mem, addr)) {
     T2WriteByte(mem, addr, val);
     nbAddrToUpdate = 1;
   }
   if (Vdp2Internal.ColorMode == 0) {
     const u32 m = Vdp2ColorRamMirrorAddr(addr);
     if (val != T2ReadByte(mem, m)) {
       T2WriteByte(mem, m, val);
       nbAddrToUpdate = 1;
     }
   }
}

//////////////////////////////////////////////////////////////////////////////

void FASTCALL Vdp2ColorRamWriteWord(SH2_struct *context, u8* mem, u32 addr, u16 val) {
   addr &= 0xFFF;
   if (val != T2ReadWord(mem, addr)) {
     T2WriteWord(mem, addr, val);
     nbAddrToUpdate = 1;
   }
   if (Vdp2Internal.ColorMode == 0) {
     const u32 m = Vdp2ColorRamMirrorAddr(addr);
     if (val != T2ReadWord(mem, m)) {
       T2WriteWord(mem, m, val);
       nbAddrToUpdate = 1;
     }
   }
}

//////////////////////////////////////////////////////////////////////////////

void FASTCALL Vdp2ColorRamWriteLong(SH2_struct *context, u8* mem, u32 addr, u32 val) {
   addr &= 0xFFF;
   T2WriteLong(mem, addr, val);
   if (Vdp2Internal.ColorMode == 0)
     T2WriteLong(mem, Vdp2ColorRamMirrorAddr(addr), val);
   nbAddrToUpdate = 1;
}

//////////////////////////////////////////////////////////////////////////////

int Vdp2Init(void) {
   if ((Vdp2Regs = (Vdp2 *) calloc(1, sizeof(Vdp2))) == NULL)
      return -1;

   if ((Vdp2Ram = T1MemoryInit(0x100000)) == NULL)
      return -1;

   if ((Vdp2ColorRam = T2MemoryInit(0x1000)) == NULL)
      return -1;

   Vdp2Reset();

   memset(Vdp2ColorRam, 0xFF, 0x1000);
   nbAddrToUpdate = 1;
   syncVDP2ColorLine(0);

   return 0;
}

//////////////////////////////////////////////////////////////////////////////

void Vdp2DeInit(void) {
   if (Vdp2Regs)
      free(Vdp2Regs);
   Vdp2Regs = NULL;

   if (Vdp2Ram)
      T1MemoryDeInit(Vdp2Ram);
   Vdp2Ram = NULL;

   if (Vdp2ColorRam)
      T2MemoryDeInit(Vdp2ColorRam);
   Vdp2ColorRam = NULL;
}

//////////////////////////////////////////////////////////////////////////////

static unsigned long nextFrameTime = 0;

void Vdp2Reset(void) {
   Vdp2Regs->TVMD = 0x0000;
   Vdp2Regs->EXTEN = 0x0000;
   Vdp2Regs->TVSTAT = Vdp2Regs->TVSTAT & 0x1;
   Vdp2Regs->VRSIZE = 0x0000; // fix me(version should be set)
   Vdp2Regs->RAMCTL = 0x0000;
   Vdp2Regs->BGON = 0x0000;
   Vdp2Regs->CHCTLA = 0x0000;
   Vdp2Regs->CHCTLB = 0x0000;
   Vdp2Regs->BMPNA = 0x0000;
   Vdp2Regs->MPOFN = 0x0000;
   Vdp2Regs->MPABN2 = 0x0000;
   Vdp2Regs->MPCDN2 = 0x0000;
   Vdp2Regs->SCXIN0 = 0x0000;
   Vdp2Regs->SCXDN0 = 0x0000;
   Vdp2Regs->SCYIN0 = 0x0000;
   Vdp2Regs->SCYDN0 = 0x0000;
   Vdp2Regs->ZMXN0.all = 0x00000000;
   Vdp2Regs->ZMYN0.all = 0x00000000;
   Vdp2Regs->SCXIN1 = 0x0000;
   Vdp2Regs->SCXDN1 = 0x0000;
   Vdp2Regs->SCYIN1 = 0x0000;
   Vdp2Regs->SCYDN1 = 0x0000;
   Vdp2Regs->ZMXN1.all = 0x00000000;
   Vdp2Regs->ZMYN1.all = 0x00000000;
   Vdp2Regs->SCXN2 = 0x0000;
   Vdp2Regs->SCYN2 = 0x0000;
   Vdp2Regs->SCXN3 = 0x0000;
   Vdp2Regs->SCYN3 = 0x0000;
   Vdp2Regs->ZMCTL = 0x0000;
   Vdp2Regs->SCRCTL = 0x0000;
   Vdp2Regs->VCSTA.all = 0x00000000;
   Vdp2Regs->BKTAU = 0x0000;
   Vdp2Regs->BKTAL = 0x0000;
   Vdp2Regs->RPMD = 0x0000;
   Vdp2Regs->RPRCTL = 0x0000;
   Vdp2Regs->KTCTL = 0x0000;
   Vdp2Regs->KTAOF = 0x0000;
   Vdp2Regs->OVPNRA = 0x0000;
   Vdp2Regs->OVPNRB = 0x0000;
   Vdp2Regs->WPSX0 = 0x0000;
   Vdp2Regs->WPSY0 = 0x0000;
   Vdp2Regs->WPEX0 = 0x0000;
   Vdp2Regs->WPEY0 = 0x0000;
   Vdp2Regs->WPSX1 = 0x0000;
   Vdp2Regs->WPSY1 = 0x0000;
   Vdp2Regs->WPEX1 = 0x0000;
   Vdp2Regs->WPEY1 = 0x0000;
   Vdp2Regs->WCTLA = 0x0000;
   Vdp2Regs->WCTLB = 0x0000;
   Vdp2Regs->WCTLC = 0x0000;
   Vdp2Regs->WCTLD = 0x0000;
   Vdp2Regs->SPCTL = 0x0000;
   Vdp2Regs->SDCTL = 0x0000;
   Vdp2Regs->CRAOFA = 0x0000;
   Vdp2Regs->CRAOFB = 0x0000;
   Vdp2Regs->LNCLEN = 0x0000;
   Vdp2Regs->SFPRMD = 0x0000;
   Vdp2Regs->CCCTL = 0x0000;
   Vdp2Regs->SFCCMD = 0x0000;
   Vdp2Regs->PRISA = 0x0000;
   Vdp2Regs->PRISB = 0x0000;
   Vdp2Regs->PRISC = 0x0000;
   Vdp2Regs->PRISD = 0x0000;
   Vdp2Regs->PRINA = 0x0000;
   Vdp2Regs->PRINB = 0x0000;
   Vdp2Regs->PRIR = 0x0000;
   Vdp2Regs->CCRNA = 0x0000;
   Vdp2Regs->CCRNB = 0x0000;
   Vdp2Regs->CLOFEN = 0x0000;
   Vdp2Regs->CLOFSL = 0x0000;
   Vdp2Regs->COAR = 0x0000;
   Vdp2Regs->COAG = 0x0000;
   Vdp2Regs->COAB = 0x0000;
   Vdp2Regs->COBR = 0x0000;
   Vdp2Regs->COBG = 0x0000;
   Vdp2Regs->COBB = 0x0000;

   yabsys.VBlankLineCount = 225;
   Vdp2Internal.ColorMode = 0;

   Vdp2External.disptoggle = 0xFF;

   nextFrameTime = 0;
   updateCyclePattern();

   /* Kronos#520: clear both capture slots so a fresh boot/reset never
    * exposes a previous game's leftover VRAM history. */
   Vdp2VramCaptureSlot = 0;
   Vdp2VramSnapshotCount[0][0] = 0;
   Vdp2VramSnapshotCount[0][1] = 0;
   Vdp2VramSnapshotCount[0][2] = 0;
   Vdp2VramSnapshotCount[0][3] = 0;
   Vdp2VramSnapshotCount[1][0] = 0;
   Vdp2VramSnapshotCount[1][1] = 0;
   Vdp2VramSnapshotCount[1][2] = 0;
   Vdp2VramSnapshotCount[1][3] = 0;
   Vdp2VramSlotOddFrame[0] = -1;
   Vdp2VramSlotOddFrame[1] = -1;
   Vdp2VramSwappedThisFrame = 0;
   memset(Vdp2BankHadReadAccess, 0, sizeof(Vdp2BankHadReadAccess));
}

//////////////////////////////////////////////////////////////////////////////

static int checkFrameSkip(void) {
#if 0
  int ret = 0;
  if (isAutoFrameSkip() != 0) return ret;
  unsigned long now = YabauseGetTicks();
  if (nextFrameTime == 0) nextFrameTime = YabauseGetTicks();
  if(nextFrameTime < now) ret = 1;
  return ret;
#endif
  return !(yabsys.frame_count % (yabsys.skipframe+1) == 0);
}

/* Does the VDP2 read this physical bank at some timing of the cycle?
 * Access commands, ST-058-R2 Table 3.5: 0000-0011 pattern name, 0100-0111
 * character pattern / bitmap, 1100-1101 vertical cell scroll table.
 * T4-T7 are only in force in normal mode (Figure 3.2). */
static int Vdp2BankHasReadAccess(int bank) {
  const int usedTimings = ((Vdp2Regs->TVMD & 0x6) != 0) ? 4 : 8;
  int t;
  for (t = 0; t < usedTimings; t++) {
    const u8 c = Vdp2External.AC_VRAM[bank][t];
    if (c <= 0x7 || c == 0xC || c == 0xD) return 1;
  }
  return 0;
}

/* Freeze physical bank 'bank' as the content in force from the current line
 * onwards. Entries stay in increasing line order; a second capture on the
 * same line replaces the first. */
static void Vdp2CaptureBank(int bank) {
  const int slot = Vdp2VramCaptureSlot;
  int n = Vdp2VramSnapshotCount[slot][bank];
  Vdp2VramBankSnapshot *snap;

  if (n > 0 && Vdp2VramSnapshots[slot][bank][n - 1].line == (int)yabsys.LineCount) {
    snap = &Vdp2VramSnapshots[slot][bank][n - 1];
  } else {
    if (n > 0 && Vdp2VramSnapshots[slot][bank][n - 1].line > (int)yabsys.LineCount) return;
    if (n >= VDP2_MAX_VRAM_SNAPSHOTS) return;
    snap = &Vdp2VramSnapshots[slot][bank][n];
    Vdp2VramSnapshotCount[slot][bank] = n + 1;
  }
  snap->line = yabsys.LineCount;
  memcpy(snap->data, Vdp2Ram + bank * VDP2_VRAM_BANK_SIZE, VDP2_VRAM_BANK_SIZE);
}

/* See vdp2.h. True Pinball, in game, per field: NBG0 bitmap 1024x256 with a
 * vertical scroll of -64, VRAM-A (rows 0-127) readable on lines 30-96 and
 * 160-224, VRAM-B (rows 128-255) on lines 96-160 and 224 to the end, and the
 * SCU DMA rewrites each bank, one row parity per field, while it is not
 * readable. Without these captures the whole field was drawn from the
 * end-of-frame VRAM, i.e. from the images meant for the last zone of each
 * bank and for the next field. Limited to double-density interlace, the only
 * mode where this has been observed; other modes keep their behaviour. */
static void Vdp2CaptureOnReadGrant(void) {
  const int active = (yabsys.LineCount < yabsys.VBlankLineCount) &&
                     ((Vdp2Regs->TVMD & 0xC0) == 0xC0);
  int bank;
  for (bank = 0; bank < 4; bank++) {
    const int has = Vdp2BankHasReadAccess(bank);
    if (active && has && !Vdp2BankHadReadAccess[bank])
      Vdp2CaptureBank(bank);
    Vdp2BankHadReadAccess[bank] = has;
  }
}

static void updateCyclePattern() {
  int i = 0;
  Vdp2External.AC_VRAM[0][0] = (Vdp2Regs->CYCA0L >> 12) & 0x0F;
  Vdp2External.AC_VRAM[0][1] = (Vdp2Regs->CYCA0L >> 8) & 0x0F;
  Vdp2External.AC_VRAM[0][2] = (Vdp2Regs->CYCA0L >> 4) & 0x0F;
  Vdp2External.AC_VRAM[0][3] = (Vdp2Regs->CYCA0L >> 0) & 0x0F;
  Vdp2External.AC_VRAM[0][4] = (Vdp2Regs->CYCA0U >> 12) & 0x0F;
  Vdp2External.AC_VRAM[0][5] = (Vdp2Regs->CYCA0U >> 8) & 0x0F;
  Vdp2External.AC_VRAM[0][6] = (Vdp2Regs->CYCA0U >> 4) & 0x0F;
  Vdp2External.AC_VRAM[0][7] = (Vdp2Regs->CYCA0U >> 0) & 0x0F;

  if (Vdp2Regs->RAMCTL & 0x100) {
    int fcnt = 0;
    Vdp2External.AC_VRAM[1][0] = (Vdp2Regs->CYCA1L >> 12) & 0x0F;
    Vdp2External.AC_VRAM[1][1] = (Vdp2Regs->CYCA1L >> 8) & 0x0F;
    Vdp2External.AC_VRAM[1][2] = (Vdp2Regs->CYCA1L >> 4) & 0x0F;
    Vdp2External.AC_VRAM[1][3] = (Vdp2Regs->CYCA1L >> 0) & 0x0F;
    Vdp2External.AC_VRAM[1][4] = (Vdp2Regs->CYCA1U >> 12) & 0x0F;
    Vdp2External.AC_VRAM[1][5] = (Vdp2Regs->CYCA1U >> 8) & 0x0F;
    Vdp2External.AC_VRAM[1][6] = (Vdp2Regs->CYCA1U >> 4) & 0x0F;
    Vdp2External.AC_VRAM[1][7] = (Vdp2Regs->CYCA1U >> 0) & 0x0F;

  }
  else {
    Vdp2External.AC_VRAM[1][0] = Vdp2External.AC_VRAM[0][0];
    Vdp2External.AC_VRAM[1][1] = Vdp2External.AC_VRAM[0][1];
    Vdp2External.AC_VRAM[1][2] = Vdp2External.AC_VRAM[0][2];
    Vdp2External.AC_VRAM[1][3] = Vdp2External.AC_VRAM[0][3];
    Vdp2External.AC_VRAM[1][4] = Vdp2External.AC_VRAM[0][4];
    Vdp2External.AC_VRAM[1][5] = Vdp2External.AC_VRAM[0][5];
    Vdp2External.AC_VRAM[1][6] = Vdp2External.AC_VRAM[0][6];
    Vdp2External.AC_VRAM[1][7] = Vdp2External.AC_VRAM[0][7];
  }

  Vdp2External.AC_VRAM[2][0] = (Vdp2Regs->CYCB0L >> 12) & 0x0F;
  Vdp2External.AC_VRAM[2][1] = (Vdp2Regs->CYCB0L >> 8) & 0x0F;
  Vdp2External.AC_VRAM[2][2] = (Vdp2Regs->CYCB0L >> 4) & 0x0F;
  Vdp2External.AC_VRAM[2][3] = (Vdp2Regs->CYCB0L >> 0) & 0x0F;
  Vdp2External.AC_VRAM[2][4] = (Vdp2Regs->CYCB0U >> 12) & 0x0F;
  Vdp2External.AC_VRAM[2][5] = (Vdp2Regs->CYCB0U >> 8) & 0x0F;
  Vdp2External.AC_VRAM[2][6] = (Vdp2Regs->CYCB0U >> 4) & 0x0F;
  Vdp2External.AC_VRAM[2][7] = (Vdp2Regs->CYCB0U >> 0) & 0x0F;

  if (Vdp2Regs->RAMCTL & 0x200) {
    int fcnt = 0;
    Vdp2External.AC_VRAM[3][0] = (Vdp2Regs->CYCB1L >> 12) & 0x0F;
    Vdp2External.AC_VRAM[3][1] = (Vdp2Regs->CYCB1L >> 8) & 0x0F;
    Vdp2External.AC_VRAM[3][2] = (Vdp2Regs->CYCB1L >> 4) & 0x0F;
    Vdp2External.AC_VRAM[3][3] = (Vdp2Regs->CYCB1L >> 0) & 0x0F;
    Vdp2External.AC_VRAM[3][4] = (Vdp2Regs->CYCB1U >> 12) & 0x0F;
    Vdp2External.AC_VRAM[3][5] = (Vdp2Regs->CYCB1U >> 8) & 0x0F;
    Vdp2External.AC_VRAM[3][6] = (Vdp2Regs->CYCB1U >> 4) & 0x0F;
    Vdp2External.AC_VRAM[3][7] = (Vdp2Regs->CYCB1U >> 0) & 0x0F;
  }
  else {
    Vdp2External.AC_VRAM[3][0] = Vdp2External.AC_VRAM[2][0];
    Vdp2External.AC_VRAM[3][1] = Vdp2External.AC_VRAM[2][1];
    Vdp2External.AC_VRAM[3][2] = Vdp2External.AC_VRAM[2][2];
    Vdp2External.AC_VRAM[3][3] = Vdp2External.AC_VRAM[2][3];
    Vdp2External.AC_VRAM[3][4] = Vdp2External.AC_VRAM[2][4];
    Vdp2External.AC_VRAM[3][5] = Vdp2External.AC_VRAM[2][5];
    Vdp2External.AC_VRAM[3][6] = Vdp2External.AC_VRAM[2][6];
    Vdp2External.AC_VRAM[3][7] = Vdp2External.AC_VRAM[2][7];
  }
  Vdp2CaptureOnReadGrant();

  //unblock Bank
  vdp2RamAccessCPUCheck(VDP2_VRAM_A0);
  vdp2RamAccessCPUCheck(VDP2_VRAM_A1);
  vdp2RamAccessCPUCheck(VDP2_VRAM_B0);
  vdp2RamAccessCPUCheck(VDP2_VRAM_B1);
}

void resetFrameSkip(void) {
  nextFrameTime = 0;
}

void Vdp2VBlankIN_It(void) {
  Vdp2Regs->TVSTAT |= 0x0008;
  ScuSendVBlankIN();
}

void Vdp2VBlankIN(void) {
  FRAMELOG("***** VIN *****");

  if (Vdp2Regs->EXTEN & 0x200) // Should be revised for accuracy(should occur only occur on the line it happens at, etc.)
  {
    if ((SmpcRegs->EXLE & 0x8) == 0){
      // Use unused bit to detect latch already done
      // Only Latch if EXLTEN is enabled
      if (SmpcRegs->EXLE & 0x1){
        Vdp2SendExternalLatch(((PORTDATA1.data[2] & 0x40) == 0), (PORTDATA1.data[3]<<8)|PORTDATA1.data[4], (PORTDATA1.data[5]<<8)|PORTDATA1.data[6]);
      }
      if (SmpcRegs->EXLE & 0x2){
        Vdp2SendExternalLatch(((PORTDATA2.data[2] & 0x40) == 0), (PORTDATA2.data[3]<<8)|PORTDATA2.data[4], (PORTDATA2.data[5]<<8)|PORTDATA2.data[6]);
      }
      SmpcRegs->EXLE |= 0x8;
    }
  }

   /* this should be done after a frame change or a plot trigger */

   /* I'm not 100% sure about this, but it seems that when using manual change
   we should swap framebuffers in the "next field" and thus, clear the CEF...
   now we're lying a little here as we're not swapping the framebuffers. */
   //if (Vdp1External.manualchange) Vdp1Regs->EDSR >>= 1;

   if (checkFrameSkip() != 0) {
     dropFrameDisplay();
     isSkipped = 1;
   } else {
     VIDCore->Vdp2Draw();
     isSkipped = 0;
   }
   nextFrameTime  += yabsys.OneFrameTime;

   VIDCore->Sync();

}

//////////////////////////////////////////////////////////////////////////////

//////////////////////////////////////////////////////////////////////////////


void Vdp2HBlankIN_It(void) {
  if (yabsys.LineCount < yabsys.VBlankLineCount) {
    Vdp2Regs->TVSTAT |= 0x0004;
    ScuSendHBlankIN();
  }
  SH2UpdateABusAccess(MSH2, 0);
  SH2UpdateABusAccess(SSH2, 0);
  SH2ClearCPUConcurrency(MSH2, VDP2_RAM_LOCK);
  SH2ClearCPUConcurrency(SSH2, VDP2_RAM_LOCK);
}

/* ---------------------------------------------------------------------------
 * Extent of the vertical cell scroll table, in longwords.
 *
 * ST-058-R2 §5.3 p.134, Figure 5.6: one entry per displayed cell column,
 * read in the order of the cells starting from the left side cell of the TV
 * screen. Figure 5.8 p.136: when both NBG0 and NBG1 use the table their
 * entries alternate, NBG0 first, hence 2 x columns entries and the +1
 * longword offset for NBG1. SCRCTL bit 0 = N0VCSC, bit 8 = N1VCSC (§3.20).
 *
 * Vdp2HBlankIN() copied a hardcoded 88 longwords. At 320x224 with both
 * layers scrolling only 80 of those are table entries; the remaining 8 fall
 * past its end -- in Sonic Jam straight into the per-line back screen table,
 * which starts 0x150 bytes after VCSTA. Harmless as a read, but it puts
 * foreign data in cell_scroll_data[] where a debugger or a later consumer
 * would take it for scroll values, and it costs 224 x 8 pointless VRAM reads
 * per frame.
 * ------------------------------------------------------------------------- */
#define VDP2_CELL_SCROLL_MAX \
  ((int)(sizeof(cell_scroll_data[0].data) / sizeof(cell_scroll_data[0].data[0])))

int Vdp2VCellScrollLongwordsFor(Vdp2 *regs)
{
  /* Displayed cell columns per HRESO (§2.1), 8 dots per cell: 320/352/640/704,
   * the same four widths repeating for the exclusive monitor modes (100-111). */
  static const int cols[8] = { 40, 44, 80, 88, 40, 44, 80, 88 };
  int n = 0;
  if (regs == NULL) return 0;
  if (regs->SCRCTL & 0x0001) n++;   /* N0VCSC */
  if (regs->SCRCTL & 0x0100) n++;   /* N1VCSC */
  if (n == 0) return 0;
  n *= cols[regs->TVMD & 0x7];
  if (n > VDP2_CELL_SCROLL_MAX) n = VDP2_CELL_SCROLL_MAX;
  return n;
}

/* Wrapper sur les registres vivants, pour la capture au H-blank. */
int Vdp2VCellScrollLongwords(void)
{
  return Vdp2VCellScrollLongwordsFor(Vdp2Regs);
}

/* ---------------------------------------------------------------------------
 * Vertical cell scroll access timing, derived from the cycle patterns.
 *
 * ST-058-R2 Table 3.5 p.34 assigns two commands, 1100B and 1101B, to the NBG0
 * and NBG1 vertical cell scroll table reads. Which *timing slot* they land on
 * is not cosmetic: the VDP2 fetches the table during that slot, and a fetch
 * issued late in the line cannot be applied to the cell it was meant for.
 *
 * Three consequences, matching the model in Ymir (vdp_state.hpp,
 * CalcVCellScrollDelay), which was derived from hardware testing:
 *
 *   - the stride between consecutive entries is the number of VCS commands
 *     actually programmed, not what SCRCTL alone suggests. Kronos derived it
 *     from SCRCTL only, which is right for the common case but wrong for the
 *     "illegal" patterns some games program;
 *   - the per-layer offset within an entry follows the ORDER of the slots, so
 *     NBG1 sits at +4 only because its command usually comes after NBG0's;
 *   - a read on a late slot is applied one cell late (delay), and on a
 *     slightly-less-late slot the previous cell's value is reused (repeat).
 *
 * The thresholds are NBG0 delay from T3, NBG0 repeat from T2, NBG1 delay from
 * T4. Note there is no NBG1 repeat: the asymmetry is in the hardware.
 *
 * Sonic Jam programs CYCA1L = 0xCD45, i.e. VC0 on T0 and VC1 on T1, so none
 * of the three flags fire -- this function changes nothing for that game.
 * ------------------------------------------------------------------------- */
void Vdp2VCellScrollTimingFor(Vdp2 *regs, Vdp2VCellScrollTiming *out)
{
  int slot, bank, off = 0;

  out->inc        = 0;
  out->offset[0]  = 0;
  out->offset[1]  = 0;
  out->delay[0]   = 0;
  out->delay[1]   = 0;
  out->repeat[0]  = 0;
  out->repeat[1]  = 0;
  if (regs == NULL) return;

  for (slot = 0; slot < 8; slot++) {
    int acc0 = 0, acc1 = 0;
    for (bank = 0; bank < 4; bank++) {
      /* CYCxnL porte T0-T3, CYCxnU porte T4-T7, quatre bits par creneau,
       * du plus significatif au moins significatif. */
      const u16 *cyc = &regs->CYCA0L;         /* A0L,A0U,A1L,A1U,B0L,B0U,B1L,B1U */
      const u16 word = cyc[bank * 2 + (slot >> 2)];
      const int cmd  = (word >> (12 - 4 * (slot & 3))) & 0xF;
      if (cmd == 0xC) acc0 = 1;
      else if (cmd == 0xD) acc1 = 1;
    }
    if ((regs->SCRCTL & 0x0001) && acc0) {     /* N0VCSC */
      out->inc       += 4;
      out->offset[0]  = off;
      out->delay[0]   = (slot >= 3);
      out->repeat[0]  = (slot >= 2);
      off += 4;
    }
    if ((regs->SCRCTL & 0x0100) && acc1) {     /* N1VCSC */
      out->inc       += 4;
      out->offset[1]  = off;
      out->delay[1]   = (slot >= 3);
      off += 4;
    }
  }
}

void Vdp2VCellScrollTiming_Current(Vdp2VCellScrollTiming *out)
{
  Vdp2VCellScrollTimingFor(Vdp2Regs, out);
}

/* ---------------------------------------------------------------------------
 * Per-line capture of the NBG0/NBG1 line scroll tables.
 *
 * Same rationale as cell_scroll_data[] above, applied to the neighbouring
 * table. Vdp2GenLineinfo() re-read the table straight from VRAM at draw
 * time, which happens once the whole frame has been scanned, so a game that
 * rewrites the table mid-frame had its last written state applied to every
 * line. Sonic Jam's two-player mode does exactly that: it sweeps all 1792
 * bytes of both tables in about three lines, at a line that drifts from
 * frame to frame with code load (observed at 39-53, 175-177, 212-213 and
 * 249-256), so the split screen picked up scroll values meant for the next
 * frame and tore wherever either player moved.
 *
 * Only the entry the hardware uses at this line is captured, not the whole
 * table -- one entry per line is what a per-line snapshot means. The two
 * sub-slots cover LSS=0 (one entry per display line) in double-density,
 * where a single field line spans two display lines with distinct entries.
 *
 * SCRCTL (ST-058-R2 3.20): bit sh+1 = LSCX, sh+2 = LSCY, sh+3 = LZMX,
 * bits sh+5..sh+4 = LSS (1, 2, 4 or 8 lines per entry); sh is 0 for NBG0
 * and 8 for NBG1. The enabled fields are packed in that order, so an entry
 * is 4, 8 or 12 bytes wide (5.2 Fig 5.3 p.130).
 * ------------------------------------------------------------------------- */
static void Vdp2CaptureLineScroll(u32 base, u16 ctl, int sh,
                                  int dispLine, int nsub, u32 out[2][3])
{
  const int lineinc = 1 << ((ctl >> (sh + 4)) & 3);
  int bound = 0, k;

  if (ctl & (1 << (sh + 1))) bound += 4;   /* LSCX */
  if (ctl & (1 << (sh + 2))) bound += 4;   /* LSCY */
  if (ctl & (1 << (sh + 3))) bound += 4;   /* LZMX */

  for (k = 0; k < 2; k++) {
    int i = 0;
    if (bound != 0 && k < nsub) {
      const u32 addr = base + (u32)((dispLine + k) / lineinc) * (u32)bound;
      for (; i < bound / 4; i++)
        out[k][i] = Vdp2RamReadLong(NULL, Vdp2Ram, addr + i * 4);
    }
    for (; i < 3; i++) out[k][i] = 0;
  }
}

/* ---------------------------------------------------------------------------
 * Compteur vertical de NBG2 / NBG3 pour la ligne 'line'.
 *
 * Le compteur est charge avec SCYN2/SCYN3 a la ligne 0, recharge a toute
 * ecriture du registre depuis l'instantane precedent (meme valeur ecrite :
 * la recharge a lieu quand meme), et avance d'une ligne sinon (de deux en
 * double-density, ou une ligne de champ couvre deux lignes d'affichage).
 * La valeur rangee est le scroll equivalent attendu par le renderer
 * (ligne source = scroll + ligne d'affichage).
 * ------------------------------------------------------------------------- */
static void Vdp2CaptureNbg23YCounter(int line)
{
  const int step = ((Vdp2Regs->TVMD & 0xC0) == 0xC0) ? 2 : 1;
  const u16 scy[2] = { (u16)(Vdp2Regs->SCYN2 & 0x7FF), (u16)(Vdp2Regs->SCYN3 & 0x7FF) };
  int n;

  for (n = 0; n < 2; n++) {
    if (line == 0 || Vdp2Nbg23YWritten[n])
      Vdp2Nbg23YCounter[n] = scy[n];
    else
      Vdp2Nbg23YCounter[n] = (u16)((Vdp2Nbg23YCounter[n] + step) & 0x7FF);
    Vdp2Nbg23YWritten[n] = 0;
    Vdp2Nbg23LineScrollY[n][line] = (u16)((Vdp2Nbg23YCounter[n] - line * step) & 0x7FF);
  }
}

void Vdp2HBlankIN(void) {

  if (yabsys.LineCount < yabsys.VBlankLineCount) {
    u32 cell_scroll_table_start_addr = (Vdp2Regs->VCSTA.all & 0x7FFFE) << 1;
    int vcs_n = Vdp2VCellScrollLongwords();
    memcpy(Vdp2Lines + yabsys.LineCount, Vdp2Regs, sizeof(Vdp2));
    Vdp2CaptureNbg23YCounter(yabsys.LineCount);
    /* Zero first: when VCS is turned off, or the mode narrows mid-frame, the
     * tail must not keep last frame's values -- a consumer bounded by the
     * same helper never looks there, but a debug dump does. */
    memset(&cell_scroll_data[yabsys.LineCount], 0,
           sizeof(cell_scroll_data[0]));
    for (int i = 0; i < vcs_n; i++)
    {
      cell_scroll_data[yabsys.LineCount].data[i] = Vdp2RamReadLong(NULL, Vdp2Ram, cell_scroll_table_start_addr + i * 4);
    }
    {
      /* LSMD = 11B (TVMD bits 7-6) : double-density, une ligne de champ porte
       * deux lignes d'affichage, donc deux entrees potentiellement distinctes. */
      const int ilace = ((Vdp2Regs->TVMD & 0xC0) == 0xC0) ? 2 : 1;
      const int disp  = yabsys.LineCount * ilace;
      Vdp2CaptureLineScroll((Vdp2Regs->LSTA0.all & 0x7FFFE) << 1,
                            Vdp2Regs->SCRCTL, 0, disp, ilace,
                            line_scroll_data[yabsys.LineCount].n0);
      Vdp2CaptureLineScroll((Vdp2Regs->LSTA1.all & 0x7FFFE) << 1,
                            Vdp2Regs->SCRCTL, 8, disp, ilace,
                            line_scroll_data[yabsys.LineCount].n1);
    }
  } else {
// Fix : Function doesn't exist without those defines
#if defined(HAVE_LIBGL) || defined(__ANDROID__) || defined(IOS)
  if (isSkipped == 0) waitVdp2DrawScreensEnd(yabsys.LineCount == yabsys.VBlankLineCount);
#endif
  }
}

extern int vdp1_clock;
void Vdp2StartVisibleLine(void) {
  #if defined(HAVE_LIBGL) || defined(__ANDROID__) || defined(IOS)
  if(yabsys.LineCount == 0) {
    //Mettre a jour la texture des index.
    //Copier la ligne 0 avec la derniere ligne
    if ((_Ygl->colorRamIndex!= 0)||(nbAddrToUpdate != 0)) {
      syncVDP2ColorLine(0);
      memset(_Ygl->colorRamIndexFull,0,sizeof(_Ygl->colorRamIndexFull));
      nbAddrToUpdate = 0;
    }
  } else {
    _Ygl->colorRamIndexFull[yabsys.LineCount] = _Ygl->colorRamIndex;
    if (nbAddrToUpdate != 0){
      syncVDP2ColorLine(++_Ygl->colorRamIndex);
      nbAddrToUpdate = 0;
    }
  }
  #endif

  if (yabsys.LineCount < yabsys.VBlankLineCount)
  {
    Vdp2Regs->TVSTAT &= ~0x0004;
  }
  if (yabsys.LineCount == 1) {
    updateCyclePattern();
  }
  if (yabsys.LineCount == yabsys.VBlankLineCount) {
    SH2SetVRamAccess(MSH2, VDP2_RAM_LOCK);
    SH2SetVRamAccess(SSH2, VDP2_RAM_LOCK);
    for (int bank = 0; bank < 4; bank++)
      vdp2RamAccessCPUCheck(bank);
  }
}

//////////////////////////////////////////////////////////////////////////////

Vdp2 * Vdp2RestoreRegs(int line, Vdp2* lines) {
   /* Vdp2Lines[] est declare [270], donc les indices valides vont de 0 a
    * 269. Le test "line > 270" laissait passer line == 270 et renvoyait
    * lines + 270, un pointeur juste apres la fin du tableau : tout
    * dereferencement lisait la memoire voisine. */
   return line >= 270 ? NULL : lines + line;
}

//////////////////////////////////////////////////////////////////////////////
void Vdp2VBlankOUT_It(void) {
  Vdp2Regs->TVSTAT = ((Vdp2Regs->TVSTAT & ~0x0008) & ~0x0002) | (vdp2_is_odd_frame << 1);
  ScuSendVBlankOUT();
}

/* ---------------------------------------------------------------------------
 * Number of display rasters, from VRESO1-0 (TVMD bits 5-4).
 *
 * VDP2 User's Manual ST-058-R2 §2.1, TV Screen Mode Register: VRESO selects
 * 224, 240, 256 or 480 display lines. VDP1 Manual ST-013-R3 Table 4.5 p.50
 * uses the same four values (320x224, 320x240, 320x256, 320x480).
 *
 * The steps are 16, 16 and 224, so `225 + (TVMD & 0x30)` -- which adds 0,
 * 16, 32 or 48 -- is only right for the first two settings. It produced 257
 * for the 256-line mode and 273 for the 480-line mode, and the guard that
 * followed then clamped both to 256. That silently turned every 256-line PAL
 * title's V-blank one line early, and made the 480-line modes unrepresentable.
 * ------------------------------------------------------------------------- */
static int Vdp2DisplayLineCount(void)
{
  switch ((Vdp2Regs->TVMD >> 4) & 0x3) {
    case 0:  return 224;
    case 1:  return 240;
    case 2:  return 256;
    default: return 480;
  }
}

/* V-blank IN fires on the raster after the last display raster. Two ceilings
 * apply, and both are hard:
 *   - the field length (a prohibited resolution/standard pairing must not
 *     push V-blank past the end of the field);
 *   - the depth of the per-line snapshot arrays. Vdp2Lines[] and
 *     cell_scroll_data[] are both [270] (vdp2.h) and Vdp2HBlankIN() indexes
 *     them by LineCount for every line below VBlankLineCount, with no bound
 *     of its own. In PAL, MaxLineCount-1 is 312; a VRESO=480 write -- even a
 *     transient one during a mode change -- would let the H-blank capture
 *     run 42 entries past the end of both arrays, which sit adjacent in BSS.
 *     The old `> 256` clamp masked this by being narrower than 270. */
static int Vdp2VBlankLine(void)
{
  int v = Vdp2DisplayLineCount() + 1;
  if (v > yabsys.MaxLineCount - 1) v = yabsys.MaxLineCount - 1;
  if (v > VDP2_LINE_SNAPSHOT_MAX)  v = VDP2_LINE_SNAPSHOT_MAX;
  if (v < 1)                       v = 1;
  return v;
}

void Vdp2VBlankOUT(void) {

  g_frame_count++;
  yabsys.VBlankLineCount = Vdp2VBlankLine();

  FRAMELOG("***** VOUT %d *****", g_frame_count);

   if (_Ygl->interlace == NORMAL_INTERLACE){
     vdp2_is_odd_frame = 1;
   }else{ // p02_50.htm#TVSTAT_
     if (vdp2_is_odd_frame)
       vdp2_is_odd_frame = 0;
     else
       vdp2_is_odd_frame = 1;
   }

   /* A skipped frame is never drawn, so its captures were never swapped
    * out: drop them rather than let the next field append after them. */
   if (!Vdp2VramSwappedThisFrame) {
     Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][0] = 0;
     Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][1] = 0;
     Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][2] = 0;
     Vdp2VramSnapshotCount[Vdp2VramCaptureSlot][3] = 0;
   }
   Vdp2VramSwappedThisFrame = 0;
   Vdp2VramSlotOddFrame[Vdp2VramCaptureSlot] = vdp2_is_odd_frame;
}

//////////////////////////////////////////////////////////////////////////////

void Vdp2SendExternalLatch(int trigger, int hcnt, int vcnt)
{
  if (trigger) {
    Vdp2Regs->HCNT = hcnt << 1; //pourquoi?
    Vdp2Regs->VCNT = vcnt;
    Vdp2Regs->TVSTAT |= 0x200;
  }
}

//////////////////////////////////////////////////////////////////////////////

u8 FASTCALL Vdp2ReadByte(SH2_struct *context, u8* mem, u32 addr) {
   YuiMsg("Non supported VDP2 register byte read = %08X\n", addr);
   addr &= 0x1FF;
   return 0;
}

//////////////////////////////////////////////////////////////////////////////

u16 FASTCALL Vdp2ReadWord(SH2_struct *context, u8* mem, u32 addr) {
  LOG("VDP2 register long read = %08X\n", addr);
   addr &= 0x1FF;

   switch (addr)
   {
      case 0x000:
         return Vdp2Regs->TVMD;
      case 0x002:
         if (!(Vdp2Regs->EXTEN & 0x200))
         {
            // Latch HV counter on read
            // Vdp2Regs->HCNT = (yabsys.DecilineCount * _Ygl->rwidth / DECILINE_STEP) << 1;
            Vdp2Regs->VCNT = yabsys.LineCount;
            Vdp2Regs->TVSTAT |= 0x200;
         }

         return Vdp2Regs->EXTEN;
      case 0x004:
      {
         u16 tvstat = Vdp2Regs->TVSTAT;

         // Clear External latch and sync flags
         Vdp2Regs->TVSTAT &= 0xFCFF;

         // if TVMD's DISP bit is cleared, TVSTAT's VBLANK bit is always set
         if ((Vdp2Regs->TVMD & 0x8000)!=0)
            return tvstat;
         else
            return (tvstat | 0x8);
      }
      case 0x006:
         return Vdp2Regs->VRSIZE;
      case 0x008:
		    return Vdp2Regs->HCNT;
      case 0x00A:
         return Vdp2Regs->VCNT;
     case 0x00E:
        return Vdp2Regs->RAMCTL;
      default:
      {
         YuiMsg("Unhandled VDP2 word read: %08X\n", addr);
         break;
      }
   }

   return 0;
}

//////////////////////////////////////////////////////////////////////////////

u32 FASTCALL Vdp2ReadLong(SH2_struct *context, u8* mem, u32 addr) {
   LOG("VDP2 register long read = %08X\n", addr);
   addr &= 0x1FF;
   u16 hi = Vdp2ReadWord(context, mem, addr);
   u16 lo = Vdp2ReadWord(context, mem, addr+2);
   return (hi<<16)|lo;
}

//////////////////////////////////////////////////////////////////////////////

void FASTCALL Vdp2WriteByte(SH2_struct *context, u8* mem, u32 addr, UNUSED u8 val) {
   LOG("VDP2 register byte write = %08X\n", addr);
   addr &= 0x1FF;
}

void FASTCALL Vdp2WriteWord(SH2_struct *context, u8* mem, u32 addr, u16 val) {
   addr &= 0x1FF;
   switch (addr)
   {
      case 0x000:
         Vdp2Regs->TVMD = val;
         /* A mid-frame VRESO change may only SHORTEN the current field, and
          * only while we are still above the new last display raster. */
         if ((yabsys.LineCount < yabsys.VBlankLineCount) &&
             (yabsys.LineCount < Vdp2VBlankLine()) &&
             (Vdp2VBlankLine() < yabsys.VBlankLineCount)) {
           //Safe to change right now
           yabsys.VBlankLineCount = Vdp2VBlankLine();
         }
         /* Pass the full HRESO2-0 field, not just bit 0: the per-raster
          * VDP1 budget differs for normal (1708/1820) and exclusive
          * monitor modes (852/848). VDP1 Manual Table 4.4 p.49. */
         Vdp1SetRaster(Vdp2Regs->TVMD & 0x7);
         updateCyclePattern();
         return;
      case 0x002:
         Vdp2Regs->EXTEN = val;
         return;
      case 0x004:
         // TVSTAT is read-only
         return;
      case 0x006:
         Vdp2Regs->VRSIZE = val;
         return;
      case 0x008:
         // HCNT is read-only
         return;
      case 0x00A:
         // VCNT is read-only
         return;
      case 0x00C:
         // Reserved
         return;
      case 0x00E:
         Vdp2Regs->RAMCTL = val;
         if (Vdp2Internal.ColorMode != ((val >> 12) & 0x3) ) {
           Vdp2Internal.ColorMode = (val >> 12) & 0x3;
           //A EXTRAIRE
           nbAddrToUpdate = 1;
         }
         updateCyclePattern();
         return;
      case 0x010:
         Vdp2Regs->CYCA0L = val;
         updateCyclePattern();
         return;
      case 0x012:
         Vdp2Regs->CYCA0U = val;
         updateCyclePattern();
         return;
      case 0x014:
         Vdp2Regs->CYCA1L = val;
         updateCyclePattern();
         return;
      case 0x016:
         Vdp2Regs->CYCA1U = val;
         updateCyclePattern();
         return;
      case 0x018:
         Vdp2Regs->CYCB0L = val;
         updateCyclePattern();
         return;
      case 0x01A:
         Vdp2Regs->CYCB0U = val;
         updateCyclePattern();
         return;
      case 0x01C:
         Vdp2Regs->CYCB1L = val;
         updateCyclePattern();
         return;
      case 0x01E:
         Vdp2Regs->CYCB1U = val;
         updateCyclePattern();
         return;
      case 0x020:
         Vdp2Regs->BGON = val;
         updateCyclePattern();
         return;
      case 0x022:
         Vdp2Regs->MZCTL = val;
         return;
      case 0x024:
         Vdp2Regs->SFSEL = val;
         return;
      case 0x026:
         Vdp2Regs->SFCODE = val;
         return;
      case 0x028:
         Vdp2Regs->CHCTLA = val;
         return;
      case 0x02A:
         Vdp2Regs->CHCTLB = val;
         return;
      case 0x02C:
         Vdp2Regs->BMPNA = val;
         return;
      case 0x02E:
         Vdp2Regs->BMPNB = val;
         return;
      case 0x030:
         Vdp2Regs->PNCN0 = val;
         return;
      case 0x032:
         Vdp2Regs->PNCN1 = val;
         return;
      case 0x034:
         Vdp2Regs->PNCN2 = val;
         return;
      case 0x036:
         Vdp2Regs->PNCN3 = val;
         return;
      case 0x038:
         Vdp2Regs->PNCR = val;
         return;
      case 0x03A:
         Vdp2Regs->PLSZ = val;
         return;
      case 0x03C:
         Vdp2Regs->MPOFN = val;
         return;
      case 0x03E:
         Vdp2Regs->MPOFR = val;
         return;
      case 0x040:
         Vdp2Regs->MPABN0 = val;
         return;
      case 0x042:
         Vdp2Regs->MPCDN0 = val;
         return;
      case 0x044:
         Vdp2Regs->MPABN1 = val;
         return;
      case 0x046:
         Vdp2Regs->MPCDN1 = val;
         return;
      case 0x048:
         Vdp2Regs->MPABN2 = val;
         return;
      case 0x04A:
         Vdp2Regs->MPCDN2 = val;
         return;
      case 0x04C:
         Vdp2Regs->MPABN3 = val;
         return;
      case 0x04E:
         Vdp2Regs->MPCDN3 = val;
         return;
      case 0x050:
         Vdp2Regs->MPABRA = val;
         return;
      case 0x052:
         Vdp2Regs->MPCDRA = val;
         return;
      case 0x054:
         Vdp2Regs->MPEFRA = val;
         return;
      case 0x056:
         Vdp2Regs->MPGHRA = val;
         return;
      case 0x058:
         Vdp2Regs->MPIJRA = val;
         return;
      case 0x05A:
         Vdp2Regs->MPKLRA = val;
         return;
      case 0x05C:
         Vdp2Regs->MPMNRA = val;
         return;
      case 0x05E:
         Vdp2Regs->MPOPRA = val;
         return;
      case 0x060:
         Vdp2Regs->MPABRB = val;
         return;
      case 0x062:
         Vdp2Regs->MPCDRB = val;
         return;
      case 0x064:
         Vdp2Regs->MPEFRB = val;
         return;
      case 0x066:
         Vdp2Regs->MPGHRB = val;
         return;
      case 0x068:
         Vdp2Regs->MPIJRB = val;
         return;
      case 0x06A:
         Vdp2Regs->MPKLRB = val;
         return;
      case 0x06C:
         Vdp2Regs->MPMNRB = val;
         return;
      case 0x06E:
         Vdp2Regs->MPOPRB = val;
         return;
      case 0x070:
         Vdp2Regs->SCXIN0 = val;
         return;
      case 0x072:
         Vdp2Regs->SCXDN0 = val;
         return;
      case 0x074:
         Vdp2Regs->SCYIN0 = val;
         return;
      case 0x076:
         Vdp2Regs->SCYDN0 = val;
         return;
      case 0x078:
         Vdp2Regs->ZMXN0.part.I = val;
         return;
      case 0x07A:
         Vdp2Regs->ZMXN0.part.D = val;
         return;
      case 0x07C:
         Vdp2Regs->ZMYN0.part.I = val;
         return;
      case 0x07E:
         Vdp2Regs->ZMYN0.part.D = val;
         return;
      case 0x080:
         Vdp2Regs->SCXIN1 = val;
         return;
      case 0x082:
         Vdp2Regs->SCXDN1 = val;
         return;
      case 0x084:
         Vdp2Regs->SCYIN1 = val;
         return;
      case 0x086:
         Vdp2Regs->SCYDN1 = val;
         return;
      case 0x088:
         Vdp2Regs->ZMXN1.part.I = val;
         return;
      case 0x08A:
         Vdp2Regs->ZMXN1.part.D = val;
         return;
      case 0x08C:
         Vdp2Regs->ZMYN1.part.I = val;
         return;
      case 0x08E:
         Vdp2Regs->ZMYN1.part.D = val;
         return;
      case 0x090:
         Vdp2Regs->SCXN2 = val;
         return;
      case 0x092:
         Vdp2Regs->SCYN2 = val;
         Vdp2Nbg23YWritten[0] = 1;
         return;
      case 0x094:
         Vdp2Regs->SCXN3 = val;
         return;
      case 0x096:
         Vdp2Regs->SCYN3 = val;
         Vdp2Nbg23YWritten[1] = 1;
         return;
      case 0x098:
         Vdp2Regs->ZMCTL = val;
         return;
      case 0x09A:
         Vdp2Regs->SCRCTL = val;
         return;
      case 0x09C:
         Vdp2Regs->VCSTA.part.U = val;
         return;
      case 0x09E:
         Vdp2Regs->VCSTA.part.L = val;
         return;
      case 0x0A0:
         Vdp2Regs->LSTA0.part.U = val;
         return;
      case 0x0A2:
         Vdp2Regs->LSTA0.part.L = val;
         return;
      case 0x0A4:
         Vdp2Regs->LSTA1.part.U = val;
         return;
      case 0x0A6:
         Vdp2Regs->LSTA1.part.L = val;
         return;
      case 0x0A8:
         Vdp2Regs->LCTA.part.U = val;
         return;
      case 0x0AA:
         Vdp2Regs->LCTA.part.L = val;
         return;
      case 0x0AC:
         Vdp2Regs->BKTAU = val;
         return;
      case 0x0AE:
         Vdp2Regs->BKTAL = val;
         return;
      case 0x0B0:
         Vdp2Regs->RPMD = val;
         return;
      case 0x0B2:
         Vdp2Regs->RPRCTL = val;
         return;
      case 0x0B4:
         Vdp2Regs->KTCTL = val;
         return;
      case 0x0B6:
         Vdp2Regs->KTAOF = val;
         return;
      case 0x0B8:
         Vdp2Regs->OVPNRA = val;
         return;
      case 0x0BA:
         Vdp2Regs->OVPNRB = val;
         return;
      case 0x0BC:
         Vdp2Regs->RPTA.part.U = val;
         return;
      case 0x0BE:
         Vdp2Regs->RPTA.part.L = val;
         return;
      case 0x0C0:
         Vdp2Regs->WPSX0 = val;
         return;
      case 0x0C2:
         Vdp2Regs->WPSY0 = val;
         return;
      case 0x0C4:
         Vdp2Regs->WPEX0 = val;
         return;
      case 0x0C6:
         Vdp2Regs->WPEY0 = val;
         return;
      case 0x0C8:
         Vdp2Regs->WPSX1 = val;
         return;
      case 0x0CA:
         Vdp2Regs->WPSY1 = val;
         return;
      case 0x0CC:
         Vdp2Regs->WPEX1 = val;
         return;
      case 0x0CE:
         Vdp2Regs->WPEY1 = val;
         return;
      case 0x0D0:
         Vdp2Regs->WCTLA = val;
         return;
      case 0x0D2:
         Vdp2Regs->WCTLB = val;
         return;
      case 0x0D4:
         Vdp2Regs->WCTLC = val;
         return;
      case 0x0D6:
         Vdp2Regs->WCTLD = val;
         return;
      case 0x0D8:
         Vdp2Regs->LWTA0.part.U = val;
         return;
      case 0x0DA:
         Vdp2Regs->LWTA0.part.L = val;
         return;
      case 0x0DC:
         Vdp2Regs->LWTA1.part.U = val;
         return;
      case 0x0DE:
         Vdp2Regs->LWTA1.part.L = val;
         return;
      case 0x0E0:
         /* Le garde-fou du commit 694a0d28 tenait la categorie 8/16 bits du
          * nibble SPTYPE a sa valeur precedente quand elle ne concordait pas
          * avec TVMR au moment de l'ecriture. L'instrumentation montre qu'il
          * ne protege rien et corrompt l'etat :
          *
          *  - Hyper 3D Pinball, le jeu pour lequel il a ete ecrit : il ne se
          *    declenche jamais. Le jeu ecrit SPCTL pendant que TVMR concorde
          *    deja, puis bascule TVMR ensuite -- ce que le garde-fou ne
          *    revalide jamais.
          *  - Pro Yakyuu Greatest Nine '97 : il se declenche a repetition et
          *    dans les deux sens. Le jeu ecrit SPCTL=0x0023 (type 3) et le
          *    registre retient 0x002C (type C), une valeur jamais demandee.
          *
          * La discordance 8/16 bits n'est pas une anomalie a bloquer a
          * l'ecriture : common_glshader.c encode deja les quatre
          * combinaisons dans fb_mode et porte des variantes de shader
          * dediees aux cas discordants. Pro Yakyuu s'affiche correctement
          * via fb_mode = 1, avec un type 16 bits sur un frame buffer 8 bits.
          *
          * Le seul cas que le manuel exclut physiquement -- SPCLMD = 1 avec
          * un type 8 bits, qui n'a pas de bit 15 pour discriminer le format
          * de couleur (ST-58-R2 9.1 p.202) -- est traite au moment du
          * decodage, dans common_glshader.c. */
         Vdp2Regs->SPCTL = val;
         return;
      case 0x0E2:
         Vdp2Regs->SDCTL = val;
         return;
      case 0x0E4:
         Vdp2Regs->CRAOFA = val;
         return;
      case 0x0E6:
         Vdp2Regs->CRAOFB = val;
         return;
      case 0x0E8:
         Vdp2Regs->LNCLEN = val;
         return;
      case 0x0EA:
         Vdp2Regs->SFPRMD = val;
         return;
      case 0x0EC:
         Vdp2Regs->CCCTL = val;
         return;
      case 0x0EE:
         Vdp2Regs->SFCCMD = val;
         return;
      case 0x0F0:
         Vdp2Regs->PRISA = val;
         return;
      case 0x0F2:
         Vdp2Regs->PRISB = val;
         return;
      case 0x0F4:
         Vdp2Regs->PRISC = val;
         return;
      case 0x0F6:
         Vdp2Regs->PRISD = val;
         return;
      case 0x0F8:
         Vdp2Regs->PRINA = val;
         return;
      case 0x0FA:
         Vdp2Regs->PRINB = val;
         return;
      case 0x0FC:
         Vdp2Regs->PRIR = val;
         return;
      case 0x0FE:
         // Reserved
         return;
      case 0x100:
         Vdp2Regs->CCRSA = val;
         return;
      case 0x102:
         Vdp2Regs->CCRSB = val;
         return;
      case 0x104:
         Vdp2Regs->CCRSC = val;
         return;
      case 0x106:
         Vdp2Regs->CCRSD = val;
         return;
      case 0x108:
         Vdp2Regs->CCRNA = val;
         return;
      case 0x10A:
         Vdp2Regs->CCRNB = val;
         return;
      case 0x10C:
         Vdp2Regs->CCRR = val;
         return;
      case 0x10E:
         Vdp2Regs->CCRLB = val;
         return;
      case 0x110:
         Vdp2Regs->CLOFEN = val;
         return;
      case 0x112:
         Vdp2Regs->CLOFSL = val;
         return;
      case 0x114:
         Vdp2Regs->COAR = val;
         return;
      case 0x116:
         Vdp2Regs->COAG = val;
         return;
      case 0x118:
         Vdp2Regs->COAB = val;
         return;
      case 0x11A:
         Vdp2Regs->COBR = val;
         return;
      case 0x11C:
         Vdp2Regs->COBG = val;
         return;
      case 0x11E:
         Vdp2Regs->COBB = val;
         return;
      default:
      {
         LOG("Unhandled VDP2 word write: %08X\n", addr);
         break;
      }
   }
}

//////////////////////////////////////////////////////////////////////////////

void FASTCALL Vdp2WriteLong(SH2_struct *context, u8* mem, u32 addr, u32 val) {

   Vdp2WriteWord(context, mem, addr,val>>16);
   Vdp2WriteWord(context, mem, addr+2,val&0xFFFF);
   return;
}

//////////////////////////////////////////////////////////////////////////////

int Vdp2SaveState(void ** stream)
{
   int offset;

   offset = MemStateWriteHeader(stream, "VDP2", 1);

   // Write registers
   MemStateWrite((void *)Vdp2Regs, sizeof(Vdp2), 1, stream);

   // Write VDP2 ram
   MemStateWrite((void *)Vdp2Ram, 0x100000, 1, stream);

   // Write CRAM
   MemStateWrite((void *)Vdp2ColorRam, 0x1000, 1, stream);

   // Write internal variables
   MemStateWrite((void *)&Vdp2Internal, sizeof(Vdp2Internal_struct), 1, stream);

   return MemStateFinishHeader(stream, offset);
}

//////////////////////////////////////////////////////////////////////////////

int Vdp2LoadState(const void * stream, UNUSED int version, int size)
{
   // Read registers
   MemStateRead((void *)Vdp2Regs, sizeof(Vdp2), 1, stream);

   // Read VDP2 ram
   MemStateRead((void *)Vdp2Ram, 0x100000, 1, stream);

   // Read CRAM
   MemStateRead((void *)Vdp2ColorRam, 0x1000, 1, stream);

   // Read internal variables
   MemStateRead((void *)&Vdp2Internal, sizeof(Vdp2Internal_struct), 1, stream);

   Vdp2Ram_Updated = 1;

   if(VIDCore) VIDCore->Resize(0,0,0,0,0);

   nbAddrToUpdate = 1;

   return size;
}

//////////////////////////////////////////////////////////////////////////////

void ToggleNBG0(void)
{
   Vdp2External.disptoggle ^= 0x1;
}

//////////////////////////////////////////////////////////////////////////////

void ToggleNBG1(void)
{
   Vdp2External.disptoggle ^= 0x2;
}

//////////////////////////////////////////////////////////////////////////////

void ToggleNBG2(void)
{
   Vdp2External.disptoggle ^= 0x4;
}

//////////////////////////////////////////////////////////////////////////////

void ToggleNBG3(void)
{
   Vdp2External.disptoggle ^= 0x8;
}

//////////////////////////////////////////////////////////////////////////////

void ToggleRBG0(void)
{
   Vdp2External.disptoggle ^= 0x10;
}

//////////////////////////////////////////////////////////////////////////////

void ToggleRBG1(void)
{
   Vdp2External.disptoggle ^= 0x20;
}

//////////////////////////////////////////////////////////////////////////////

void ToggleFullScreen(void)
{
   if (VIDCore->IsFullscreen())
   {
      VIDCore->Resize(0,0,320, 224, 0);
   }
   else
   {
      VIDCore->Resize(0,0,320, 224, 1);
   }
}
