

================================================================
== Vitis HLS Report for 'dense_4'
================================================================
* Date:           Thu Aug 29 18:13:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.603 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15109|    15109|  0.151 ms|  0.151 ms|  15109|  15109|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2  |    15107|    15107|         5|          1|          1|  15104|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    215|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        7|    -|       8|      2|    -|
|Multiplexer      |        -|    -|       -|     95|    -|
|Register         |        -|    -|     261|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    1|     269|    408|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_16s_7s_24s_24_4_1_U32  |mac_muladd_16s_7s_24s_24_4_1  |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |                 Module                | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_biases_4_V_U   |dense_4_dense_biases_4_V_ROM_AUTO_1R   |        0|  8|   2|    0|     16|    8|     1|          128|
    |dense_weights_4_V_U  |dense_4_dense_weights_4_V_ROM_AUTO_1R  |        7|  0|   0|    0|  15104|    7|     1|       105728|
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                                       |        7|  8|   2|    0|  15120|   15|     2|       105856|
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_191_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln49_fu_165_p2         |         +|   0|  0|  21|          14|           1|
    |add_ln51_fu_233_p2         |         +|   0|  0|  17|          10|           1|
    |add_ln52_fu_222_p2         |         +|   0|  0|  21|          14|          14|
    |add_ln7_fu_322_p2          |         +|   0|  0|  22|          15|          15|
    |x_V_fu_316_p2              |         +|   0|  0|  23|          16|          16|
    |ap_condition_178           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_fu_328_p2      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln49_fu_159_p2        |      icmp|   0|  0|  12|          14|          12|
    |icmp_ln51_fu_177_p2        |      icmp|   0|  0|  11|          10|           8|
    |ifzero_fu_239_p2           |      icmp|   0|  0|  11|          10|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |output_r_d0                |    select|   0|  0|  15|           1|          15|
    |select_ln49_1_fu_197_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln49_2_fu_275_p3    |    select|   0|  0|  16|           1|           1|
    |select_ln49_fu_183_p3      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 215|         131|         103|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_lhs_load             |  14|          3|   16|         48|
    |i_fu_76                               |   9|          2|    5|         10|
    |indvar_flatten_fu_80                  |   9|          2|   14|         28|
    |j_fu_72                               |   9|          2|   10|         20|
    |lhs_fu_68                             |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|   92|        200|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |i_fu_76                           |   5|   0|    5|          0|
    |icmp_ln51_reg_390                 |   1|   0|    1|          0|
    |ifzero_reg_410                    |   1|   0|    1|          0|
    |indvar_flatten_fu_80              |  14|   0|   14|          0|
    |j_fu_72                           |  10|   0|   10|          0|
    |lhs_fu_68                         |  16|   0|   16|          0|
    |select_ln49_1_reg_395             |   5|   0|    5|          0|
    |zext_ln49_reg_424                 |   5|   0|   64|         59|
    |icmp_ln51_reg_390                 |  64|  32|    1|          0|
    |ifzero_reg_410                    |  64|  32|    1|          0|
    |select_ln49_1_reg_395             |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 261|  96|  135|         59|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       dense_4|  return value|
|input_r_address0   |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    4|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   15|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

