TimeQuest Timing Analyzer report for MIPS
Tue May 24 22:05:30 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 38.28 MHz ; 38.28 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
; 61.44 MHz ; 61.44 MHz       ; clock                         ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -28.694 ; -20776.250    ;
; clock                         ; -15.277 ; -586.389      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.530 ; -2.924        ;
; DivisorFrequencia:inst4|inst2 ; -0.397 ; -3.657        ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.694 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.692     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.462      ; 29.691     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.243 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.242     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.163 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 29.164     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -28.068 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 29.067     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.901 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.428      ; 28.865     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.879 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.463      ; 28.878     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.810 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.465      ; 28.811     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.808 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.777     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.675 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.439      ; 28.650     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.424      ; 28.634     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.670 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.433      ; 28.639     ;
; -27.609 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.429      ; 28.574     ;
; -27.609 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.429      ; 28.574     ;
; -27.609 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.429      ; 28.574     ;
; -27.609 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.429      ; 28.574     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                              ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 16.220     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -15.277 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.024     ; 16.218     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.788 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.731     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.765 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.706     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.024     ; 14.505     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -13.547 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock                         ; clock       ; 1.000        ; -0.022     ; 14.490     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.818 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.759     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.797 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.740     ;
; -12.703 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.464     ; 12.704     ;
; -12.703 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.466     ; 12.702     ;
; -12.645 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.460     ; 12.650     ;
; -12.645 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.462     ; 12.648     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.020     ; 13.570     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.568     ;
; -12.459 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.466     ; 12.458     ;
; -12.459 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.468     ; 12.456     ;
; -12.418 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.466     ; 12.417     ;
; -12.418 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|00                                                                                             ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.500        ; -0.468     ; 12.415     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.283 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.024     ; 13.224     ;
; -12.264 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.207     ;
; -12.264 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.207     ;
; -12.264 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.207     ;
; -12.264 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock                         ; clock       ; 1.000        ; -0.022     ; 13.207     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.530 ; DivisorFrequencia:inst4|inst2                                                                                                        ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 0.657      ;
; -2.030 ; DivisorFrequencia:inst4|inst2                                                                                                        ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.671      ; 0.657      ;
; -0.314 ; DivisorFrequencia:inst4|inst2                                                                                                        ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.726      ; 2.896      ;
; -0.080 ; DivisorFrequencia:inst4|inst2                                                                                                        ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.724      ; 3.128      ;
; 0.186  ; DivisorFrequencia:inst4|inst2                                                                                                        ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.726      ; 2.896      ;
; 0.391  ; DivisorFrequencia:inst4|inst                                                                                                         ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; DivisorFrequencia:inst4|inst1                                                                                                        ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.420  ; DivisorFrequencia:inst4|inst2                                                                                                        ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.724      ; 3.128      ;
; 0.522  ; DivisorFrequencia:inst4|inst1                                                                                                        ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; DivisorFrequencia:inst4|inst                                                                                                         ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 1.713  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 0.982      ;
; 1.714  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 0.983      ;
; 1.714  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 0.983      ;
; 1.960  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.464     ; 1.230      ;
; 1.967  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.462     ; 1.239      ;
; 1.979  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.462     ; 1.251      ;
; 2.002  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.463     ; 1.273      ;
; 2.002  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.463     ; 1.273      ;
; 2.006  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.463     ; 1.277      ;
; 2.196  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.467     ; 1.463      ;
; 2.211  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.467     ; 1.478      ;
; 2.215  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 1.484      ;
; 2.258  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.464     ; 1.528      ;
; 2.404  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.439     ; 1.699      ;
; 2.445  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.441     ; 1.738      ;
; 2.471  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                   ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 1.740      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a8~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a9~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a30~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a31~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a3~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a4~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a5~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a6~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 3.106  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 2.375      ;
; 3.149  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.466     ; 2.417      ;
; 3.239  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 2.508      ;
; 3.398  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.464     ; 2.668      ;
; 3.430  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|26                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.461     ; 2.703      ;
; 3.470  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.439     ; 2.765      ;
; 3.495  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.467     ; 2.762      ;
; 3.525  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.445     ; 2.814      ;
; 3.530  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.442     ; 2.822      ;
; 3.536  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.466     ; 2.804      ;
; 3.555  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.439     ; 2.850      ;
; 3.559  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|26                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.466     ; 2.827      ;
; 3.566  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.445     ; 2.855      ;
; 3.572  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.445     ; 2.861      ;
; 3.582  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.445     ; 2.871      ;
; 3.586  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.439     ; 2.881      ;
; 3.589  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.484     ; 2.839      ;
; 3.590  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.464     ; 2.860      ;
; 3.612  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.426     ; 2.920      ;
; 3.619  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.471     ; 2.882      ;
; 3.712  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.445     ; 3.001      ;
; 3.727  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.467     ; 2.994      ;
; 3.742  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.439     ; 3.037      ;
; 3.749  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.463     ; 3.020      ;
; 3.752  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.467     ; 3.019      ;
; 3.769  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.438     ; 3.065      ;
; 3.775  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.445     ; 3.064      ;
; 3.778  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.467     ; 3.045      ;
; 3.798  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.436     ; 3.096      ;
; 3.806  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.467     ; 3.073      ;
; 3.811  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.468     ; 3.077      ;
; 3.832  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.424     ; 3.142      ;
; 3.845  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.459     ; 3.120      ;
; 3.849  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|20                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.429     ; 3.154      ;
; 3.851  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.462     ; 3.123      ;
; 3.853  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.444     ; 3.143      ;
; 3.859  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.440     ; 3.153      ;
; 3.882  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg0                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.465     ; 3.151      ;
; 3.883  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|14                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.426     ; 3.191      ;
; 3.886  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.447     ; 3.173      ;
; 3.890  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.486     ; 3.138      ;
; 3.902  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22                                                                              ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.462     ; 3.174      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                ;
+--------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.397 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.207      ; 3.326      ;
; -0.397 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.207      ; 3.326      ;
; -0.397 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.207      ; 3.326      ;
; -0.364 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.208      ; 3.360      ;
; -0.364 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.208      ; 3.360      ;
; -0.361 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.208      ; 3.363      ;
; -0.361 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.208      ; 3.363      ;
; -0.361 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.208      ; 3.363      ;
; -0.131 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 3.594      ;
; -0.131 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 3.594      ;
; -0.131 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 3.594      ;
; -0.131 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 3.594      ;
; -0.131 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 3.594      ;
; 0.103  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.207      ; 3.326      ;
; 0.103  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.207      ; 3.326      ;
; 0.103  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.207      ; 3.326      ;
; 0.131  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.211      ; 3.858      ;
; 0.131  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.211      ; 3.858      ;
; 0.131  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.211      ; 3.858      ;
; 0.136  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.208      ; 3.360      ;
; 0.136  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.208      ; 3.360      ;
; 0.139  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.208      ; 3.363      ;
; 0.139  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.208      ; 3.363      ;
; 0.139  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.208      ; 3.363      ;
; 0.207  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.186      ; 3.909      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.293  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.021      ;
; 0.366  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.094      ;
; 0.366  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.094      ;
; 0.366  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.212      ; 4.094      ;
; 0.369  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.209      ; 3.594      ;
; 0.369  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.209      ; 3.594      ;
; 0.369  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.209      ; 3.594      ;
; 0.369  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.209      ; 3.594      ;
; 0.369  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.209      ; 3.594      ;
; 0.374  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 4.099      ;
; 0.374  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 4.099      ;
; 0.391  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; program_counter:ProgramCounter|lpm_dff:133|dffs[15]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[24]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[27]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.408  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.214      ; 4.138      ;
; 0.411  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.184      ; 4.111      ;
; 0.417  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 4.142      ;
; 0.422  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.181      ; 4.119      ;
; 0.438  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.185      ; 4.139      ;
; 0.456  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.206      ; 4.178      ;
; 0.456  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.206      ; 4.178      ;
; 0.456  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.206      ; 4.178      ;
; 0.456  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.206      ; 4.178      ;
; 0.456  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.206      ; 4.178      ;
; 0.456  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.206      ; 4.178      ;
; 0.467  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.172      ;
; 0.467  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.172      ;
; 0.467  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.172      ;
; 0.631  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.211      ; 3.858      ;
; 0.631  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.211      ; 3.858      ;
; 0.631  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.211      ; 3.858      ;
; 0.633  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.338      ;
; 0.633  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.338      ;
; 0.633  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.338      ;
; 0.633  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.338      ;
; 0.633  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.338      ;
; 0.633  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.338      ;
; 0.653  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 4.378      ;
; 0.653  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 4.378      ;
; 0.667  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.184      ; 4.367      ;
; 0.667  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.184      ; 4.367      ;
; 0.703  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.213      ; 4.432      ;
; 0.703  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.213      ; 4.432      ;
; 0.707  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.186      ; 3.909      ;
; 0.716  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.192      ; 4.424      ;
; 0.720  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.213      ; 4.449      ;
; 0.720  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.213      ; 4.449      ;
; 0.753  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.458      ;
; 0.753  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.458      ;
; 0.753  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.189      ; 4.458      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.793  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.212      ; 4.021      ;
; 0.802  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.207      ; 4.525      ;
; 0.802  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.207      ; 4.525      ;
; 0.802  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.207      ; 4.525      ;
; 0.803  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.176      ; 4.495      ;
; 0.809  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 4.534      ;
; 0.809  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.209      ; 4.534      ;
; 0.849  ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.208      ; 4.573      ;
+--------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Concat_out[*]    ; DivisorFrequencia:inst4|inst2 ; 19.638 ; 19.638 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[28]  ; DivisorFrequencia:inst4|inst2 ; 18.545 ; 18.545 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[29]  ; DivisorFrequencia:inst4|inst2 ; 18.513 ; 18.513 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[30]  ; DivisorFrequencia:inst4|inst2 ; 18.584 ; 18.584 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[31]  ; DivisorFrequencia:inst4|inst2 ; 19.638 ; 19.638 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 6.183  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.535 ; 10.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.257 ; 10.257 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.631  ; 8.631  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 9.431  ; 9.431  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.007  ; 9.007  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.073  ; 9.073  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.654  ; 9.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.117 ; 10.117 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 10.535 ; 10.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.321  ; 9.321  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.386  ; 8.386  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.358  ; 8.358  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.408  ; 8.408  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.136  ; 8.136  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.245  ; 8.245  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.437  ; 8.437  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.174  ; 8.174  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.370  ; 8.370  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.086  ; 8.086  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.132  ; 8.132  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.090  ; 8.090  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.293  ; 8.293  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.059  ; 8.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.757  ; 8.757  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.349  ; 8.349  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.461  ; 8.461  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.479  ; 8.479  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.480  ; 7.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.203  ; 8.203  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.202  ; 8.202  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.248  ; 8.248  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 8.425  ; 8.425  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.756  ; 8.756  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.449  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.015  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 33.614 ; 33.614 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 31.796 ; 31.796 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 32.900 ; 32.900 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 32.850 ; 32.850 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 32.731 ; 32.731 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 33.595 ; 33.595 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 32.392 ; 32.392 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 33.020 ; 33.020 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 33.600 ; 33.600 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 31.956 ; 31.956 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 33.047 ; 33.047 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 32.528 ; 32.528 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 32.012 ; 32.012 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 32.516 ; 32.516 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 31.980 ; 31.980 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 32.705 ; 32.705 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 33.614 ; 33.614 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 32.953 ; 32.953 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 32.801 ; 32.801 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 33.185 ; 33.185 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 33.111 ; 33.111 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 32.235 ; 32.235 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 32.135 ; 32.135 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 32.690 ; 32.690 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 32.268 ; 32.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 33.172 ; 33.172 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 32.892 ; 32.892 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 32.872 ; 32.872 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 32.334 ; 32.334 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 32.385 ; 32.385 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 32.365 ; 32.365 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 31.890 ; 31.890 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 33.065 ; 33.065 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 6.183  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.449  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.015  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.589 ; 14.589 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.652 ; 13.652 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.589 ; 14.589 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.220 ; 13.220 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.914 ; 13.914 ; Fall       ; clock                         ;
; Concat_out[*]    ; clock                         ; 13.231 ; 13.231 ; Fall       ; clock                         ;
;  Concat_out[2]   ; clock                         ; 12.291 ; 12.291 ; Fall       ; clock                         ;
;  Concat_out[3]   ; clock                         ; 12.541 ; 12.541 ; Fall       ; clock                         ;
;  Concat_out[4]   ; clock                         ; 13.231 ; 13.231 ; Fall       ; clock                         ;
;  Concat_out[5]   ; clock                         ; 12.053 ; 12.053 ; Fall       ; clock                         ;
;  Concat_out[6]   ; clock                         ; 13.125 ; 13.125 ; Fall       ; clock                         ;
;  Concat_out[7]   ; clock                         ; 11.686 ; 11.686 ; Fall       ; clock                         ;
;  Concat_out[8]   ; clock                         ; 11.643 ; 11.643 ; Fall       ; clock                         ;
;  Concat_out[9]   ; clock                         ; 12.387 ; 12.387 ; Fall       ; clock                         ;
;  Concat_out[10]  ; clock                         ; 12.430 ; 12.430 ; Fall       ; clock                         ;
;  Concat_out[11]  ; clock                         ; 12.601 ; 12.601 ; Fall       ; clock                         ;
;  Concat_out[12]  ; clock                         ; 12.145 ; 12.145 ; Fall       ; clock                         ;
;  Concat_out[13]  ; clock                         ; 11.645 ; 11.645 ; Fall       ; clock                         ;
;  Concat_out[14]  ; clock                         ; 11.717 ; 11.717 ; Fall       ; clock                         ;
;  Concat_out[15]  ; clock                         ; 11.499 ; 11.499 ; Fall       ; clock                         ;
;  Concat_out[16]  ; clock                         ; 12.735 ; 12.735 ; Fall       ; clock                         ;
;  Concat_out[17]  ; clock                         ; 12.620 ; 12.620 ; Fall       ; clock                         ;
;  Concat_out[18]  ; clock                         ; 12.398 ; 12.398 ; Fall       ; clock                         ;
;  Concat_out[19]  ; clock                         ; 11.901 ; 11.901 ; Fall       ; clock                         ;
;  Concat_out[20]  ; clock                         ; 11.944 ; 11.944 ; Fall       ; clock                         ;
;  Concat_out[21]  ; clock                         ; 12.594 ; 12.594 ; Fall       ; clock                         ;
;  Concat_out[22]  ; clock                         ; 11.996 ; 11.996 ; Fall       ; clock                         ;
;  Concat_out[23]  ; clock                         ; 12.289 ; 12.289 ; Fall       ; clock                         ;
;  Concat_out[24]  ; clock                         ; 12.339 ; 12.339 ; Fall       ; clock                         ;
;  Concat_out[25]  ; clock                         ; 12.161 ; 12.161 ; Fall       ; clock                         ;
;  Concat_out[26]  ; clock                         ; 12.483 ; 12.483 ; Fall       ; clock                         ;
;  Concat_out[27]  ; clock                         ; 11.944 ; 11.944 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.002 ; 11.002 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.655 ; 11.655 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.809 ; 11.809 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 10.416 ; 10.416 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 12.196 ; 12.196 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 12.086 ; 12.086 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.553 ; 11.553 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.297 ; 11.297 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.895 ; 11.895 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.472 ; 11.472 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.369 ; 11.369 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.846 ; 10.846 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.341 ; 11.341 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 10.844 ; 10.844 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.880 ; 10.880 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.144 ; 11.144 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.939 ; 11.939 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.527 ; 11.527 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.020 ; 12.020 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.620 ; 11.620 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.395 ; 11.395 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.721 ; 10.721 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 10.171 ; 10.171 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.824 ; 10.824 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 11.756 ; 11.756 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.049 ; 11.049 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.147 ; 12.147 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.540 ; 11.540 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 15.270 ; 15.270 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 14.842 ; 14.842 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.998 ; 14.998 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.998 ; 14.998 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 13.531 ; 13.531 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.157 ; 13.157 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.589 ; 14.589 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 15.236 ; 15.236 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 10.982 ; 10.982 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.665 ; 11.665 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.813 ; 11.813 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 10.432 ; 10.432 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 12.046 ; 12.046 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.012 ; 11.012 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.804 ; 11.804 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 10.442 ; 10.442 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 12.196 ; 12.196 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 12.086 ; 12.086 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.828 ; 11.828 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.502 ; 11.502 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.339 ; 11.339 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.986 ; 10.986 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.314 ; 11.314 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 10.844 ; 10.844 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.272 ; 11.272 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.663 ; 11.663 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 11.803 ; 11.803 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 10.432 ; 10.432 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.840 ; 11.840 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.858 ; 11.858 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.271 ; 11.271 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.895 ; 11.895 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 11.190 ; 11.190 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.339 ; 11.339 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 10.951 ; 10.951 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.341 ; 11.341 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.402 ; 11.402 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 10.856 ; 10.856 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.154 ; 11.154 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 11.189 ; 11.189 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.629 ; 11.629 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 12.020 ; 12.020 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.395 ; 11.395 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 10.711 ; 10.711 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 36.688 ; 36.688 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.870 ; 34.870 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 35.974 ; 35.974 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 35.924 ; 35.924 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 35.805 ; 35.805 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 36.669 ; 36.669 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 35.466 ; 35.466 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 36.094 ; 36.094 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 36.674 ; 36.674 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 35.030 ; 35.030 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 36.121 ; 36.121 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 35.602 ; 35.602 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 35.086 ; 35.086 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 35.590 ; 35.590 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 35.054 ; 35.054 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 35.779 ; 35.779 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 36.688 ; 36.688 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 36.027 ; 36.027 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 35.875 ; 35.875 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 36.259 ; 36.259 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 36.185 ; 36.185 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.309 ; 35.309 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 35.209 ; 35.209 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 35.764 ; 35.764 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 35.342 ; 35.342 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 36.246 ; 36.246 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 35.966 ; 35.966 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 35.946 ; 35.946 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 35.408 ; 35.408 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 35.459 ; 35.459 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 35.439 ; 35.439 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.964 ; 34.964 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 36.139 ; 36.139 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.127 ; 12.127 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 10.151 ; 10.151 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.824 ; 10.824 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.776 ; 11.776 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.049 ; 11.049 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.127 ; 12.127 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.067 ; 11.067 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.971 ; 10.971 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.331 ; 11.331 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 10.881 ; 10.881 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.615 ; 11.615 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.546 ; 10.546 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.721 ; 10.721 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.929 ; 11.929 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 10.860 ; 10.860 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.134 ; 11.134 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.929 ; 11.929 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.828 ; 11.828 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.261 ; 11.261 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.190 ; 11.190 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.369 ; 11.369 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Concat_out[*]    ; DivisorFrequencia:inst4|inst2 ; 8.246  ; 8.246  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[28]  ; DivisorFrequencia:inst4|inst2 ; 9.074  ; 9.074  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[29]  ; DivisorFrequencia:inst4|inst2 ; 8.981  ; 8.981  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[30]  ; DivisorFrequencia:inst4|inst2 ; 8.246  ; 8.246  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[31]  ; DivisorFrequencia:inst4|inst2 ; 9.573  ; 9.573  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 6.183  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.480  ; 7.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.257 ; 10.257 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.631  ; 8.631  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 9.431  ; 9.431  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.007  ; 9.007  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.073  ; 9.073  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.654  ; 9.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.117 ; 10.117 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 10.535 ; 10.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.321  ; 9.321  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.386  ; 8.386  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.358  ; 8.358  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.408  ; 8.408  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.136  ; 8.136  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.245  ; 8.245  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.437  ; 8.437  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.174  ; 8.174  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.370  ; 8.370  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.086  ; 8.086  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.132  ; 8.132  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.090  ; 8.090  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.293  ; 8.293  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.059  ; 8.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.757  ; 8.757  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.349  ; 8.349  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.461  ; 8.461  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.479  ; 8.479  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.480  ; 7.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.203  ; 8.203  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.202  ; 8.202  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.248  ; 8.248  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 8.425  ; 8.425  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.756  ; 8.756  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.449  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.015  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 8.043  ; 8.043  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 8.438  ; 8.438  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 8.761  ; 8.761  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 9.654  ; 9.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 9.316  ; 9.316  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 9.780  ; 9.780  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 10.508 ; 10.508 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 9.544  ; 9.544  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 10.236 ; 10.236 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 10.381 ; 10.381 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 9.378  ; 9.378  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 9.023  ; 9.023  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 9.600  ; 9.600  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 8.675  ; 8.675  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 9.291  ; 9.291  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 9.446  ; 9.446  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 9.001  ; 9.001  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 10.849 ; 10.849 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 9.193  ; 9.193  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 8.771  ; 8.771  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 9.969  ; 9.969  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 9.511  ; 9.511  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 8.043  ; 8.043  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 9.395  ; 9.395  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 9.767  ; 9.767  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 8.693  ; 8.693  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 9.491  ; 9.491  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 9.987  ; 9.987  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 8.059  ; 8.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 10.761 ; 10.761 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 9.827  ; 9.827  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 9.517  ; 9.517  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 10.770 ; 10.770 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 6.183  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.449  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.015  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 12.533 ; 12.533 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.533 ; 12.533 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 13.439 ; 13.439 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.343 ; 12.343 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.795 ; 12.795 ; Fall       ; clock                         ;
; Concat_out[*]    ; clock                         ; 11.499 ; 11.499 ; Fall       ; clock                         ;
;  Concat_out[2]   ; clock                         ; 12.291 ; 12.291 ; Fall       ; clock                         ;
;  Concat_out[3]   ; clock                         ; 12.541 ; 12.541 ; Fall       ; clock                         ;
;  Concat_out[4]   ; clock                         ; 13.231 ; 13.231 ; Fall       ; clock                         ;
;  Concat_out[5]   ; clock                         ; 12.053 ; 12.053 ; Fall       ; clock                         ;
;  Concat_out[6]   ; clock                         ; 13.125 ; 13.125 ; Fall       ; clock                         ;
;  Concat_out[7]   ; clock                         ; 11.686 ; 11.686 ; Fall       ; clock                         ;
;  Concat_out[8]   ; clock                         ; 11.643 ; 11.643 ; Fall       ; clock                         ;
;  Concat_out[9]   ; clock                         ; 12.387 ; 12.387 ; Fall       ; clock                         ;
;  Concat_out[10]  ; clock                         ; 12.430 ; 12.430 ; Fall       ; clock                         ;
;  Concat_out[11]  ; clock                         ; 12.601 ; 12.601 ; Fall       ; clock                         ;
;  Concat_out[12]  ; clock                         ; 12.145 ; 12.145 ; Fall       ; clock                         ;
;  Concat_out[13]  ; clock                         ; 11.645 ; 11.645 ; Fall       ; clock                         ;
;  Concat_out[14]  ; clock                         ; 11.717 ; 11.717 ; Fall       ; clock                         ;
;  Concat_out[15]  ; clock                         ; 11.499 ; 11.499 ; Fall       ; clock                         ;
;  Concat_out[16]  ; clock                         ; 12.735 ; 12.735 ; Fall       ; clock                         ;
;  Concat_out[17]  ; clock                         ; 12.620 ; 12.620 ; Fall       ; clock                         ;
;  Concat_out[18]  ; clock                         ; 12.398 ; 12.398 ; Fall       ; clock                         ;
;  Concat_out[19]  ; clock                         ; 11.901 ; 11.901 ; Fall       ; clock                         ;
;  Concat_out[20]  ; clock                         ; 11.944 ; 11.944 ; Fall       ; clock                         ;
;  Concat_out[21]  ; clock                         ; 12.594 ; 12.594 ; Fall       ; clock                         ;
;  Concat_out[22]  ; clock                         ; 11.996 ; 11.996 ; Fall       ; clock                         ;
;  Concat_out[23]  ; clock                         ; 12.289 ; 12.289 ; Fall       ; clock                         ;
;  Concat_out[24]  ; clock                         ; 12.339 ; 12.339 ; Fall       ; clock                         ;
;  Concat_out[25]  ; clock                         ; 12.161 ; 12.161 ; Fall       ; clock                         ;
;  Concat_out[26]  ; clock                         ; 12.483 ; 12.483 ; Fall       ; clock                         ;
;  Concat_out[27]  ; clock                         ; 11.944 ; 11.944 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.171 ; 10.171 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.002 ; 11.002 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.655 ; 11.655 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.809 ; 11.809 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 10.416 ; 10.416 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 12.196 ; 12.196 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 12.086 ; 12.086 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.553 ; 11.553 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.297 ; 11.297 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.895 ; 11.895 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.472 ; 11.472 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.369 ; 11.369 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.846 ; 10.846 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.341 ; 11.341 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 10.844 ; 10.844 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.880 ; 10.880 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.144 ; 11.144 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.939 ; 11.939 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.527 ; 11.527 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.020 ; 12.020 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.620 ; 11.620 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.395 ; 11.395 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.721 ; 10.721 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 10.171 ; 10.171 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.824 ; 10.824 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 11.756 ; 11.756 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.049 ; 11.049 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.147 ; 12.147 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.540 ; 11.540 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 13.227 ; 13.227 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.711 ; 13.711 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 11.549 ; 11.549 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 11.549 ; 11.549 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.856 ; 12.856 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.304 ; 12.304 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 13.439 ; 13.439 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 10.432 ; 10.432 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 10.982 ; 10.982 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.665 ; 11.665 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.813 ; 11.813 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 10.432 ; 10.432 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 12.046 ; 12.046 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.442 ; 10.442 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.012 ; 11.012 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.804 ; 11.804 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 10.442 ; 10.442 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 12.196 ; 12.196 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 12.086 ; 12.086 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.828 ; 11.828 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.502 ; 11.502 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.339 ; 11.339 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.986 ; 10.986 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.314 ; 11.314 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 10.844 ; 10.844 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.272 ; 11.272 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.663 ; 11.663 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 11.803 ; 11.803 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 10.432 ; 10.432 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.840 ; 11.840 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.858 ; 11.858 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.271 ; 11.271 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.895 ; 11.895 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 11.190 ; 11.190 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.339 ; 11.339 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 10.951 ; 10.951 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.341 ; 11.341 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.402 ; 11.402 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 10.856 ; 10.856 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.154 ; 11.154 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 11.189 ; 11.189 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.629 ; 11.629 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 12.020 ; 12.020 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.395 ; 11.395 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 10.711 ; 10.711 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 13.343 ; 13.343 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 14.504 ; 14.504 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 15.285 ; 15.285 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 14.491 ; 14.491 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 14.272 ; 14.272 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 14.080 ; 14.080 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 14.571 ; 14.571 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 15.279 ; 15.279 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 14.050 ; 14.050 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 14.602 ; 14.602 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 15.293 ; 15.293 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 13.626 ; 13.626 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 14.767 ; 14.767 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 14.934 ; 14.934 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 13.343 ; 13.343 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 14.582 ; 14.582 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 15.290 ; 15.290 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 15.039 ; 15.039 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 14.554 ; 14.554 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 15.114 ; 15.114 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 14.941 ; 14.941 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 14.687 ; 14.687 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 14.383 ; 14.383 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 14.363 ; 14.363 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 14.905 ; 14.905 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 15.010 ; 15.010 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 15.170 ; 15.170 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 15.101 ; 15.101 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 14.451 ; 14.451 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 15.176 ; 15.176 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 14.611 ; 14.611 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 14.139 ; 14.139 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 15.148 ; 15.148 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 10.151 ; 10.151 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 10.151 ; 10.151 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.824 ; 10.824 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.776 ; 11.776 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.049 ; 11.049 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.127 ; 12.127 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.067 ; 11.067 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 10.881 ; 10.881 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.971 ; 10.971 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.331 ; 11.331 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 10.881 ; 10.881 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 10.546 ; 10.546 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.615 ; 11.615 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.546 ; 10.546 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.721 ; 10.721 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.860 ; 10.860 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 10.860 ; 10.860 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.134 ; 11.134 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.929 ; 11.929 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.190 ; 11.190 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.828 ; 11.828 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.261 ; 11.261 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.190 ; 11.190 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.369 ; 11.369 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -12.872 ; -9511.768     ;
; clock                         ; -6.786  ; -279.240      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.558 ; -2.655        ;
; DivisorFrequencia:inst4|inst2 ; -0.538 ; -12.659       ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.872 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.568     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 13.567     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.683 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.381     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.625 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.325     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.594 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.292     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.530 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.136      ; 13.198     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.526 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.166      ; 13.224     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.488 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.168      ; 13.188     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.469 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.143     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.134      ; 13.089     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.418 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 13.097     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.415 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 13.089     ;
; -12.412 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.138      ; 13.082     ;
; -12.412 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.138      ; 13.082     ;
; -12.412 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.138      ; 13.082     ;
; -12.412 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.138      ; 13.082     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.762      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.782 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.760      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.021     ; 7.120      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.121 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.023     ; 7.097      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -6.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.986      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.974      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.712 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.688      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.693 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.671      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.603 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.581      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.599 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.579      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.480 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.023     ; 6.456      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.474 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.452      ;
; -5.464 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.442      ;
; -5.464 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.442      ;
; -5.464 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.442      ;
; -5.464 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.021     ; 6.442      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.558 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 0.367      ;
; -1.058 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.632      ; 0.367      ;
; -0.601 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.692      ; 1.370      ;
; -0.496 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.690      ; 1.473      ;
; -0.101 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.692      ; 1.370      ;
; 0.004  ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.690      ; 1.473      ;
; 0.215  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 1.020  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 0.490      ;
; 1.020  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 0.490      ;
; 1.020  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 0.490      ;
; 1.135  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 0.607      ;
; 1.140  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 0.614      ;
; 1.146  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 0.620      ;
; 1.148  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 0.620      ;
; 1.150  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 0.622      ;
; 1.150  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 0.622      ;
; 1.245  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 0.713      ;
; 1.251  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 0.719      ;
; 1.254  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 0.724      ;
; 1.271  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 0.743      ;
; 1.331  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 0.822      ;
; 1.342  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.149     ; 0.831      ;
; 1.362  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_vg91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 0.832      ;
; 1.627  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 1.097      ;
; 1.653  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 1.123      ;
; 1.662  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.130      ;
; 1.733  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.205      ;
; 1.735  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.210      ;
; 1.779  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.270      ;
; 1.796  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.264      ;
; 1.797  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.288      ;
; 1.805  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.273      ;
; 1.819  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.287      ;
; 1.820  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.311      ;
; 1.825  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.312      ;
; 1.829  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.149     ; 1.318      ;
; 1.831  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.284      ;
; 1.834  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.321      ;
; 1.839  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.135     ; 1.342      ;
; 1.853  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.340      ;
; 1.858  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.330      ;
; 1.859  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.174     ; 1.323      ;
; 1.865  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.337      ;
; 1.866  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.146     ; 1.358      ;
; 1.867  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.335      ;
; 1.869  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.356      ;
; 1.878  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.365      ;
; 1.884  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.375      ;
; 1.912  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.171     ; 1.379      ;
; 1.914  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.143     ; 1.409      ;
; 1.923  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.398      ;
; 1.925  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.393      ;
; 1.931  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.418      ;
; 1.933  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.165     ; 1.406      ;
; 1.942  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.150     ; 1.430      ;
; 1.944  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.171     ; 1.411      ;
; 1.960  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.428      ;
; 1.965  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.133     ; 1.470      ;
; 1.968  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.172     ; 1.434      ;
; 1.972  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.138     ; 1.472      ;
; 1.973  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.165     ; 1.446      ;
; 1.979  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.152     ; 1.465      ;
; 1.981  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.472      ;
; 1.983  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.474      ;
; 1.984  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.187     ; 1.435      ;
; 1.984  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.187     ; 1.435      ;
; 1.987  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.474      ;
; 1.989  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.145     ; 1.482      ;
; 1.990  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.146     ; 1.482      ;
; 1.997  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.153     ; 1.482      ;
; 2.002  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.158     ; 1.482      ;
; 2.003  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.187     ; 1.454      ;
; 2.004  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.476      ;
; 2.008  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.159     ; 1.487      ;
; 2.013  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.142     ; 1.509      ;
; 2.018  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.471      ;
; 2.020  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.135     ; 1.523      ;
; 2.021  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.133     ; 1.526      ;
; 2.022  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.513      ;
; 2.025  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.169     ; 1.494      ;
; 2.026  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.174     ; 1.490      ;
; 2.030  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.505      ;
; 2.030  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.191     ; 1.477      ;
; 2.031  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.484      ;
; 2.032  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.504      ;
; 2.033  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg0                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 1.503      ;
; 2.034  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.143     ; 1.529      ;
; 2.035  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.140     ; 1.533      ;
; 2.037  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 1.505      ;
; 2.039  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.191     ; 1.486      ;
; 2.040  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.183     ; 1.495      ;
; 2.051  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.159     ; 1.530      ;
; 2.051  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.140     ; 1.549      ;
; 2.059  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 1.546      ;
; 2.060  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_datain_reg2                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.532      ;
; 2.060  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|02 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.191     ; 1.507      ;
; 2.060  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.159     ; 1.539      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.538 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 1.629      ;
; -0.538 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 1.629      ;
; -0.538 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 1.629      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.647      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.647      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.647      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.647      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.647      ;
; -0.415 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.754      ;
; -0.415 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.754      ;
; -0.415 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.754      ;
; -0.415 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.754      ;
; -0.415 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.876      ; 1.754      ;
; -0.288 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.879      ; 1.884      ;
; -0.288 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.879      ; 1.884      ;
; -0.288 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.879      ; 1.884      ;
; -0.246 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.854      ; 1.901      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.225 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.948      ;
; -0.186 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.878      ; 1.985      ;
; -0.186 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.878      ; 1.985      ;
; -0.181 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.992      ;
; -0.181 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.992      ;
; -0.181 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.992      ;
; -0.165 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.881      ; 2.009      ;
; -0.158 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.877      ; 2.012      ;
; -0.147 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.851      ; 1.997      ;
; -0.142 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.856      ; 2.007      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.028      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.028      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.028      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.028      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.028      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.028      ;
; -0.136 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.854      ; 2.011      ;
; -0.115 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.859      ; 2.037      ;
; -0.115 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.859      ; 2.037      ;
; -0.115 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.859      ; 2.037      ;
; -0.062 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.088      ;
; -0.062 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.088      ;
; -0.062 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.088      ;
; -0.062 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.088      ;
; -0.062 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.088      ;
; -0.062 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.088      ;
; -0.053 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.877      ; 2.117      ;
; -0.053 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.877      ; 2.117      ;
; -0.038 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.874      ; 1.629      ;
; -0.038 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.874      ; 1.629      ;
; -0.038 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.874      ; 1.629      ;
; -0.028 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.881      ; 2.146      ;
; -0.028 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.881      ; 2.146      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.856      ; 2.124      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.856      ; 2.124      ;
; -0.022 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.647      ;
; -0.022 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.647      ;
; -0.022 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.647      ;
; -0.022 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.647      ;
; -0.022 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.647      ;
; -0.012 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.881      ; 2.162      ;
; -0.012 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.881      ; 2.162      ;
; 0.000  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.862      ; 2.155      ;
; 0.009  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.859      ; 2.161      ;
; 0.009  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.859      ; 2.161      ;
; 0.009  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.859      ; 2.161      ;
; 0.014  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.181      ;
; 0.014  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.181      ;
; 0.014  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.874      ; 2.181      ;
; 0.029  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.878      ; 2.200      ;
; 0.029  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.878      ; 2.200      ;
; 0.036  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.875      ; 2.204      ;
; 0.043  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 2.216      ;
; 0.043  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 2.216      ;
; 0.043  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 2.216      ;
; 0.043  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 2.216      ;
; 0.056  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.847      ; 2.196      ;
; 0.073  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.856      ; 2.222      ;
; 0.073  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.856      ; 2.222      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.871      ; 2.243      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.871      ; 2.243      ;
; 0.082  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.871      ; 2.246      ;
; 0.082  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.871      ; 2.246      ;
; 0.082  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.871      ; 2.246      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.754      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.754      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.754      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.754      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.876      ; 1.754      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.257      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.257      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.257      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.257      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.257      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.257      ;
; 0.108  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.857      ; 2.258      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Concat_out[*]    ; DivisorFrequencia:inst4|inst2 ; 9.644  ; 9.644  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[28]  ; DivisorFrequencia:inst4|inst2 ; 9.196  ; 9.196  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[29]  ; DivisorFrequencia:inst4|inst2 ; 9.166  ; 9.166  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[30]  ; DivisorFrequencia:inst4|inst2 ; 9.138  ; 9.138  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[31]  ; DivisorFrequencia:inst4|inst2 ; 9.644  ; 9.644  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 3.158  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 5.561  ; 5.561  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.443  ; 5.443  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.771  ; 4.771  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.101  ; 5.101  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 4.948  ; 4.948  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.988  ; 4.988  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.219  ; 5.219  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.488  ; 5.488  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.561  ; 5.561  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.017  ; 5.017  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.601  ; 4.601  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.552  ; 4.552  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.578  ; 4.578  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.447  ; 4.447  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.503  ; 4.503  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.608  ; 4.608  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.480  ; 4.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.563  ; 4.563  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.470  ; 4.470  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.497  ; 4.497  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.423  ; 4.423  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.518  ; 4.518  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.403  ; 4.403  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.720  ; 4.720  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.555  ; 4.555  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.573  ; 4.573  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.625  ; 4.625  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.108  ; 4.108  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.460  ; 4.460  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.492  ; 4.492  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.488  ; 4.488  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.504  ; 4.504  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.727  ; 4.727  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.825  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.099  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 15.514 ; 15.514 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 14.699 ; 14.699 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 15.137 ; 15.137 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 15.119 ; 15.119 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 15.066 ; 15.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 15.442 ; 15.442 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 14.905 ; 14.905 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 15.208 ; 15.208 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 15.468 ; 15.468 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 14.691 ; 14.691 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 15.203 ; 15.203 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 15.021 ; 15.021 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 14.719 ; 14.719 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 14.898 ; 14.898 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 14.673 ; 14.673 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 15.047 ; 15.047 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 15.514 ; 15.514 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 15.179 ; 15.179 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 15.095 ; 15.095 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 15.294 ; 15.294 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 15.252 ; 15.252 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 14.855 ; 14.855 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 14.840 ; 14.840 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 15.066 ; 15.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 14.879 ; 14.879 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 15.245 ; 15.245 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 15.155 ; 15.155 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 15.153 ; 15.153 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 14.928 ; 14.928 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 14.938 ; 14.938 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 14.906 ; 14.906 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 14.666 ; 14.666 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 15.245 ; 15.245 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 3.158  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.825  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.099  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 8.068  ; 8.068  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.566  ; 7.566  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 8.068  ; 8.068  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.370  ; 7.370  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.689  ; 7.689  ; Fall       ; clock                         ;
; Concat_out[*]    ; clock                         ; 7.474  ; 7.474  ; Fall       ; clock                         ;
;  Concat_out[2]   ; clock                         ; 6.922  ; 6.922  ; Fall       ; clock                         ;
;  Concat_out[3]   ; clock                         ; 7.058  ; 7.058  ; Fall       ; clock                         ;
;  Concat_out[4]   ; clock                         ; 7.474  ; 7.474  ; Fall       ; clock                         ;
;  Concat_out[5]   ; clock                         ; 6.837  ; 6.837  ; Fall       ; clock                         ;
;  Concat_out[6]   ; clock                         ; 7.343  ; 7.343  ; Fall       ; clock                         ;
;  Concat_out[7]   ; clock                         ; 6.675  ; 6.675  ; Fall       ; clock                         ;
;  Concat_out[8]   ; clock                         ; 6.631  ; 6.631  ; Fall       ; clock                         ;
;  Concat_out[9]   ; clock                         ; 6.937  ; 6.937  ; Fall       ; clock                         ;
;  Concat_out[10]  ; clock                         ; 7.168  ; 7.168  ; Fall       ; clock                         ;
;  Concat_out[11]  ; clock                         ; 7.111  ; 7.111  ; Fall       ; clock                         ;
;  Concat_out[12]  ; clock                         ; 6.874  ; 6.874  ; Fall       ; clock                         ;
;  Concat_out[13]  ; clock                         ; 6.575  ; 6.575  ; Fall       ; clock                         ;
;  Concat_out[14]  ; clock                         ; 6.691  ; 6.691  ; Fall       ; clock                         ;
;  Concat_out[15]  ; clock                         ; 6.577  ; 6.577  ; Fall       ; clock                         ;
;  Concat_out[16]  ; clock                         ; 7.061  ; 7.061  ; Fall       ; clock                         ;
;  Concat_out[17]  ; clock                         ; 7.083  ; 7.083  ; Fall       ; clock                         ;
;  Concat_out[18]  ; clock                         ; 7.053  ; 7.053  ; Fall       ; clock                         ;
;  Concat_out[19]  ; clock                         ; 6.751  ; 6.751  ; Fall       ; clock                         ;
;  Concat_out[20]  ; clock                         ; 6.897  ; 6.897  ; Fall       ; clock                         ;
;  Concat_out[21]  ; clock                         ; 7.118  ; 7.118  ; Fall       ; clock                         ;
;  Concat_out[22]  ; clock                         ; 6.836  ; 6.836  ; Fall       ; clock                         ;
;  Concat_out[23]  ; clock                         ; 6.968  ; 6.968  ; Fall       ; clock                         ;
;  Concat_out[24]  ; clock                         ; 6.986  ; 6.986  ; Fall       ; clock                         ;
;  Concat_out[25]  ; clock                         ; 6.870  ; 6.870  ; Fall       ; clock                         ;
;  Concat_out[26]  ; clock                         ; 7.048  ; 7.048  ; Fall       ; clock                         ;
;  Concat_out[27]  ; clock                         ; 6.785  ; 6.785  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 7.136  ; 7.136  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.324  ; 6.324  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.679  ; 6.679  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.758  ; 6.758  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.036  ; 6.036  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.902  ; 6.902  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.884  ; 6.884  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.558  ; 6.558  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.443  ; 6.443  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.937  ; 6.937  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.552  ; 6.552  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.518  ; 6.518  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.205  ; 6.205  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 7.136  ; 7.136  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.526  ; 6.526  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.520  ; 6.520  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.263  ; 6.263  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.300  ; 6.300  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.434  ; 6.434  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.558  ; 6.558  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.762  ; 6.762  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.598  ; 6.598  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.877  ; 6.877  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.696  ; 6.696  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.545  ; 6.545  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.061  ; 6.061  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.228  ; 6.228  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 5.948  ; 5.948  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.341  ; 6.341  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.703  ; 6.703  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.394  ; 6.394  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.925  ; 6.925  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.615  ; 6.615  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 8.347  ; 8.347  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 8.190  ; 8.190  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 8.196  ; 8.196  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 8.196  ; 8.196  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.506  ; 7.506  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.334  ; 7.334  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 8.068  ; 8.068  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 8.368  ; 8.368  ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.917  ; 6.917  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.304  ; 6.304  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.689  ; 6.689  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.764  ; 6.764  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.051  ; 6.051  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.917  ; 6.917  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.844  ; 6.844  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.126  ; 7.126  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.334  ; 6.334  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.699  ; 6.699  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.754  ; 6.754  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.061  ; 6.061  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.902  ; 6.902  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.884  ; 6.884  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.675  ; 6.675  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.398  ; 6.398  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.916  ; 6.916  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.582  ; 6.582  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.488  ; 6.488  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.287  ; 6.287  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 7.126  ; 7.126  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.518  ; 6.518  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.490  ; 6.490  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.263  ; 6.263  ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 7.126  ; 7.126  ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.439  ; 6.439  ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.688  ; 6.688  ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.754  ; 6.754  ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.051  ; 6.051  ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.917  ; 6.917  ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.764  ; 6.764  ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.705  ; 6.705  ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.418  ; 6.418  ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.937  ; 6.937  ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.443  ; 6.443  ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.488  ; 6.488  ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.254  ; 6.254  ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 7.126  ; 7.126  ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.526  ; 6.526  ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.567  ; 6.567  ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.272  ; 6.272  ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.637  ; 6.637  ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.444  ; 6.444  ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.548  ; 6.548  ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.603  ; 6.603  ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.430  ; 6.430  ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.877  ; 6.877  ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.687  ; 6.687  ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.545  ; 6.545  ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.061  ; 6.061  ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.218  ; 6.218  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 17.548 ; 17.548 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 16.733 ; 16.733 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 17.171 ; 17.171 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 17.153 ; 17.153 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 17.100 ; 17.100 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 17.476 ; 17.476 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 16.939 ; 16.939 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 17.242 ; 17.242 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 17.502 ; 17.502 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 16.725 ; 16.725 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 17.237 ; 17.237 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 17.055 ; 17.055 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 16.753 ; 16.753 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 16.932 ; 16.932 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 16.707 ; 16.707 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 17.081 ; 17.081 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 17.548 ; 17.548 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 17.213 ; 17.213 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 17.129 ; 17.129 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 17.328 ; 17.328 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 17.286 ; 17.286 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 16.889 ; 16.889 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 16.874 ; 16.874 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 17.100 ; 17.100 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 16.913 ; 16.913 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 17.279 ; 17.279 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 17.189 ; 17.189 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 17.187 ; 17.187 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 16.962 ; 16.962 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 16.972 ; 16.972 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 16.940 ; 16.940 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 16.700 ; 16.700 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 17.279 ; 17.279 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.905  ; 6.905  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 5.928  ; 5.928  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.341  ; 6.341  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.723  ; 6.723  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.394  ; 6.394  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.905  ; 6.905  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.402  ; 6.402  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 7.136  ; 7.136  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.274  ; 6.274  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 7.136  ; 7.136  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.516  ; 6.516  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.490  ; 6.490  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.298  ; 6.298  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.772  ; 6.772  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.772  ; 6.772  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.693  ; 6.693  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.358  ; 6.358  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.113  ; 6.113  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.228  ; 6.228  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.752  ; 6.752  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.280  ; 6.280  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.424  ; 6.424  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.558  ; 6.558  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.752  ; 6.752  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.430  ; 6.430  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.916  ; 6.916  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.675  ; 6.675  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.408  ; 6.408  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.916  ; 6.916  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.443  ; 6.443  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.518  ; 6.518  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Concat_out[*]    ; DivisorFrequencia:inst4|inst2 ; 4.445 ; 4.445 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[28]  ; DivisorFrequencia:inst4|inst2 ; 4.865 ; 4.865 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[29]  ; DivisorFrequencia:inst4|inst2 ; 4.808 ; 4.808 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[30]  ; DivisorFrequencia:inst4|inst2 ; 4.445 ; 4.445 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[31]  ; DivisorFrequencia:inst4|inst2 ; 5.069 ; 5.069 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.158 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.108 ; 4.108 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.443 ; 5.443 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.771 ; 4.771 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.101 ; 5.101 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 4.948 ; 4.948 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.988 ; 4.988 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.219 ; 5.219 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.488 ; 5.488 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.561 ; 5.561 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.017 ; 5.017 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.601 ; 4.601 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.552 ; 4.552 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.578 ; 4.578 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.447 ; 4.447 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.503 ; 4.503 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.608 ; 4.608 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.480 ; 4.480 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.563 ; 4.563 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.470 ; 4.470 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.497 ; 4.497 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.423 ; 4.423 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.518 ; 4.518 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.403 ; 4.403 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.720 ; 4.720 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.555 ; 4.555 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.573 ; 4.573 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.625 ; 4.625 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.108 ; 4.108 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.460 ; 4.460 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.492 ; 4.492 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.488 ; 4.488 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.504 ; 4.504 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.727 ; 4.727 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.825 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.099 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.435 ; 4.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.619 ; 4.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.721 ; 4.721 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.093 ; 5.093 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 4.954 ; 4.954 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.148 ; 5.148 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.523 ; 5.523 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.085 ; 5.085 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.358 ; 5.358 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.404 ; 5.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.009 ; 5.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 4.868 ; 4.868 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.052 ; 5.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.637 ; 4.637 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 4.887 ; 4.887 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.011 ; 5.011 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 4.914 ; 4.914 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.654 ; 5.654 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 4.892 ; 4.892 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.751 ; 4.751 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.252 ; 5.252 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.022 ; 5.022 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 4.459 ; 4.459 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 4.984 ; 4.984 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.138 ; 5.138 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 4.691 ; 4.691 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.036 ; 5.036 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.239 ; 5.239 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.435 ; 4.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.582 ; 5.582 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.157 ; 5.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.974 ; 4.974 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 5.611 ; 5.611 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 3.158 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.825 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.099 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.057 ; 7.057 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.057 ; 7.057 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.558 ; 7.558 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.975 ; 6.975 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.180 ; 7.180 ; Fall       ; clock                         ;
; Concat_out[*]    ; clock                         ; 6.575 ; 6.575 ; Fall       ; clock                         ;
;  Concat_out[2]   ; clock                         ; 6.922 ; 6.922 ; Fall       ; clock                         ;
;  Concat_out[3]   ; clock                         ; 7.058 ; 7.058 ; Fall       ; clock                         ;
;  Concat_out[4]   ; clock                         ; 7.474 ; 7.474 ; Fall       ; clock                         ;
;  Concat_out[5]   ; clock                         ; 6.837 ; 6.837 ; Fall       ; clock                         ;
;  Concat_out[6]   ; clock                         ; 7.343 ; 7.343 ; Fall       ; clock                         ;
;  Concat_out[7]   ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  Concat_out[8]   ; clock                         ; 6.631 ; 6.631 ; Fall       ; clock                         ;
;  Concat_out[9]   ; clock                         ; 6.937 ; 6.937 ; Fall       ; clock                         ;
;  Concat_out[10]  ; clock                         ; 7.168 ; 7.168 ; Fall       ; clock                         ;
;  Concat_out[11]  ; clock                         ; 7.111 ; 7.111 ; Fall       ; clock                         ;
;  Concat_out[12]  ; clock                         ; 6.874 ; 6.874 ; Fall       ; clock                         ;
;  Concat_out[13]  ; clock                         ; 6.575 ; 6.575 ; Fall       ; clock                         ;
;  Concat_out[14]  ; clock                         ; 6.691 ; 6.691 ; Fall       ; clock                         ;
;  Concat_out[15]  ; clock                         ; 6.577 ; 6.577 ; Fall       ; clock                         ;
;  Concat_out[16]  ; clock                         ; 7.061 ; 7.061 ; Fall       ; clock                         ;
;  Concat_out[17]  ; clock                         ; 7.083 ; 7.083 ; Fall       ; clock                         ;
;  Concat_out[18]  ; clock                         ; 7.053 ; 7.053 ; Fall       ; clock                         ;
;  Concat_out[19]  ; clock                         ; 6.751 ; 6.751 ; Fall       ; clock                         ;
;  Concat_out[20]  ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  Concat_out[21]  ; clock                         ; 7.118 ; 7.118 ; Fall       ; clock                         ;
;  Concat_out[22]  ; clock                         ; 6.836 ; 6.836 ; Fall       ; clock                         ;
;  Concat_out[23]  ; clock                         ; 6.968 ; 6.968 ; Fall       ; clock                         ;
;  Concat_out[24]  ; clock                         ; 6.986 ; 6.986 ; Fall       ; clock                         ;
;  Concat_out[25]  ; clock                         ; 6.870 ; 6.870 ; Fall       ; clock                         ;
;  Concat_out[26]  ; clock                         ; 7.048 ; 7.048 ; Fall       ; clock                         ;
;  Concat_out[27]  ; clock                         ; 6.785 ; 6.785 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 5.948 ; 5.948 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.324 ; 6.324 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.679 ; 6.679 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.758 ; 6.758 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.036 ; 6.036 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.902 ; 6.902 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.558 ; 6.558 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.937 ; 6.937 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.552 ; 6.552 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.205 ; 6.205 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 7.136 ; 7.136 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.526 ; 6.526 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.520 ; 6.520 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.263 ; 6.263 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.300 ; 6.300 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.558 ; 6.558 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.762 ; 6.762 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.598 ; 6.598 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.877 ; 6.877 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.696 ; 6.696 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.545 ; 6.545 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.228 ; 6.228 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 5.948 ; 5.948 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.341 ; 6.341 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.703 ; 6.703 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.394 ; 6.394 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.925 ; 6.925 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.615 ; 6.615 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.367 ; 7.367 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.640 ; 7.640 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.579 ; 6.579 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.579 ; 6.579 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.222 ; 7.222 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.938 ; 6.938 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.558 ; 7.558 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.077 ; 7.077 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.304 ; 6.304 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.689 ; 6.689 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.764 ; 6.764 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.917 ; 6.917 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.844 ; 6.844 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.334 ; 6.334 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.699 ; 6.699 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.754 ; 6.754 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.902 ; 6.902 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.398 ; 6.398 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.916 ; 6.916 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.582 ; 6.582 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.488 ; 6.488 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.287 ; 6.287 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 7.126 ; 7.126 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.490 ; 6.490 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.263 ; 6.263 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.439 ; 6.439 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.688 ; 6.688 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.754 ; 6.754 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.917 ; 6.917 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.764 ; 6.764 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.705 ; 6.705 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.418 ; 6.418 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.937 ; 6.937 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.488 ; 6.488 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.254 ; 6.254 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 7.126 ; 7.126 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.526 ; 6.526 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.567 ; 6.567 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.272 ; 6.272 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.637 ; 6.637 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.444 ; 6.444 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.548 ; 6.548 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.603 ; 6.603 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.430 ; 6.430 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.877 ; 6.877 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.687 ; 6.687 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.545 ; 6.545 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.218 ; 6.218 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 7.337 ; 7.337 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 7.950 ; 7.950 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.277 ; 8.277 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.823 ; 7.823 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.755 ; 7.755 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.744 ; 7.744 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.941 ; 7.941 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 8.277 ; 8.277 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.715 ; 7.715 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.919 ; 7.919 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 8.265 ; 8.265 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.598 ; 7.598 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 8.011 ; 8.011 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 8.032 ; 8.032 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.337 ; 7.337 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.957 ; 7.957 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 8.323 ; 8.323 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 8.176 ; 8.176 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.932 ; 7.932 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 8.188 ; 8.188 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.117 ; 8.117 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.987 ; 7.987 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.905 ; 7.905 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.891 ; 7.891 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 8.105 ; 8.105 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 8.125 ; 8.125 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 8.265 ; 8.265 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 8.193 ; 8.193 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.914 ; 7.914 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.232 ; 8.232 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.967 ; 7.967 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.763 ; 7.763 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.225 ; 8.225 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 5.928 ; 5.928 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 5.928 ; 5.928 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.341 ; 6.341 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.723 ; 6.723 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.394 ; 6.394 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.905 ; 6.905 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.402 ; 6.402 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.274 ; 6.274 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.274 ; 6.274 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 7.136 ; 7.136 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.490 ; 6.490 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.298 ; 6.298 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.113 ; 6.113 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.772 ; 6.772 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.693 ; 6.693 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.358 ; 6.358 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.113 ; 6.113 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.228 ; 6.228 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.280 ; 6.280 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.280 ; 6.280 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.424 ; 6.424 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.558 ; 6.558 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.752 ; 6.752 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.430 ; 6.430 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.916 ; 6.916 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+--------------------------------+------------+---------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack               ; -28.694    ; -2.530  ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -28.694    ; -0.538  ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -15.277    ; -2.530  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -21362.639 ; -15.314 ; 0.0      ; 0.0     ; -1401.758           ;
;  DivisorFrequencia:inst4|inst2 ; -20776.250 ; -12.659 ; N/A      ; N/A     ; -1024.000           ;
;  clock                         ; -586.389   ; -2.924  ; N/A      ; N/A     ; -377.758            ;
+--------------------------------+------------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Concat_out[*]    ; DivisorFrequencia:inst4|inst2 ; 19.638 ; 19.638 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[28]  ; DivisorFrequencia:inst4|inst2 ; 18.545 ; 18.545 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[29]  ; DivisorFrequencia:inst4|inst2 ; 18.513 ; 18.513 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[30]  ; DivisorFrequencia:inst4|inst2 ; 18.584 ; 18.584 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[31]  ; DivisorFrequencia:inst4|inst2 ; 19.638 ; 19.638 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 6.183  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.535 ; 10.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.257 ; 10.257 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.631  ; 8.631  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 9.431  ; 9.431  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.007  ; 9.007  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.073  ; 9.073  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.654  ; 9.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.117 ; 10.117 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 10.535 ; 10.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.321  ; 9.321  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.386  ; 8.386  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.358  ; 8.358  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.408  ; 8.408  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.136  ; 8.136  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.245  ; 8.245  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.437  ; 8.437  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.174  ; 8.174  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.370  ; 8.370  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.086  ; 8.086  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.132  ; 8.132  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.090  ; 8.090  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.293  ; 8.293  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.059  ; 8.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.757  ; 8.757  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.349  ; 8.349  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.461  ; 8.461  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.479  ; 8.479  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.480  ; 7.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.203  ; 8.203  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.202  ; 8.202  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.248  ; 8.248  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 8.425  ; 8.425  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.756  ; 8.756  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.449  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.015  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 33.614 ; 33.614 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 31.796 ; 31.796 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 32.900 ; 32.900 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 32.850 ; 32.850 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 32.731 ; 32.731 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 33.595 ; 33.595 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 32.392 ; 32.392 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 33.020 ; 33.020 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 33.600 ; 33.600 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 31.956 ; 31.956 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 33.047 ; 33.047 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 32.528 ; 32.528 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 32.012 ; 32.012 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 32.516 ; 32.516 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 31.980 ; 31.980 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 32.705 ; 32.705 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 33.614 ; 33.614 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 32.953 ; 32.953 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 32.801 ; 32.801 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 33.185 ; 33.185 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 33.111 ; 33.111 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 32.235 ; 32.235 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 32.135 ; 32.135 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 32.690 ; 32.690 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 32.268 ; 32.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 33.172 ; 33.172 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 32.892 ; 32.892 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 32.872 ; 32.872 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 32.334 ; 32.334 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 32.385 ; 32.385 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 32.365 ; 32.365 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 31.890 ; 31.890 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 33.065 ; 33.065 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 6.183  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.449  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.015  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.589 ; 14.589 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.652 ; 13.652 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.589 ; 14.589 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.220 ; 13.220 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.914 ; 13.914 ; Fall       ; clock                         ;
; Concat_out[*]    ; clock                         ; 13.231 ; 13.231 ; Fall       ; clock                         ;
;  Concat_out[2]   ; clock                         ; 12.291 ; 12.291 ; Fall       ; clock                         ;
;  Concat_out[3]   ; clock                         ; 12.541 ; 12.541 ; Fall       ; clock                         ;
;  Concat_out[4]   ; clock                         ; 13.231 ; 13.231 ; Fall       ; clock                         ;
;  Concat_out[5]   ; clock                         ; 12.053 ; 12.053 ; Fall       ; clock                         ;
;  Concat_out[6]   ; clock                         ; 13.125 ; 13.125 ; Fall       ; clock                         ;
;  Concat_out[7]   ; clock                         ; 11.686 ; 11.686 ; Fall       ; clock                         ;
;  Concat_out[8]   ; clock                         ; 11.643 ; 11.643 ; Fall       ; clock                         ;
;  Concat_out[9]   ; clock                         ; 12.387 ; 12.387 ; Fall       ; clock                         ;
;  Concat_out[10]  ; clock                         ; 12.430 ; 12.430 ; Fall       ; clock                         ;
;  Concat_out[11]  ; clock                         ; 12.601 ; 12.601 ; Fall       ; clock                         ;
;  Concat_out[12]  ; clock                         ; 12.145 ; 12.145 ; Fall       ; clock                         ;
;  Concat_out[13]  ; clock                         ; 11.645 ; 11.645 ; Fall       ; clock                         ;
;  Concat_out[14]  ; clock                         ; 11.717 ; 11.717 ; Fall       ; clock                         ;
;  Concat_out[15]  ; clock                         ; 11.499 ; 11.499 ; Fall       ; clock                         ;
;  Concat_out[16]  ; clock                         ; 12.735 ; 12.735 ; Fall       ; clock                         ;
;  Concat_out[17]  ; clock                         ; 12.620 ; 12.620 ; Fall       ; clock                         ;
;  Concat_out[18]  ; clock                         ; 12.398 ; 12.398 ; Fall       ; clock                         ;
;  Concat_out[19]  ; clock                         ; 11.901 ; 11.901 ; Fall       ; clock                         ;
;  Concat_out[20]  ; clock                         ; 11.944 ; 11.944 ; Fall       ; clock                         ;
;  Concat_out[21]  ; clock                         ; 12.594 ; 12.594 ; Fall       ; clock                         ;
;  Concat_out[22]  ; clock                         ; 11.996 ; 11.996 ; Fall       ; clock                         ;
;  Concat_out[23]  ; clock                         ; 12.289 ; 12.289 ; Fall       ; clock                         ;
;  Concat_out[24]  ; clock                         ; 12.339 ; 12.339 ; Fall       ; clock                         ;
;  Concat_out[25]  ; clock                         ; 12.161 ; 12.161 ; Fall       ; clock                         ;
;  Concat_out[26]  ; clock                         ; 12.483 ; 12.483 ; Fall       ; clock                         ;
;  Concat_out[27]  ; clock                         ; 11.944 ; 11.944 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.002 ; 11.002 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.655 ; 11.655 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.809 ; 11.809 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 10.416 ; 10.416 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 12.196 ; 12.196 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 12.086 ; 12.086 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.553 ; 11.553 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.297 ; 11.297 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.895 ; 11.895 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.472 ; 11.472 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.369 ; 11.369 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.846 ; 10.846 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.341 ; 11.341 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 10.844 ; 10.844 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.880 ; 10.880 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.144 ; 11.144 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.939 ; 11.939 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.527 ; 11.527 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.020 ; 12.020 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.620 ; 11.620 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.395 ; 11.395 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.721 ; 10.721 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 10.171 ; 10.171 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.824 ; 10.824 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 11.756 ; 11.756 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.049 ; 11.049 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.147 ; 12.147 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.540 ; 11.540 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 15.270 ; 15.270 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 14.842 ; 14.842 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.998 ; 14.998 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.998 ; 14.998 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 13.531 ; 13.531 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.157 ; 13.157 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.589 ; 14.589 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 15.236 ; 15.236 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 10.982 ; 10.982 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.665 ; 11.665 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.813 ; 11.813 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 10.432 ; 10.432 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 12.046 ; 12.046 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.012 ; 11.012 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.804 ; 11.804 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 10.442 ; 10.442 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 12.196 ; 12.196 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 12.086 ; 12.086 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.828 ; 11.828 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.502 ; 11.502 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.339 ; 11.339 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.986 ; 10.986 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.314 ; 11.314 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 10.844 ; 10.844 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.272 ; 11.272 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.663 ; 11.663 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 11.803 ; 11.803 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 10.432 ; 10.432 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 12.214 ; 12.214 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.840 ; 11.840 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.858 ; 11.858 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.271 ; 11.271 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.895 ; 11.895 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 11.190 ; 11.190 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.339 ; 11.339 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 10.951 ; 10.951 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 12.428 ; 12.428 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.341 ; 11.341 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.402 ; 11.402 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 10.856 ; 10.856 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.154 ; 11.154 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 11.189 ; 11.189 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.629 ; 11.629 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 12.020 ; 12.020 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.395 ; 11.395 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 10.711 ; 10.711 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 36.688 ; 36.688 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.870 ; 34.870 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 35.974 ; 35.974 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 35.924 ; 35.924 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 35.805 ; 35.805 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 36.669 ; 36.669 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 35.466 ; 35.466 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 36.094 ; 36.094 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 36.674 ; 36.674 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 35.030 ; 35.030 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 36.121 ; 36.121 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 35.602 ; 35.602 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 35.086 ; 35.086 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 35.590 ; 35.590 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 35.054 ; 35.054 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 35.779 ; 35.779 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 36.688 ; 36.688 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 36.027 ; 36.027 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 35.875 ; 35.875 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 36.259 ; 36.259 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 36.185 ; 36.185 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.309 ; 35.309 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 35.209 ; 35.209 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 35.764 ; 35.764 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 35.342 ; 35.342 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 36.246 ; 36.246 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 35.966 ; 35.966 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 35.946 ; 35.946 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 35.408 ; 35.408 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 35.459 ; 35.459 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 35.439 ; 35.439 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.964 ; 34.964 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 36.139 ; 36.139 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.127 ; 12.127 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 10.151 ; 10.151 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.824 ; 10.824 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.776 ; 11.776 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.049 ; 11.049 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.127 ; 12.127 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.067 ; 11.067 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.971 ; 10.971 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.438 ; 12.438 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.331 ; 11.331 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 10.881 ; 10.881 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.615 ; 11.615 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.546 ; 10.546 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.721 ; 10.721 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.929 ; 11.929 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 10.860 ; 10.860 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.134 ; 11.134 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.929 ; 11.929 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.828 ; 11.828 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.261 ; 11.261 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.875 ; 11.875 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.190 ; 11.190 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.369 ; 11.369 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Concat_out[*]    ; DivisorFrequencia:inst4|inst2 ; 4.445 ; 4.445 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[28]  ; DivisorFrequencia:inst4|inst2 ; 4.865 ; 4.865 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[29]  ; DivisorFrequencia:inst4|inst2 ; 4.808 ; 4.808 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[30]  ; DivisorFrequencia:inst4|inst2 ; 4.445 ; 4.445 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  Concat_out[31]  ; DivisorFrequencia:inst4|inst2 ; 5.069 ; 5.069 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.158 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.108 ; 4.108 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.443 ; 5.443 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.771 ; 4.771 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.101 ; 5.101 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 4.948 ; 4.948 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.988 ; 4.988 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.219 ; 5.219 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.488 ; 5.488 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.561 ; 5.561 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.017 ; 5.017 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.601 ; 4.601 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.552 ; 4.552 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.578 ; 4.578 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.447 ; 4.447 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.503 ; 4.503 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.608 ; 4.608 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.480 ; 4.480 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.563 ; 4.563 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.470 ; 4.470 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.497 ; 4.497 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.423 ; 4.423 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.518 ; 4.518 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.403 ; 4.403 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.720 ; 4.720 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.555 ; 4.555 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.573 ; 4.573 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.625 ; 4.625 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.108 ; 4.108 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.460 ; 4.460 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.492 ; 4.492 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.488 ; 4.488 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.504 ; 4.504 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.727 ; 4.727 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.825 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.099 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.435 ; 4.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.619 ; 4.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.721 ; 4.721 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.093 ; 5.093 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 4.954 ; 4.954 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.148 ; 5.148 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.523 ; 5.523 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.085 ; 5.085 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.358 ; 5.358 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.404 ; 5.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.009 ; 5.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 4.868 ; 4.868 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.052 ; 5.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.637 ; 4.637 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 4.887 ; 4.887 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.011 ; 5.011 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 4.914 ; 4.914 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.654 ; 5.654 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 4.892 ; 4.892 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.751 ; 4.751 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.252 ; 5.252 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.022 ; 5.022 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 4.459 ; 4.459 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 4.984 ; 4.984 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.138 ; 5.138 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 4.691 ; 4.691 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.036 ; 5.036 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.239 ; 5.239 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.435 ; 4.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.582 ; 5.582 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.157 ; 5.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.974 ; 4.974 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 5.611 ; 5.611 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 3.158 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.825 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.099 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.057 ; 7.057 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.057 ; 7.057 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.558 ; 7.558 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.975 ; 6.975 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.180 ; 7.180 ; Fall       ; clock                         ;
; Concat_out[*]    ; clock                         ; 6.575 ; 6.575 ; Fall       ; clock                         ;
;  Concat_out[2]   ; clock                         ; 6.922 ; 6.922 ; Fall       ; clock                         ;
;  Concat_out[3]   ; clock                         ; 7.058 ; 7.058 ; Fall       ; clock                         ;
;  Concat_out[4]   ; clock                         ; 7.474 ; 7.474 ; Fall       ; clock                         ;
;  Concat_out[5]   ; clock                         ; 6.837 ; 6.837 ; Fall       ; clock                         ;
;  Concat_out[6]   ; clock                         ; 7.343 ; 7.343 ; Fall       ; clock                         ;
;  Concat_out[7]   ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  Concat_out[8]   ; clock                         ; 6.631 ; 6.631 ; Fall       ; clock                         ;
;  Concat_out[9]   ; clock                         ; 6.937 ; 6.937 ; Fall       ; clock                         ;
;  Concat_out[10]  ; clock                         ; 7.168 ; 7.168 ; Fall       ; clock                         ;
;  Concat_out[11]  ; clock                         ; 7.111 ; 7.111 ; Fall       ; clock                         ;
;  Concat_out[12]  ; clock                         ; 6.874 ; 6.874 ; Fall       ; clock                         ;
;  Concat_out[13]  ; clock                         ; 6.575 ; 6.575 ; Fall       ; clock                         ;
;  Concat_out[14]  ; clock                         ; 6.691 ; 6.691 ; Fall       ; clock                         ;
;  Concat_out[15]  ; clock                         ; 6.577 ; 6.577 ; Fall       ; clock                         ;
;  Concat_out[16]  ; clock                         ; 7.061 ; 7.061 ; Fall       ; clock                         ;
;  Concat_out[17]  ; clock                         ; 7.083 ; 7.083 ; Fall       ; clock                         ;
;  Concat_out[18]  ; clock                         ; 7.053 ; 7.053 ; Fall       ; clock                         ;
;  Concat_out[19]  ; clock                         ; 6.751 ; 6.751 ; Fall       ; clock                         ;
;  Concat_out[20]  ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  Concat_out[21]  ; clock                         ; 7.118 ; 7.118 ; Fall       ; clock                         ;
;  Concat_out[22]  ; clock                         ; 6.836 ; 6.836 ; Fall       ; clock                         ;
;  Concat_out[23]  ; clock                         ; 6.968 ; 6.968 ; Fall       ; clock                         ;
;  Concat_out[24]  ; clock                         ; 6.986 ; 6.986 ; Fall       ; clock                         ;
;  Concat_out[25]  ; clock                         ; 6.870 ; 6.870 ; Fall       ; clock                         ;
;  Concat_out[26]  ; clock                         ; 7.048 ; 7.048 ; Fall       ; clock                         ;
;  Concat_out[27]  ; clock                         ; 6.785 ; 6.785 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 5.948 ; 5.948 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.324 ; 6.324 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.679 ; 6.679 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.758 ; 6.758 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.036 ; 6.036 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.902 ; 6.902 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.558 ; 6.558 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.937 ; 6.937 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.552 ; 6.552 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.205 ; 6.205 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 7.136 ; 7.136 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.526 ; 6.526 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.520 ; 6.520 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.263 ; 6.263 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.300 ; 6.300 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.558 ; 6.558 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.762 ; 6.762 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.598 ; 6.598 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.877 ; 6.877 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.696 ; 6.696 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.545 ; 6.545 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.228 ; 6.228 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 5.948 ; 5.948 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.341 ; 6.341 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.703 ; 6.703 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.394 ; 6.394 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.925 ; 6.925 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.615 ; 6.615 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.367 ; 7.367 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.640 ; 7.640 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.579 ; 6.579 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.579 ; 6.579 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.222 ; 7.222 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.938 ; 6.938 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.558 ; 7.558 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.077 ; 7.077 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.304 ; 6.304 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.689 ; 6.689 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.764 ; 6.764 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.917 ; 6.917 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.844 ; 6.844 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.334 ; 6.334 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.699 ; 6.699 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.754 ; 6.754 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.902 ; 6.902 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.398 ; 6.398 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.916 ; 6.916 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.582 ; 6.582 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.488 ; 6.488 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.287 ; 6.287 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 7.126 ; 7.126 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.490 ; 6.490 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.263 ; 6.263 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.439 ; 6.439 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.688 ; 6.688 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.754 ; 6.754 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.051 ; 6.051 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.917 ; 6.917 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.764 ; 6.764 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.705 ; 6.705 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.418 ; 6.418 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.937 ; 6.937 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.488 ; 6.488 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.254 ; 6.254 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 7.126 ; 7.126 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.526 ; 6.526 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.567 ; 6.567 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.272 ; 6.272 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.637 ; 6.637 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.444 ; 6.444 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.548 ; 6.548 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.603 ; 6.603 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.430 ; 6.430 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.877 ; 6.877 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.687 ; 6.687 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.545 ; 6.545 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.061 ; 6.061 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.218 ; 6.218 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 7.337 ; 7.337 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 7.950 ; 7.950 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.277 ; 8.277 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.823 ; 7.823 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.755 ; 7.755 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.744 ; 7.744 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.941 ; 7.941 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 8.277 ; 8.277 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.715 ; 7.715 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.919 ; 7.919 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 8.265 ; 8.265 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.598 ; 7.598 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 8.011 ; 8.011 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 8.032 ; 8.032 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.337 ; 7.337 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.957 ; 7.957 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 8.323 ; 8.323 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 8.176 ; 8.176 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.932 ; 7.932 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 8.188 ; 8.188 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.117 ; 8.117 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.987 ; 7.987 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.905 ; 7.905 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.891 ; 7.891 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 8.105 ; 8.105 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 8.125 ; 8.125 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 8.265 ; 8.265 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 8.193 ; 8.193 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.914 ; 7.914 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.232 ; 8.232 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.967 ; 7.967 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.763 ; 7.763 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.225 ; 8.225 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 5.928 ; 5.928 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 5.928 ; 5.928 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.341 ; 6.341 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.723 ; 6.723 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.394 ; 6.394 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.905 ; 6.905 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.402 ; 6.402 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.274 ; 6.274 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.274 ; 6.274 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 7.136 ; 7.136 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.490 ; 6.490 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.298 ; 6.298 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.113 ; 6.113 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.772 ; 6.772 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.693 ; 6.693 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.358 ; 6.358 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.113 ; 6.113 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.228 ; 6.228 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.280 ; 6.280 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.280 ; 6.280 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.424 ; 6.424 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.558 ; 6.558 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.752 ; 6.752 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.430 ; 6.430 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.916 ; 6.916 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 101300   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 28312008 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2328365  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 101300   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 28312008 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2328365  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 212   ; 212   ;
; Unconstrained Output Port Paths ; 34101 ; 34101 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 24 22:05:28 2016
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -28.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -28.694    -20776.250 DivisorFrequencia:inst4|inst2 
    Info (332119):   -15.277      -586.389 clock 
Info (332146): Worst-case hold slack is -2.530
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.530        -2.924 clock 
    Info (332119):    -0.397        -3.657 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.872
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.872     -9511.768 DivisorFrequencia:inst4|inst2 
    Info (332119):    -6.786      -279.240 clock 
Info (332146): Worst-case hold slack is -1.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.558        -2.655 clock 
    Info (332119):    -0.538       -12.659 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Tue May 24 22:05:30 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


