{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_2_generated.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 56.7,
        "simulation_time(ms)": 45.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 55.9,
        "simulation_time(ms)": 45,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binops_generated.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 55,
        "simulation_time(ms)": 44.2,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "blob_merge_generated.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 5794.9,
        "simulation_time(ms)": 5513.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 17863,
        "latch": 532,
        "Adder": 3351,
        "generic logic size": 4,
        "Longest Path": 331,
        "Average Path": 5,
        "Estimated LUTs": 19213,
        "Total Node": 21747
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 28.3,
        "simulation_time(ms)": 19.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 16,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 29
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 19.4,
        "simulation_time(ms)": 11.8,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 53.3,
        "simulation_time(ms)": 43.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 72,
        "latch": 12,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 72,
        "Total Node": 108
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_18_18_18_generated.blif",
        "max_rss(MiB)": 28.9,
        "exec_time(ms)": 2281.8,
        "simulation_time(ms)": 2138.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7487,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 858,
        "Average Path": 5,
        "Estimated LUTs": 7739,
        "Total Node": 11251
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_8_8_8_generated.blif",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 416.6,
        "simulation_time(ms)": 381.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1566,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 228,
        "Average Path": 5,
        "Estimated LUTs": 1598,
        "Total Node": 2359
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fft_256_8_generated.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 2627.6,
        "simulation_time(ms)": 2495.5,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 9275,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 309,
        "Average Path": 7,
        "Estimated LUTs": 9895,
        "Total Node": 12486
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 696.3,
        "simulation_time(ms)": 632.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 437,
        "latch": 2110,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 99,
        "Average Path": 6,
        "Estimated LUTs": 437,
        "Total Node": 3411
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 66,
        "simulation_time(ms)": 53.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 50,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 258
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ch_intrinsics_generated.blif",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 185.7,
        "simulation_time(ms)": 170.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 567,
        "latch": 199,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 4,
        "Estimated LUTs": 592,
        "Total Node": 775
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "CRC33_D264_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 338.5,
        "simulation_time(ms)": 320.6,
        "test_coverage(%)": 100,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq1_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 229,
        "simulation_time(ms)": 206.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 127,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq2_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 172.1,
        "simulation_time(ms)": 152.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "fir_scu_rtl_restructured_for_cmm_exp_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 195.1,
        "simulation_time(ms)": 177,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 741,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 129,
        "Average Path": 5,
        "Estimated LUTs": 812,
        "Total Node": 979
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir1_generated.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 224.7,
        "simulation_time(ms)": 200.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 803,
        "latch": 188,
        "Adder": 173,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 107,
        "Average Path": 6,
        "Estimated LUTs": 807,
        "Total Node": 1171
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir_no_combinational_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 23.1,
        "simulation_time(ms)": 14.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 27,
        "Po": 10,
        "logic element": 611,
        "latch": 444,
        "Adder": 117,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 115,
        "Average Path": 5,
        "Estimated LUTs": 618,
        "Total Node": 1178
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "LU8PEEng_generated.blif",
        "max_rss(MiB)": 2591.3,
        "exec_time(ms)": 21052.3,
        "simulation_time(ms)": 20153.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 52949,
        "latch": 6468,
        "Adder": 4682,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 4541,
        "Average Path": 5,
        "Estimated LUTs": 56243,
        "Total Node": 65517
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "matmul_generated.blif",
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 14.6,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 35,
        "latch": 5,
        "Adder": 13,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 35,
        "Total Node": 56
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mcml_generated.blif",
        "max_rss(MiB)": 1049.2,
        "exec_time(ms)": 75691.2,
        "simulation_time(ms)": 72384,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184428,
        "latch": 51617,
        "Adder": 27390,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19604,
        "Average Path": 5,
        "Estimated LUTs": 193230,
        "Total Node": 263811
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memory_controller_generated.blif",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 36.2,
        "simulation_time(ms)": 27.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 12,
        "latch": 12,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 33
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mkPktMerge_generated.blif",
        "max_rss(MiB)": 819.2,
        "exec_time(ms)": 1403.5,
        "simulation_time(ms)": 1342.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 671,
        "latch": 36,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 106,
        "Average Path": 5,
        "Estimated LUTs": 671,
        "Total Node": 1209
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "oc54_cpu_generated.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 874.8,
        "simulation_time(ms)": 814.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 3977,
        "latch": 419,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1041,
        "Average Path": 5,
        "Estimated LUTs": 4182,
        "Total Node": 4897
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational_generated.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 419.1,
        "simulation_time(ms)": 388.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1621,
        "latch": 599,
        "Adder": 118,
        "generic logic size": 4,
        "Longest Path": 91,
        "Average Path": 5,
        "Estimated LUTs": 1668,
        "Total Node": 2339
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sha_generated.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 1104.2,
        "simulation_time(ms)": 1042.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4872,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2423,
        "Average Path": 5,
        "Estimated LUTs": 5095,
        "Total Node": 6092
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision0_generated.blif",
        "max_rss(MiB)": 1848.7,
        "exec_time(ms)": 8249.9,
        "simulation_time(ms)": 7879.9,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 11131,
        "latch": 11897,
        "Adder": 2727,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 184,
        "Average Path": 5,
        "Estimated LUTs": 11275,
        "Total Node": 26780
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision1_generated.blif",
        "max_rss(MiB)": 52.4,
        "exec_time(ms)": 6125.4,
        "simulation_time(ms)": 5826.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11352,
        "latch": 11449,
        "Adder": 2332,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 201,
        "Average Path": 5,
        "Estimated LUTs": 11379,
        "Total Node": 25286
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision2_generated.blif",
        "max_rss(MiB)": 91.1,
        "exec_time(ms)": 12548.3,
        "simulation_time(ms)": 11610.3,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10525,
        "latch": 15833,
        "Adder": 12471,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10539,
        "Total Node": 39298
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision3_generated.blif",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 273,
        "simulation_time(ms)": 252.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1170,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 78,
        "Average Path": 5,
        "Estimated LUTs": 1483,
        "Total Node": 1299
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
