#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Sep 12 15:30:22 2018
# Process ID: 4508
# Current directory: E:/Desktop/ElevatorControlSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10620 E:\Desktop\ElevatorControlSystem\ElevatorControlSystem.xpr
# Log file: E:/Desktop/ElevatorControlSystem/vivado.log
# Journal file: E:/Desktop/ElevatorControlSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 800.293 ; gain = 111.871
set_property top show_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=8)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim/xsim.dir/show_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim/xsim.dir/show_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 12 15:41:36 2018. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 54.484 ; gain = 1.531
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 12 15:41:36 2018...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 822.492 ; gain = 5.672
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 836.457 ; gain = 19.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 841.332 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=8)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 853.816 ; gain = 12.484
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Sep 12 15:56:50 2018] Launched synth_1...
Run output will be captured here: E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Sep 12 16:00:26 2018] Launched impl_1...
Run output will be captured here: E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Sep 12 16:06:22 2018] Launched impl_1...
Run output will be captured here: E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 12 16:10:19 2018...
