// Seed: 2598497349
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin
    id_2 = id_3;
    assume #1  (1)
    else $display(1, id_2, id_3);
  end
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2,
    output uwire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri1 id_6
);
  wire id_8;
  assign id_3 = 1;
  module_0(
      id_8, id_8, id_8
  );
endmodule
