

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Thu Dec 26 20:23:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.716|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  103737|  103737|  103737|  103737|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  103736|  103736|     12967|          -|          -|     8|    no    |
        | + Loop 1.1          |   12964|   12964|       926|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     924|     924|        66|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      64|      64|         4|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    243|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     213|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     226|    355|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U33  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    |SeparableConv2D_1_w_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s  |        1|   0|   0|    0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        1|  13|   2|    0|   136|   28|     2|         2024|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_192_p2     |     +    |      0|  0|  13|          11|           8|
    |add_ln23_1_fu_327_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln23_2_fu_341_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln23_8_fu_312_p2   |     +    |      0|  0|  12|          12|           8|
    |add_ln23_fu_318_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln30_1_fu_384_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln30_fu_376_p2     |     +    |      0|  0|  15|           9|           9|
    |buffer_3_fu_413_p2     |     +    |      0|  0|  23|          16|          16|
    |in_d_fu_302_p2         |     +    |      0|  0|  15|           5|           1|
    |out_d_fu_204_p2        |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_236_p2        |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_282_p2        |     +    |      0|  0|  13|           4|           1|
    |sub_ln23_fu_266_p2     |     -    |      0|  0|  15|           9|           9|
    |icmp_ln16_fu_198_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln17_fu_230_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln18_fu_276_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_296_p2    |   icmp   |      0|  0|  11|           5|           6|
    |select_ln27_fu_363_p3  |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 243|         136|         116|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |buffer_0_reg_156  |   9|          2|   16|         32|
    |in_d_0_reg_166    |   9|          2|    5|         10|
    |out_d_0_reg_112   |   9|          2|    4|          8|
    |out_h_0_reg_134   |   9|          2|    4|          8|
    |out_w_0_reg_145   |   9|          2|    4|          8|
    |phi_mul1_reg_123  |   9|          2|   11|         22|
    |phi_mul_reg_177   |   9|          2|   12|         24|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         24|   57|        122|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_1_w_3_reg_527  |  15|   0|   15|          0|
    |add_ln16_reg_430               |  11|   0|   11|          0|
    |add_ln23_8_reg_507             |  12|   0|   12|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |buffer_0_reg_156               |  16|   0|   16|          0|
    |in_d_0_reg_166                 |   5|   0|    5|          0|
    |in_d_reg_502                   |   5|   0|    5|          0|
    |input_load_reg_522             |  16|   0|   16|          0|
    |out_d_0_reg_112                |   4|   0|    4|          0|
    |out_d_reg_438                  |   4|   0|    4|          0|
    |out_h_0_reg_134                |   4|   0|    4|          0|
    |out_h_reg_466                  |   4|   0|    4|          0|
    |out_w_0_reg_145                |   4|   0|    4|          0|
    |out_w_reg_484                  |   4|   0|    4|          0|
    |phi_mul1_reg_123               |  11|   0|   11|          0|
    |phi_mul_reg_177                |  12|   0|   12|          0|
    |sext_ln19_reg_458              |  16|   0|   16|          0|
    |sext_ln23_reg_476              |  12|   0|   13|          1|
    |shl_ln_reg_453                 |   3|   0|    7|          4|
    |sub_ln23_reg_471               |   8|   0|    9|          1|
    |trunc_ln23_reg_448             |   3|   0|    3|          0|
    |trunc_ln4_reg_532              |  16|   0|   16|          0|
    |zext_ln16_reg_425              |  11|   0|   12|          1|
    |zext_ln20_1_reg_494            |   4|   0|   12|          8|
    |zext_ln20_reg_489              |   4|   0|    9|          5|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 213|   0|  233|         20|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

