// Seed: 391743161
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    output wor id_5,
    output logic id_6,
    output tri1 id_7,
    output supply1 id_8,
    output uwire id_9
);
  assign id_5 = id_4;
  wire id_11;
  reg  id_12;
  wor  id_13;
  wire id_14;
  always @(negedge 1);
  wor id_15 = 1;
  always begin
    id_6 <= id_12;
  end
  assign id_13 = id_4;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    input  tri1  id_2,
    input  wor   id_3,
    output wor   id_4,
    output logic id_5
);
  always begin
    id_5 <= id_2 - id_0;
    while (1) id_4 = 1;
    $display(id_1);
  end
  module_0(
      id_4, id_4, id_2, id_1, id_0, id_4, id_5, id_4, id_4, id_4
  );
endmodule
