<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>glip: Nexys4 DDR UART Loopback Demo</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">glip
   &#160;<span id="projectnumber">0.1.0-dev</span>
   </div>
   <div id="projectbrief">The Generic Logic Interfacing Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>GLIP&#160;Introduction</span></a></li>
      <li><a href="examples.html"><span>Demos</span></a></li>
      <li><a href="modules.html"><span>Documentation</span></a></li>
      <li><a href="download.html"><span>Download</span></a></li>
      <li><a href="contact.html"><span>Contact</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__backend__uart-examples-nexys4ddr__loopback.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">Nexys4 DDR UART Loopback Demo<div class="ingroups"><a class="el" href="group__backend.html">Backends</a> &raquo; <a class="el" href="group__backend__uart.html">UART</a> &raquo; <a class="el" href="group__backend__uart-logic.html">UART FPGA Logic</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<p>This demo implements a loopback in the device. The seven segment display is used to show the current throughput in the loopback.</p>
<p>This demo assumes basic familiarity with Xilinx Vivado and using an FPGA.</p>
<h2>Prerequisites </h2>
<p>For this demo you need:</p>
<ul>
<li><a href="http://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/">Digilent's Nexys 4 DDR Board</a></li>
<li><a href="http://www.xilinx.com/products/design-tools/vivado/">Xilinx Vivado</a> (the free WebPack edition is sufficient), version 2015.4 or higher</li>
</ul>
<h2>Download and compile glip </h2>
<p>If you have not done this before you need to download and build glip: </p><pre class="fragment">git clone https://github.com/TUM-LIS/glip.git
cd glip
./autogen.sh
mkdir build; cd build
../configure --enable-uart
make
sudo make install
</pre><h2>Synthesize the design </h2>
<p>Synthesize the example design with Xilinx Vivado. </p><pre class="fragment">cd GLIP_SOURCES/src/backend_uart/logic/demo/nexys4ddr
make vivado-project
vivado vivado/nexys4ddr.xpr
</pre><p>In vivado run the implementation and generate the bitstream.</p>
<h2>Configure the FPGA </h2>
<p>When the bitstream has been succesfully generated, open the Hardware Manager in Vivado, turn the board on and program the device.</p>
<h2>Execute the loopback measurement tool </h2>
<p>Execute the GLIP tool "Loopback Measure" that measures the loopback performance.</p>
<p>Before you start the measurement, make sure to set the DIP switches on Nexys 4 DDR board below the 7-segment display all to OFF, i.e. they all point towards the bottom of the PCB and away from the 7-segment display (this enables loopback mode). The 7-segment display should now display all zeros.</p>
<p>The design is set to 12 MBaud/s in the toplevel verilog file, we need to pass this speed to GLIP using the <code>speed</code> parameter. Run the loopback measurement tool like this: </p><pre class="fragment">glip_loopback_measure -b uart -ospeed=12000000,device=/dev/ttyUSB0
</pre><p>If the UART device cannot be found at <code>/dev/ttyUSB0</code> try others like <code>/dev/ttyUSB1</code> etc. If you can see the device, but cannot open, check the permissions.</p>
<p>The performance should be 1170 kByte/s bidirectional. </p>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu May 4 2017 22:04:12 for glip by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
