<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/andy/Downloads/tmp/colorbar_gen/colorbar/synlog/colorbar_colorbar_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>pll_sensor_clk_uniq_1|CLKOP_inferred_clock</data>
<data>100.0 MHz</data>
<data>87.0 MHz</data>
<data>-1.496</data>
</row>
<row>
<data>reveal_coretop|jtck_inferred_clock[0]</data>
<data>100.0 MHz</data>
<data>179.9 MHz</data>
<data>4.441</data>
</row>
<row>
<data>top|clk_in</data>
<data>100.0 MHz</data>
<data>147.1 MHz</data>
<data>3.204</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>287.5 MHz</data>
<data>6.522</data>
</row>
</report_table>
