// Seed: 297019113
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri0 id_2
);
  tri0 id_4 = 1;
  notif1 (id_0, id_2, id_1);
  module_2(
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0
  );
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input logic id_2,
    output supply0 id_3,
    output logic id_4
);
  wire id_6;
  always id_4 <= id_2;
  module_0(
      id_3, id_1, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input wire id_8,
    output wire id_9,
    output wor id_10,
    input supply0 id_11,
    input wire id_12,
    input wor id_13,
    output wand id_14,
    input wire id_15,
    output supply1 id_16,
    output tri1 id_17,
    input wor id_18,
    output wor id_19,
    output tri0 id_20,
    output supply1 id_21,
    input supply1 id_22,
    input wor id_23,
    output supply0 id_24,
    output uwire id_25,
    input wire id_26,
    output supply0 id_27,
    input wand id_28,
    input wire id_29,
    input tri0 id_30,
    output supply1 id_31
);
endmodule
