Information: License queuing is enabled. (DCSH-18)

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version G-2012.06-SP5-1 for RHEL64 -- Mar 18, 2013
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
# Simple syhthesis script to use TSMC/45nm libraries
#
# 
#
file mkdir reports
file mkdir netlist
remove_design -all
1
define_design_lib RAST -path "RAST"
1
#####################
# Config Variables
#####################
# The clock input signal name.
set CLK  "clk"
clk
# The reset input signal name.
set RST  "rst"
rst
set DRIVER_CELL "INVD0BWP"
INVD0BWP
set DR_CELL_OUT "ZN"
ZN
#####################
# Path Variables
#####################
set SYN  /usr/class/ee/synopsys/data1/syn/2010.03/libraries/syn/
/usr/class/ee/synopsys/data1/syn/2010.03/libraries/syn/
set TSMC_45 /usr/class/ee271/project/lib/TSMC_45nm/
/usr/class/ee271/project/lib/TSMC_45nm/
#####################
# Set Design Library
#####################
#TSMC 45nm Library
set link_library { * tcbn45gsbwpml.db dw_foundation.sldb}
 * tcbn45gsbwpml.db dw_foundation.sldb
set target_library "tcbn45gsbwpml.db"
tcbn45gsbwpml.db
#set link_library { * tcbn45gsbwphvtml.db dw_foundation.sldb}
#set target_library "tcbn45gsbwphvtml.db"
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
set dw_lib     $SYN
/usr/class/ee/synopsys/data1/syn/2010.03/libraries/syn/
set sym_lib    $TSMC_45
/usr/class/ee271/project/lib/TSMC_45nm/
set target_lib $TSMC_45
/usr/class/ee271/project/lib/TSMC_45nm/
#set tech_file 
#set mw_reference_library 
#set mw_lib_name 
#set max_tlu_file
#set min_tlu_file
#set prs_map_file
set search_path [list ./ ../rtl/  $dw_lib $target_lib $sym_lib]
./ ../rtl/ /usr/class/ee/synopsys/data1/syn/2010.03/libraries/syn/ /usr/class/ee271/project/lib/TSMC_45nm/ /usr/class/ee271/project/lib/TSMC_45nm/
#set mv_power_net VDD
#set mw_ground_net VSS
#set mw_logic1_net VDD
#set mw_logic0_net VSS
#set mw_power_port VDD
#set mw_ground_port VSS
#create_mw_lib -technology $tech_file #              -mw_reference_library $mw_reference_library #                                    $mw_lib_name
#open_mw_lib $mw_lib_name 
#report_mw_lib
#set_check_library_options -logic_vs_physical
#check_library
#set_tlu_plus_files -max_tluplus  $max_tlu_file #                   -min_tluplus  $min_tlu_file #                   -tech2itf_map $prs_map_file
#check_tlu_plus_files
###################
# Read Design
###################
analyze -library RAST -format sverilog [glob ${RUNDIR}/genesis_synth/*.v]
Running PRESTO HDLC
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq1.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff2_unq1.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff3_unq1.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff2_unq2.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff3_unq2.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq2.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq3.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff2_unq3.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff3_unq3.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff2_unq4.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff3_unq4.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq4.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:261: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:263: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:265: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:267: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:344: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:375: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:406: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:437: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:550: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:555: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:556: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq5.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq6.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v:383: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v:388: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v:389: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v:390: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v:391: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/tree_hash_unq1.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq7.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff2_unq5.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff3_unq5.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff2_unq6.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq8.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v:154: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq9.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/sampletest_unq1.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/rast.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff2_unq7.v
Compiling source file /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/dff_unq10.v
Presto compilation completed successfully.
Loading db file '/usr/class/ee271/project/lib/TSMC_45nm/tcbn45gsbwpml.db'
Loading db file '/usr/class/ee/synopsys/dc_shell/G-2012.06-SP5-1/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_TARGET} -architecture verilog -library RAST
Loading db file '/usr/class/ee/synopsys/dc_shell/G-2012.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/usr/class/ee/synopsys/dc_shell/G-2012.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'tcbn45gsbwpml'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'rast'.
Information: Building the design 'bbox_unq1'. (HDL-193)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:337: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:341: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:349: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:352: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:355: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:358: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:368: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:372: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:380: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:383: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:386: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:389: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:399: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:403: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:411: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:414: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:417: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:420: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:430: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:434: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:442: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:445: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:448: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:451: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:346: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:377: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:408: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:439: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:279: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:286: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:293: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v:300: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 237 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           279            |    user/user     |
|           286            |    user/user     |
|           293            |    user/user     |
|           300            |    user/user     |
===============================================

Statistics for case statements in always block at line 333 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           346            |    user/user     |
===============================================

Statistics for case statements in always block at line 364 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           377            |    user/user     |
===============================================

Statistics for case statements in always block at line 395 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           408            |    user/user     |
===============================================

Statistics for case statements in always block at line 426 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/bbox_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           439            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'test_iterator_unq1'. (HDL-193)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v:263: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 262 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |    user/user     |
===============================================

Statistics for case statements in always block at line 335 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/test_iterator_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           336            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'hash_jtree_unq1'. (HDL-193)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v:191: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v:197: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v:204: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v:210: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v:155: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 153 in file
	'/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/genesis_synth/hash_jtree_unq1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'sampletest_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq6'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tree_hash_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3_unq5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq6'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq7'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq10'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2_unq2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq7'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_unq9'. (HDL-193)
Presto compilation completed successfully.
1
#################################
# Define Design Environment 
#################################
# go here
#################################
# Design Rule Constraints
#################################
# go here
##################################
# Design Optimization Constraints
##################################
# create clock
create_clock $CLK -period $CLK_PERIOD
1
# set output delay and load
set_fanout_load 4 [get_ports "*" -filter {@port_direction == out} ]
1
set_output_delay [ expr $CLK_PERIOD*3/4 ] -clock $CLK  [get_ports "*" -filter {@port_direction == out} ]
1
#set_output_delay [ expr $CLK_PERIOD*1/2 ] -clock $CLK halt_RnnnnL
set_wire_load_selection WireAreaLowkCon
1
set_wire_load_mode top
1
set_max_fanout 4.0 [get_ports "*" -filter {@port_direction != out} ]
1
# set input delay on all input ports except 'clk' and 'rst'
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port $CLK]] [get_port $RST]]
{poly_R10S[2][2][23] poly_R10S[2][2][22] poly_R10S[2][2][21] poly_R10S[2][2][20] poly_R10S[2][2][19] poly_R10S[2][2][18] poly_R10S[2][2][17] poly_R10S[2][2][16] poly_R10S[2][2][15] poly_R10S[2][2][14] poly_R10S[2][2][13] poly_R10S[2][2][12] poly_R10S[2][2][11] poly_R10S[2][2][10] poly_R10S[2][2][9] poly_R10S[2][2][8] poly_R10S[2][2][7] poly_R10S[2][2][6] poly_R10S[2][2][5] poly_R10S[2][2][4] poly_R10S[2][2][3] poly_R10S[2][2][2] poly_R10S[2][2][1] poly_R10S[2][2][0] poly_R10S[2][1][23] poly_R10S[2][1][22] poly_R10S[2][1][21] poly_R10S[2][1][20] poly_R10S[2][1][19] poly_R10S[2][1][18] poly_R10S[2][1][17] poly_R10S[2][1][16] poly_R10S[2][1][15] poly_R10S[2][1][14] poly_R10S[2][1][13] poly_R10S[2][1][12] poly_R10S[2][1][11] poly_R10S[2][1][10] poly_R10S[2][1][9] poly_R10S[2][1][8] poly_R10S[2][1][7] poly_R10S[2][1][6] poly_R10S[2][1][5] poly_R10S[2][1][4] poly_R10S[2][1][3] poly_R10S[2][1][2] poly_R10S[2][1][1] poly_R10S[2][1][0] poly_R10S[2][0][23] poly_R10S[2][0][22] poly_R10S[2][0][21] poly_R10S[2][0][20] poly_R10S[2][0][19] poly_R10S[2][0][18] poly_R10S[2][0][17] poly_R10S[2][0][16] poly_R10S[2][0][15] poly_R10S[2][0][14] poly_R10S[2][0][13] poly_R10S[2][0][12] poly_R10S[2][0][11] poly_R10S[2][0][10] poly_R10S[2][0][9] poly_R10S[2][0][8] poly_R10S[2][0][7] poly_R10S[2][0][6] poly_R10S[2][0][5] poly_R10S[2][0][4] poly_R10S[2][0][3] poly_R10S[2][0][2] poly_R10S[2][0][1] poly_R10S[2][0][0] poly_R10S[1][2][23] poly_R10S[1][2][22] poly_R10S[1][2][21] poly_R10S[1][2][20] poly_R10S[1][2][19] poly_R10S[1][2][18] poly_R10S[1][2][17] poly_R10S[1][2][16] poly_R10S[1][2][15] poly_R10S[1][2][14] poly_R10S[1][2][13] poly_R10S[1][2][12] poly_R10S[1][2][11] poly_R10S[1][2][10] poly_R10S[1][2][9] poly_R10S[1][2][8] poly_R10S[1][2][7] poly_R10S[1][2][6] poly_R10S[1][2][5] poly_R10S[1][2][4] poly_R10S[1][2][3] poly_R10S[1][2][2] poly_R10S[1][2][1] poly_R10S[1][2][0] poly_R10S[1][1][23] poly_R10S[1][1][22] poly_R10S[1][1][21] poly_R10S[1][1][20] ...}
set_input_delay -clock $CLK [ expr $CLK_PERIOD*3/4 ] $all_inputs_wo_rst_clk
1
set_driving_cell -lib_cell $DRIVER_CELL -pin $DR_CELL_OUT [ get_ports "*" -filter {@port_direction == in} ]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
# set no input delay on control ports
set_input_delay -clock $CLK 0 screen_RnnnnS
1
set_input_delay -clock $CLK 0 subSample_RnnnnU
1
# set target die area
set_max_area $TARGET_AREA
1
# set DC don't touch reset network
remove_driving_cell $RST
1
set_drive 0 $RST
1
set_dont_touch_network $RST
1
##########################################
# Synthesize Design (Optimize for Timing)
##########################################
#set power analysis
#set_power_prediction
set_optimize_registers true -design ${DESIGN_TARGET}
1
compile_ultra -retime
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.4 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 101 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/tcbn45gsbwpml.db.alib'
Information: Ungrouping hierarchy bbox before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d302 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d303 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d305 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/xjit_hash before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/yjit_hash before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d305/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d305/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/dff2_2 before Pass 1 (OPT-776)
Information: Ungrouping 45 of 146 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'test_iterator_unq1'
Information: Added key list 'DesignWare' to design 'test_iterator_unq1'. (DDB-72)
 Implement Synthetic for 'test_iterator_unq1'.
  Processing 'sampletest_unq1'
 Implement Synthetic for 'sampletest_unq1'.
  Processing 'dff_unq9_0'
 Implement Synthetic for 'dff_unq9_0'.
  Processing 'DW_pl_reg_width24_in_reg0_stages4_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq9_0'. (DDB-72)
  Processing 'dff_unq1_0'
 Implement Synthetic for 'dff_unq1_0'.
  Processing 'DW_pl_reg_width24_in_reg0_stages3_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq1_0'. (DDB-72)
  Processing 'dff_unq3_0'
 Implement Synthetic for 'dff_unq3_0'.
  Processing 'DW_pl_reg_width24_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq3_0'. (DDB-72)
  Processing 'dff_unq5'
 Implement Synthetic for 'dff_unq5'.
  Processing 'DW_pl_reg_width3_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq5'. (DDB-72)
  Processing 'dff_unq8'
 Implement Synthetic for 'dff_unq8'.
  Processing 'DW_pl_reg_width2_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq8'. (DDB-72)
  Processing 'dff_unq4_0'
 Implement Synthetic for 'dff_unq4_0'.
  Processing 'DW_pl_reg_width2_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq4_0'. (DDB-72)
  Processing 'dff_unq6_0'
 Implement Synthetic for 'dff_unq6_0'.
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq6_0'. (DDB-72)
  Processing 'rast'
 Implement Synthetic for 'rast'.
  Processing 'dff_unq7_0'
 Implement Synthetic for 'dff_unq7_0'.
  Processing 'DW_pl_reg_width24_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq7_0'. (DDB-72)
  Processing 'dff_unq2'
 Implement Synthetic for 'dff_unq2'.
  Processing 'DW_pl_reg_width2_in_reg0_stages3_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq2'. (DDB-72)
  Processing 'dff_unq10'
 Implement Synthetic for 'dff_unq10'.
  Processing 'DW_pl_reg_width1_in_reg0_stages4_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_unq10'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
  Ungrouping instance 'bbox/d_bbx_f4' 
Warning: Design 'rast' inherited license information from design 'dff_unq4_0'. (DDB-74)
Information: Added key list 'DesignWare' to design 'rast'. (DDB-72)
  Ungrouping instance 'bbox/d_bbx_r4' 
  Ungrouping instance 'hash_jtree/d_hash_r4' 
  Ungrouping instance 'bbox/d_bbx_r2/dff_2' 
  Ungrouping instance 'bbox/d_bbx_f2/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_r2/dff_2' 
  Ungrouping instance 'test_iterator/d304' 
  Ungrouping instance 'test_iterator/d306' 
  Ungrouping instance 'sampletest/d_samp_r3' 
Warning: Design 'sampletest_unq1' inherited license information from design 'dff_unq10'. (DDB-74)
Information: Added key list 'DesignWare' to design 'sampletest_unq1'. (DDB-72)
  Ungrouping instance 'sampletest/d_samp_r1/dff_2' 
  Ungrouping instance 'sampletest/d_samp_r2/dff_0' 
  Ungrouping instance 'sampletest/d_samp_r2/dff_1' 
  Ungrouping instance 'sampletest/d_samp_r2/dff_2' 
  Ungrouping instance 'sampletest/d_samp_r1/dff_0' 
  Ungrouping instance 'sampletest/d_samp_r1/dff_1' 
  Ungrouping instance 'bbox/d_bbx_r3/dff2_1/dff_0' 
  Ungrouping instance 'bbox/d_bbx_r3/dff2_1/dff_1' 
  Ungrouping instance 'bbox/d_bbx_r3/dff2_0/dff_0' 
  Ungrouping instance 'bbox/d_bbx_r3/dff2_0/dff_1' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_2/dff_0' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_2/dff_1' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_2/dff_2' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_1/dff_0' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_1/dff_1' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_1/dff_2' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_0/dff_0' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_0/dff_1' 
  Ungrouping instance 'bbox/d_bbx_r1/dff2_0/dff_2' 
  Ungrouping instance 'bbox/d_bbx_r2/dff_0' 
  Ungrouping instance 'bbox/d_bbx_r2/dff_1' 
  Ungrouping instance 'sampletest/d_samp_f2/dff_0' 
  Ungrouping instance 'sampletest/d_samp_f2/dff_1' 
  Ungrouping instance 'sampletest/d_samp_f2/dff_2' 
  Ungrouping instance 'sampletest/d_samp_f1/dff_0' 
  Ungrouping instance 'sampletest/d_samp_f1/dff_1' 
  Ungrouping instance 'sampletest/d_samp_f1/dff_2' 
  Ungrouping instance 'test_iterator/d305/dff2_1/dff_0' 
  Ungrouping instance 'test_iterator/d305/dff2_1/dff_1' 
  Ungrouping instance 'test_iterator/d305/dff2_0/dff_0' 
  Ungrouping instance 'test_iterator/d305/dff2_0/dff_1' 
  Ungrouping instance 'test_iterator/d301/dff2_2/dff_0' 
  Ungrouping instance 'test_iterator/d301/dff2_2/dff_1' 
  Ungrouping instance 'test_iterator/d301/dff2_2/dff_2' 
  Ungrouping instance 'test_iterator/d301/dff2_1/dff_0' 
  Ungrouping instance 'test_iterator/d301/dff2_1/dff_1' 
  Ungrouping instance 'test_iterator/d301/dff2_1/dff_2' 
  Ungrouping instance 'test_iterator/d301/dff2_0/dff_0' 
  Ungrouping instance 'test_iterator/d301/dff2_0/dff_1' 
  Ungrouping instance 'test_iterator/d301/dff2_0/dff_2' 
  Ungrouping instance 'test_iterator/d303/dff_0' 
  Ungrouping instance 'test_iterator/d303/dff_1' 
  Ungrouping instance 'test_iterator/d302/dff_0' 
  Ungrouping instance 'test_iterator/d302/dff_1' 
  Ungrouping instance 'test_iterator/d302/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_2/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_2/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_2/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_1/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_1/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_1/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_0/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_0/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_f1/dff2_0/dff_2' 
  Ungrouping instance 'bbox/d_bbx_f3/dff2_1/dff_0' 
  Ungrouping instance 'bbox/d_bbx_f3/dff2_1/dff_1' 
  Ungrouping instance 'bbox/d_bbx_f3/dff2_0/dff_0' 
  Ungrouping instance 'bbox/d_bbx_f3/dff2_0/dff_1' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_2/dff_0' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_2/dff_1' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_2/dff_2' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_1/dff_0' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_1/dff_1' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_1/dff_2' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_0/dff_0' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_0/dff_1' 
  Ungrouping instance 'bbox/d_bbx_f1/dff2_0/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_f3/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_f3/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_f2/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_f2/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_f2/dff_2' 
  Ungrouping instance 'bbox/d_bbx_f2/dff_0' 
  Ungrouping instance 'bbox/d_bbx_f2/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_f4' 
  Ungrouping instance 'sampletest/d_samp_f3' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_2/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_2/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_2/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_1/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_1/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_1/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_0/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_0/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_r1/dff2_0/dff_2' 
  Ungrouping instance 'hash_jtree/d_hash_r3/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_r3/dff_1' 
  Ungrouping instance 'hash_jtree/d_hash_r2/dff_0' 
  Ungrouping instance 'hash_jtree/d_hash_r2/dff_1' 
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][21]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][22]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d305/dff2_0/dff_1/dff/data_pipe_a_reg[1][23]' will be removed. (OPT-1207)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_1/dff/data_pipe_a_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/dff2_0/dff_0/dff/data_pipe_a_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/dff2_0/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d305/dff2_0/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: In design 'rast', the register 'test_iterator/d304/dff/data_pipe_a_reg[1][2]' is removed because it is merged to 'test_iterator/d306/dff/data_pipe_a_reg[1][0]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_0/dff/data_pipe_a_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_0/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/dff_1/dff/data_pipe_a_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/dff_1/dff/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/dff_1/dff/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][18]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][4]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][17]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][3]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][16]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][2]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][18]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][4]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][17]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][3]'. (OPT-1215)
Information: In design 'rast', the register 'hash_jtree/d_hash_r3/dff_0/dff/data_pipe_a_reg[1][16]' is removed because it is merged to 'hash_jtree/d_hash_r3/dff_1/dff/data_pipe_a_reg[1][2]'. (OPT-1215)
  Retiming rast
  Preferred flip-flop is DFD2BWP with setup = 0.01


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.39
  Critical path length = 0.39
  Clock correction = 0.05 (clock-to-Q delay = 0.04, setup = 0.01, uncertainty = 0.00)
Information: Ungrouping hierarchy test_iterator 'test_iterator_unq1' #insts = 577. (OPT-777)
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:54   51028.6      0.03       4.4    2652.0 sampletest/DP_OP_29J1_136_9254/clk_r_REG235_S11/D
    0:01:54   51028.6      0.03       4.4    2652.0 sampletest/DP_OP_29J1_136_9254/clk_r_REG235_S11/D
    0:01:56   51102.7      0.03       4.1    2652.0                          
    0:01:57   51102.7      0.03       4.1    2652.0                          
    0:01:57   51102.7      0.03       4.1    2652.0                          
    0:01:57   51103.1      0.03       4.1    2652.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
    0:03:33   52034.5      0.02       2.1    2652.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:03:50   37017.7      0.06      11.7    2652.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:51   37008.7      0.06      11.7    2652.2                          
    0:03:56   38617.7      0.02       4.2    2652.2                          
    0:03:58   39043.1      0.01       1.9    2652.2                          
    0:04:00   39196.8      0.01       1.0    2652.2                          
    0:04:02   39366.3      0.01       0.6    2652.2                          
    0:04:04   39448.9      0.01       0.3    2652.2                          
    0:04:06   39473.7      0.01       0.1    2652.2                          
    0:04:07   39475.1      0.01       0.1    2652.2                          
    0:04:18   39593.0      0.01       0.2    2652.2                          
    0:04:18   39593.0      0.01       0.2    2652.2                          
    0:04:19   39616.4      0.00       0.2    2652.2                          
    0:04:19   39616.4      0.00       0.2    2652.2                          
    0:04:22   39654.9      0.00       0.1    2652.2                          
    0:04:22   39654.9      0.00       0.1    2652.2                          
    0:04:31   39783.1      0.00       0.0    2652.2                          
    0:04:31   39783.1      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          

  Beginning Delay Optimization
  ----------------------------
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          
    0:04:34   39781.4      0.00       0.0    2652.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:34   39781.4      0.03       3.6    2652.7                          
    0:04:34   39781.4      0.03       3.6    2652.7                          
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:04:35   39782.4      0.03       3.6    2652.6                          
    0:04:38   39928.7      0.00       0.2    2651.0 sampletest/DP_OP_29J1_136_9254/clk_r_REG264_S11/D
    0:04:40   40011.4      0.00       0.1    2651.0 sampletest/DP_OP_27J1_134_9254/clk_r_REG202_S11/D
    0:04:42   39982.5      0.00       0.0    2651.0 sampletest/DP_OP_29J1_136_9254/clk_r_REG258_S11/D
    0:04:44   39984.4      0.00       0.0    2651.0 sampletest/DP_OP_29J1_136_9254/clk_r_REG261_S11/D
    0:04:46   39980.9      0.00       0.0    2651.0                          
    0:04:49   39895.7      0.00       0.0    2651.0                          
    0:04:49   39895.7      0.00       0.0    2651.0                          
    0:04:50   39895.7      0.00       0.0    2651.0                          
    0:04:50   39895.7      0.00       0.0    2651.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:51   39895.7      0.00       0.0    2651.0                          
    0:04:52   39894.8      0.00       0.0    2651.0                          
    0:04:54   39922.8      0.00       0.0    2651.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:54   39922.8      0.00       0.0    2651.0                          
    0:04:54   39922.8      0.00       0.0    2651.0                          
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:04:59   39573.4      0.00       0.0    2651.1                          
    0:04:59   39573.4      0.00       0.0    2651.1                          
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
    0:05:16   38431.6      0.00       0.0    2651.0                          
Loading db file '/usr/class/ee271/project/lib/TSMC_45nm/tcbn45gsbwpml.db'

  Optimization Complete
  ---------------------
Warning: Design 'rast' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'sampletest/clk': 2994 load(s), 1 driver(s)
     Net 'sampletest/rst': 2655 load(s), 1 driver(s)
1
##########################
# Analyze Design 
##########################
redirect "reports/design_report" { report_design }
check_design
 
****************************************
check_design summary:
Version:     G-2012.06-SP5-1
Date:        Sun Feb 21 18:30:31 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    113
    Unconnected ports (LINT-28)                                   106
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      4

Cells                                                               1
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'rast', port 'poly_R10S[2][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'poly_R10S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'isQuad_R10H' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'poly_R16S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'sample_R16S[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'sample_R16S[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'sample_R16S[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'sample_R16S[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'isQuad_R16H' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'hit_R18S[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'hit_R18S[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'hit_R18S[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_unq1', port 'hit_R18S[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to output port 'hit_R18S[0][1]'. (LINT-31)
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to output port 'hit_R18S[0][0]'. (LINT-31)
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to output port 'hit_R18S[1][0]'. (LINT-31)
Warning: In design 'rast', the same net is connected to more than one pin on submodule 'sampletest'. (LINT-33)
   Net 'hit_R18S[1][1]' is connected to pins 'poly_R16S[2][2][23]', 'poly_R16S[2][2][22]'', 'poly_R16S[2][2][21]', 'poly_R16S[2][2][20]', 'poly_R16S[2][2][19]', 'poly_R16S[2][2][18]', 'poly_R16S[2][2][17]', 'poly_R16S[2][2][16]', 'poly_R16S[2][2][15]', 'poly_R16S[2][2][14]', 'poly_R16S[2][2][13]', 'poly_R16S[2][2][12]', 'poly_R16S[2][2][11]', 'poly_R16S[2][2][10]', 'poly_R16S[2][2][9]', 'poly_R16S[2][2][8]', 'poly_R16S[2][2][7]', 'poly_R16S[2][2][6]', 'poly_R16S[2][2][5]', 'poly_R16S[2][2][4]', 'poly_R16S[2][2][3]', 'poly_R16S[2][2][2]', 'poly_R16S[2][2][1]', 'poly_R16S[2][2][0]', 'poly_R16S[1][2][23]', 'poly_R16S[1][2][22]', 'poly_R16S[1][2][21]', 'poly_R16S[1][2][20]', 'poly_R16S[1][2][19]', 'poly_R16S[1][2][18]', 'poly_R16S[1][2][17]', 'poly_R16S[1][2][16]', 'poly_R16S[1][2][15]', 'poly_R16S[1][2][14]', 'poly_R16S[1][2][13]', 'poly_R16S[1][2][12]', 'poly_R16S[1][2][11]', 'poly_R16S[1][2][10]', 'poly_R16S[1][2][9]', 'poly_R16S[1][2][8]', 'poly_R16S[1][2][7]', 'poly_R16S[1][2][6]', 'poly_R16S[1][2][5]', 'poly_R16S[1][2][4]', 'poly_R16S[1][2][3]', 'poly_R16S[1][2][2]', 'poly_R16S[1][2][1]', 'poly_R16S[1][2][0]', 'sample_R16S[1][1]', 'sample_R16S[1][0]', 'sample_R16S[0][1]', 'sample_R16S[0][0]', 'isQuad_R16H'.
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rast', output port 'hit_R18S[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rast', output port 'hit_R18S[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rast', output port 'hit_R18S[0][0]' is connected directly to 'logic 0'. (LINT-52)
1
redirect "reports/design_check" {check_design }
#report_constraint -all_violators
#redirect "reports/constraint_report" {report_constraint -all_violators}
report_area 
 
****************************************
Report : area
Design : rast
Version: G-2012.06-SP5-1
Date   : Sun Feb 21 18:30:31 2016
****************************************

Library(s) Used:

    tcbn45gsbwpml (File: /usr/class/ee271/project/lib/TSMC_45nm/tcbn45gsbwpml.db)

Number of ports:                          490
Number of nets:                          6125
Number of cells:                         5661
Number of combinational cells:           3564
Number of sequential cells:              2096
Number of macros:                           0
Number of buf/inv:                       2236
Number of references:                     103

Combinational area:       23709.395068
Buf/Inv area:             4111.884105
Noncombinational area:    14694.120205
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          38403.515273
Total area:                 undefined
1
redirect "reports/area_report" { report_area }
#redirect "reports/area_hier_report" { report_area -hier }
report_power
Loading db file '/usr/class/ee271/project/lib/TSMC_45nm/tcbn45gsbwpml.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : rast
Version: G-2012.06-SP5-1
Date   : Sun Feb 21 18:30:36 2016
****************************************


Library(s) Used:

    tcbn45gsbwpml (File: /usr/class/ee271/project/lib/TSMC_45nm/tcbn45gsbwpml.db)


Operating Conditions: MLCOM   Library: tcbn45gsbwpml
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
rast                   TSMC32K_Lowk_Conservative
                                         tcbn45gsbwpml


Global Operating Voltage = 0.99 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  49.1814 mW   (85%)
  Net Switching Power  =   8.8107 mW   (15%)
                         ---------
Total Dynamic Power    =  57.9922 mW  (100%)

Cell Leakage Power     =  32.2396 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          36.9106            0.6555        7.1187e+06           44.6848  (  49.52%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     12.2707            8.1550        2.5121e+07           45.5471  (  50.48%)
--------------------------------------------------------------------------------------------------
Total             49.1812 mW         8.8105 mW     3.2240e+07 nW        90.2319 mW
1
redirect "reports/power_report" { report_power -analysis_effort hi }
#redirect "reports/power_hier_report" { report_power -hier }
#report_timing -path full -delay max -max_paths 10
#redirect "report/timing_report_max" { report_timing -path full -delay max -max_paths 200 }
#report_timing -path full -delay min -max_paths 10
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rast
Version: G-2012.06-SP5-1
Date   : Sun Feb 21 18:30:39 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: MLCOM   Library: tcbn45gsbwpml
Wire Load Model Mode: top

  Startpoint: test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rast               TSMC32K_Lowk_Conservative
                                           tcbn45gsbwpml

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][8]/CP (DFCNQD4BWP)
                                                          0.00 #     0.00 r
  test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][8]/Q (DFCNQD4BWP)
                                                          0.05       0.05 r
  U593/CO (FA1D2BWP)                                      0.04       0.09 r
  U880/CO (FA1D2BWP)                                      0.02       0.10 r
  U879/CO (FA1D2BWP)                                      0.02       0.12 r
  test_iterator/DP_OP_52J1_129_1573/U15/CO (HA1D1BWP)     0.02       0.14 r
  test_iterator/DP_OP_52J1_129_1573/U14/CO (HA1D1BWP)     0.02       0.16 r
  test_iterator/DP_OP_52J1_129_1573/U13/CO (HA1D1BWP)     0.02       0.18 r
  test_iterator/DP_OP_52J1_129_1573/U12/CO (HA1D1BWP)     0.02       0.20 r
  test_iterator/DP_OP_52J1_129_1573/U11/CO (HA1D1BWP)     0.02       0.22 r
  test_iterator/DP_OP_52J1_129_1573/U10/CO (HA1D1BWP)     0.02       0.24 r
  test_iterator/DP_OP_52J1_129_1573/U9/CO (HA1D1BWP)      0.02       0.26 r
  test_iterator/DP_OP_52J1_129_1573/U8/CO (HA1D1BWP)      0.02       0.28 r
  test_iterator/DP_OP_52J1_129_1573/U7/CO (HA1D2BWP)      0.02       0.30 r
  U836/CO (HA1D2BWP)                                      0.02       0.32 r
  test_iterator/DP_OP_52J1_129_1573/U5/CO (HA1D2BWP)      0.02       0.34 r
  U566/CO (HA1D1BWP)                                      0.02       0.36 r
  U840/ZN (XNR2D1BWP)                                     0.02       0.38 f
  U839/ZN (IND2D2BWP)                                     0.01       0.39 f
  test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][23]/D (DFSNQD1BWP)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  test_iterator/d303/dff_0/dff/data_pipe_a_reg[1][23]/CP (DFSNQD1BWP)
                                                          0.00       0.40 r
  library setup time                                     -0.01       0.39
  data required time                                                 0.39
  --------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
redirect "reports/timing_report_maxsm" { report_timing -significant_digits 4 }
#redirect "reports/timing_report_min" { report_timing -path full -delay min -max_paths 50 }
#report_timing_requirements
#redirect "reports/timing_requirements_report" { report_timing_requirements }
report_qor
 
****************************************
Report : qor
Design : rast
Version: G-2012.06-SP5-1
Date   : Sun Feb 21 18:30:39 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          0.39
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        485
  Leaf Cell Count:              16898
  Buf/Inv Cell Count:            4349
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     13904
  Sequential Cell Count:         2994
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    23709.395068
  Noncombinational Area: 14694.120205
  Buf/Inv Area:           4111.884105
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             38403.515273
  Design Area:           38403.515273


  Design Rules
  -----------------------------------
  Total Number of Nets:         18552
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               1
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: myth16

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   60.99
  Logic Optimization:                 43.40
  Mapping Optimization:              200.84
  -----------------------------------------
  Overall Compile Time:              317.50
  Overall Compile Wall Clock Time:   320.40

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
redirect "reports/qor_report" { report_qor }
check_error
0
redirect "reports/error_checking_report" { check_error }
###################################
# Save the Design DataBase
###################################
write_sdf -version 2.1 "netlist/sdf_rasterizer"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/synth/netlist/sdf_rasterizer'. (WT-3)
1
write -hierarchy -format verilog -output "netlist/rast.gv"
Writing verilog file '/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/synth/netlist/rast.gv'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format verilog -hier -o "netlist/rast.psv"
Writing verilog file '/afs/ir.stanford.edu/users/n/i/nipuna1/ee271/ee271_final_project/assignment/assignment2/synth/netlist/rast.psv'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format ddc -hierarchy -output "rast.mapped.ddc"
Writing ddc file 'rast.mapped.ddc'.
1
#Concise Results in a singular file
echo $CLK_PERIOD >> results.txt
sh cat reports/error_checking_report >> results.txt
sh grep -i slack reports/timing_report_maxsm >> results.txt
sh cat reports/power_report | grep Total >> results.txt
sh cat reports/power_report | grep Cell | grep Leakage >> results.txt
sh cat reports/area_report | grep Total | grep cell >> results.txt
exit 

Thank you...
