// Seed: 1953523323
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2
);
  always @(1 == 1 or posedge id_2 == ~id_2) id_0 <= 1;
  logic id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  logic   id_10 = id_2;
  integer id_11;
  logic id_12, id_13, id_14;
  assign id_10 = id_1;
endmodule
