<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › common.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>common.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-tegra/common.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Google, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *	Colin Cross &lt;ccross@android.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/cache-l2x0.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>

<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/powergate.h&gt;</span>

<span class="cp">#include &quot;board.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;fuse.h&quot;</span>
<span class="cp">#include &quot;pmc.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Storage for debug-macro.S&#39;s state.</span>
<span class="cm"> *</span>
<span class="cm"> * This must be in .data not .bss so that it gets initialized each time the</span>
<span class="cm"> * kernel is loaded. The data is declared here rather than debug-macro.S so</span>
<span class="cm"> * that multiple inclusions of debug-macro.S point at the same data.</span>
<span class="cm"> */</span>
<span class="cp">#define TEGRA_DEBUG_UART_OFFSET (TEGRA_DEBUG_UART_BASE &amp; 0xFFFF)</span>
<span class="n">u32</span> <span class="n">tegra_uart_config</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Debug UART initialization required */</span>
	<span class="mi">1</span><span class="p">,</span>
	<span class="cm">/* Debug UART physical address */</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">IO_APB_PHYS</span> <span class="o">+</span> <span class="n">TEGRA_DEBUG_UART_OFFSET</span><span class="p">),</span>
	<span class="cm">/* Debug UART virtual address */</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">IO_APB_VIRT</span> <span class="o">+</span> <span class="n">TEGRA_DEBUG_UART_OFFSET</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">tegra_dt_irq_match</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;arm,cortex-a9-gic&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">gic_of_init</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_dt_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_init_irq</span><span class="p">();</span>
	<span class="n">of_irq_init</span><span class="p">(</span><span class="n">tegra_dt_irq_match</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="kt">void</span> <span class="nf">tegra_assert_system_reset</span><span class="p">(</span><span class="kt">char</span> <span class="n">mode</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reset</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_PMC_BASE</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">reset</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARCH_TEGRA_2x_SOC</span>
<span class="k">static</span> <span class="n">__initdata</span> <span class="k">struct</span> <span class="n">tegra_clk_init_table</span> <span class="n">tegra20_clk_init_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* name		parent		rate		enabled */</span>
	<span class="p">{</span> <span class="s">&quot;clk_m&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>		<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_p&quot;</span><span class="p">,</span>	<span class="s">&quot;clk_m&quot;</span><span class="p">,</span>	<span class="mi">216000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_p_out1&quot;</span><span class="p">,</span>	<span class="s">&quot;pll_p&quot;</span><span class="p">,</span>	<span class="mi">28800000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_p_out2&quot;</span><span class="p">,</span>	<span class="s">&quot;pll_p&quot;</span><span class="p">,</span>	<span class="mi">48000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_p_out3&quot;</span><span class="p">,</span>	<span class="s">&quot;pll_p&quot;</span><span class="p">,</span>	<span class="mi">72000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_p_out4&quot;</span><span class="p">,</span>	<span class="s">&quot;pll_p&quot;</span><span class="p">,</span>	<span class="mi">24000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_c&quot;</span><span class="p">,</span>	<span class="s">&quot;clk_m&quot;</span><span class="p">,</span>	<span class="mi">600000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_c_out1&quot;</span><span class="p">,</span>	<span class="s">&quot;pll_c&quot;</span><span class="p">,</span>	<span class="mi">120000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;sclk&quot;</span><span class="p">,</span>	<span class="s">&quot;pll_c_out1&quot;</span><span class="p">,</span>	<span class="mi">120000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span>	<span class="s">&quot;sclk&quot;</span><span class="p">,</span>		<span class="mi">120000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pclk&quot;</span><span class="p">,</span>	<span class="s">&quot;hclk&quot;</span><span class="p">,</span>		<span class="mi">60000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;csite&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>		<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;emc&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>		<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;cpu&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>		<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>		<span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_ARCH_TEGRA_3x_SOC</span>
<span class="k">static</span> <span class="n">__initdata</span> <span class="k">struct</span> <span class="n">tegra_clk_init_table</span> <span class="n">tegra30_clk_init_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* name		parent		rate		enabled */</span>
	<span class="p">{</span> <span class="s">&quot;clk_m&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>		<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_p&quot;</span><span class="p">,</span>	<span class="s">&quot;clk_m&quot;</span><span class="p">,</span>	<span class="mi">408000000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;pll_p_out1&quot;</span><span class="p">,</span>	<span class="s">&quot;pll_p&quot;</span><span class="p">,</span>	<span class="mi">9600000</span><span class="p">,</span>	<span class="nb">true</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>		<span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_init_cache</span><span class="p">(</span><span class="n">u32</span> <span class="n">tag_latency</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data_latency</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_CACHE_L2X0</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_ARM_PERIF_BASE</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x3000</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">aux_ctrl</span><span class="p">,</span> <span class="n">cache_type</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">tag_latency</span><span class="p">,</span> <span class="n">p</span> <span class="o">+</span> <span class="n">L2X0_TAG_LATENCY_CTRL</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">data_latency</span><span class="p">,</span> <span class="n">p</span> <span class="o">+</span> <span class="n">L2X0_DATA_LATENCY_CTRL</span><span class="p">);</span>

	<span class="n">cache_type</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">p</span> <span class="o">+</span> <span class="n">L2X0_CACHE_TYPE</span><span class="p">);</span>
	<span class="n">aux_ctrl</span> <span class="o">=</span> <span class="p">(</span><span class="n">cache_type</span> <span class="o">&amp;</span> <span class="mh">0x700</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">17</span><span class="o">-</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">aux_ctrl</span> <span class="o">|=</span> <span class="mh">0x6C000001</span><span class="p">;</span>

	<span class="n">l2x0_init</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">aux_ctrl</span><span class="p">,</span> <span class="mh">0x8200c3fe</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARCH_TEGRA_2x_SOC</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra20_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_init_fuse</span><span class="p">();</span>
	<span class="n">tegra2_init_clocks</span><span class="p">();</span>
	<span class="n">tegra_clk_init_from_table</span><span class="p">(</span><span class="n">tegra20_clk_init_table</span><span class="p">);</span>
	<span class="n">tegra_init_cache</span><span class="p">(</span><span class="mh">0x331</span><span class="p">,</span> <span class="mh">0x441</span><span class="p">);</span>
	<span class="n">tegra_pmc_init</span><span class="p">();</span>
	<span class="n">tegra_powergate_init</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_TEGRA_3x_SOC</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra30_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_init_fuse</span><span class="p">();</span>
	<span class="n">tegra30_init_clocks</span><span class="p">();</span>
	<span class="n">tegra_clk_init_from_table</span><span class="p">(</span><span class="n">tegra30_clk_init_table</span><span class="p">);</span>
	<span class="n">tegra_init_cache</span><span class="p">(</span><span class="mh">0x441</span><span class="p">,</span> <span class="mh">0x551</span><span class="p">);</span>
	<span class="n">tegra_pmc_init</span><span class="p">();</span>
	<span class="n">tegra_powergate_init</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_init_late</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_clk_debugfs_init</span><span class="p">();</span>
	<span class="n">tegra_powergate_debugfs_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
