<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1"
		versionMinor="5">
	<kernel name="krnl_adder"
			language="clc"
			vlnv="xilinx.com:hls:krnl_adder:1.0"
			attributes=""
			hash="TmLA4WCSOVO8oR.T6GWj61"
			preferredWorkGroupSizeMultiple="0"
			workGroupSize="1"
			debug="false"
			compileOptions=""
			profileType="none">
		<ports>
			<port name="M_AXI_GMEM"
					mode="master"
					range="0xFFFFFFFF"
					dataWidth="32"
					portType="addressable"
					base="0x0"/>
			<port name="S_AXI_CONTROL"
					mode="slave"
					range="0x1000"
					dataWidth="32"
					portType="addressable"
					base="0x0"/>
			<port name="PIPE_A"
					mode="read_only"
					dataWidth="32"
					portType="stream"/>
			<port name="PIPE_B"
					mode="read_only"
					dataWidth="32"
					portType="stream"/>
			<port name="PIPE_C"
					mode="write_only"
					dataWidth="32"
					portType="stream"/>
		</ports>
		<args>
			<arg name="n_elements"
					addressQualifier="0"
					id="0"
					port="S_AXI_CONTROL"
					size="0x4"
					offset="0x10"
					hostOffset="0x0"
					hostSize="0x4"
					type="int"/>
			<arg name="__xcl_gv_pipe_a"
					addressQualifier="4"
					id=""
					port="PIPE_A"
					size="0x4"
					offset="0x18"
					hostOffset="0x0"
					hostSize="0x4"
					type=""
					memSize="0x200"
					origName="pipe_a"
					origUse="variable"/>
			<arg name="__xcl_gv_pipe_b"
					addressQualifier="4"
					id=""
					port="PIPE_B"
					size="0x4"
					offset="0x20"
					hostOffset="0x0"
					hostSize="0x4"
					type=""
					memSize="0x200"
					origName="pipe_b"
					origUse="variable"/>
			<arg name="__xcl_gv_pipe_c"
					addressQualifier="4"
					id=""
					port="PIPE_C"
					size="0x4"
					offset="0x28"
					hostOffset="0x0"
					hostSize="0x4"
					type=""
					memSize="0x200"
					origName="pipe_c"
					origUse="variable"/>
		</args>
		<compileWorkGroupSize x="1"
				y="1"
				z="1"/>
		<maxWorkGroupSize x="0"
				y="0"
				z="0"/>
	</kernel>
	<pipe name="xcl_pipe_pipe_a"
			width="0x4"
			depth="0x80"
			linkage="internal"/>
	<pipe name="xcl_pipe_pipe_b"
			width="0x4"
			depth="0x80"
			linkage="internal"/>
	<pipe name="xcl_pipe_pipe_c"
			width="0x4"
			depth="0x80"
			linkage="internal"/>
	<connection srcInst="krnl_adder"
			srcPort="PIPE_A"
			dstInst="xcl_pipe_pipe_a"
			dstPort="M_AXIS"
			srcType="kernel"
			dstType="pipe"/>
	<connection srcInst="krnl_adder"
			srcPort="PIPE_B"
			dstInst="xcl_pipe_pipe_b"
			dstPort="M_AXIS"
			srcType="kernel"
			dstType="pipe"/>
	<connection srcInst="krnl_adder"
			srcPort="PIPE_C"
			dstInst="xcl_pipe_pipe_c"
			dstPort="S_AXIS"
			srcType="kernel"
			dstType="pipe"/>
</root>
