INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/didro/Verilog/andgate/andgate.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/didro/Verilog/andgate/andgate.srcs/sim_1/new/tb_andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_andgate
