--Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
--Your use of Altera Corporation's design tools, logic functions 
--and other software and tools, and its AMPP partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Altera Program License 
--Subscription Agreement, the Altera Quartus Prime License Agreement,
--the Altera MegaCore Function License Agreement, or other 
--applicable license agreement, including, without limitation, 
--that your use is for the sole purpose of programming logic 
--devices manufactured by Altera and sold by Altera or its 
--authorized distributors.  Please refer to the applicable 
--agreement for further details.


component mapping
	PORT
	(
		data		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		eq00		: OUT STD_LOGIC ;
		eq10		: OUT STD_LOGIC ;
		eq13		: OUT STD_LOGIC ;
		eq15		: OUT STD_LOGIC ;
		eq36		: OUT STD_LOGIC ;
		eq57		: OUT STD_LOGIC ;
		eq59		: OUT STD_LOGIC ;
		eq5F		: OUT STD_LOGIC ;
		eq60		: OUT STD_LOGIC ;
		eq64		: OUT STD_LOGIC ;
		eq7E		: OUT STD_LOGIC ;
		eq80		: OUT STD_LOGIC ;
		eq84		: OUT STD_LOGIC ;
		eq99		: OUT STD_LOGIC ;
		eq9B		: OUT STD_LOGIC ;
		eq9F		: OUT STD_LOGIC ;
		eqA7		: OUT STD_LOGIC ;
		eqAC		: OUT STD_LOGIC ;
		eqB6		: OUT STD_LOGIC ;
		eqC4		: OUT STD_LOGIC 
	);
end component;
