{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 18:43:26 2009 " "Info: Processing started: Fri Feb 27 18:43:26 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock_Module -c Clock_Module --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_Module -c Clock_Module --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50_K " "Info: Assuming node \"Clk_50_K\" is an undefined clock" {  } { { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50_K" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 288 352 448 "Wr_n" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50_K register lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[10\] register lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\] 201.37 MHz 4.966 ns Internal " "Info: Clock \"Clk_50_K\" has Internal fmax of 201.37 MHz between source register \"lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[10\]\" and destination register \"lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\]\" (period= 4.966 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.757 ns + Longest register register " "Info: + Longest register to register delay is 4.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[10\] 1 REG FF_X36_Y8_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X36_Y8_N5; Fanout = 4; REG Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_7nl.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.429 ns) 1.263 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|cmpr_4hc:cmpr1\|result_wire\[0\]~204 2 COMB LCCOMB_X35_Y9_N16 1 " "Info: 2: + IC(0.834 ns) + CELL(0.429 ns) = 1.263 ns; Loc. = LCCOMB_X35_Y9_N16; Fanout = 1; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|cmpr_4hc:cmpr1\|result_wire\[0\]~204'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~204 } "NODE_NAME" } } { "db/cmpr_4hc.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cmpr_4hc.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.155 ns) 2.118 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|cmpr_4hc:cmpr1\|result_wire\[0\]~207 3 COMB LCCOMB_X35_Y8_N26 5 " "Info: 3: + IC(0.700 ns) + CELL(0.155 ns) = 2.118 ns; Loc. = LCCOMB_X35_Y8_N26; Fanout = 5; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|cmpr_4hc:cmpr1\|result_wire\[0\]~207'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~204 lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~207 } "NODE_NAME" } } { "db/cmpr_4hc.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cmpr_4hc.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.155 ns) 2.658 ns lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|_~97 4 COMB LCCOMB_X35_Y8_N20 1 " "Info: 4: + IC(0.385 ns) + CELL(0.155 ns) = 2.658 ns; Loc. = LCCOMB_X35_Y8_N20; Fanout = 1; COMB Node = 'lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|_~97'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~207 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~97 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.402 ns) 3.330 ns lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|_~52 5 COMB LCCOMB_X35_Y8_N22 16 " "Info: 5: + IC(0.270 ns) + CELL(0.402 ns) = 3.330 ns; Loc. = LCCOMB_X35_Y8_N22; Fanout = 16; COMB Node = 'lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|_~52'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~97 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.708 ns) 4.757 ns lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\] 6 REG FF_X32_Y8_N31 3 " "Info: 6: + IC(0.719 ns) + CELL(0.708 ns) = 4.757 ns; Loc. = FF_X32_Y8_N31; Fanout = 3; REG Node = 'lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 38.87 % ) " "Info: Total cell delay = 1.849 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.908 ns ( 61.13 % ) " "Info: Total interconnect delay = 2.908 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~204 lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~207 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~97 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~204 {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~207 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~97 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.834ns 0.700ns 0.385ns 0.270ns 0.719ns } { 0.000ns 0.429ns 0.155ns 0.155ns 0.402ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_K destination 2.826 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50_K\" to destination register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_K 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_50_K'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_K } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_K~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_50_K~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_K Clk_50_K~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_K~inputclkctrl 3 COMB CLKCTRL_G4 125 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'Clk_50_K~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_K~input Clk_50_K~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.613 ns) 2.826 ns lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\] 4 REG FF_X32_Y8_N31 3 " "Info: 4: + IC(1.135 ns) + CELL(0.613 ns) = 2.826 ns; Loc. = FF_X32_Y8_N31; Fanout = 3; REG Node = 'lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.68 % ) " "Info: Total cell delay = 1.517 ns ( 53.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 46.32 % ) " "Info: Total interconnect delay = 1.309 ns ( 46.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.174ns 1.135ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_K source 2.821 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50_K\" to source register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_K 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_50_K'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_K } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_K~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_50_K~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_K Clk_50_K~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_K~inputclkctrl 3 COMB CLKCTRL_G4 125 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'Clk_50_K~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_K~input Clk_50_K~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.613 ns) 2.821 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[10\] 4 REG FF_X36_Y8_N5 4 " "Info: 4: + IC(1.130 ns) + CELL(0.613 ns) = 2.821 ns; Loc. = FF_X36_Y8_N5; Fanout = 4; REG Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_7nl.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.78 % ) " "Info: Total cell delay = 1.517 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 46.22 % ) " "Info: Total interconnect delay = 1.304 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.174ns 1.130ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.174ns 1.135ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.174ns 1.130ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_7nl.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_7nl.tdf" 116 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~204 lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~207 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~97 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~204 {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|cmpr_4hc:cmpr1|result_wire[0]~207 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~97 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.834ns 0.700ns 0.385ns 0.270ns 0.719ns } { 0.000ns 0.429ns 0.155ns 0.155ns 0.402ns 0.708ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.174ns 1.135ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.174ns 1.130ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Wr_n " "Info: No valid register-to-register data paths exist for clock \"Wr_n\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] Time_Low_Sel_n Wr_n 3.144 ns register " "Info: tsu for register \"lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]\" (data pin = \"Time_Low_Sel_n\", clock pin = \"Wr_n\") is 3.144 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.986 ns + Longest pin register " "Info: + Longest pin to register delay is 5.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Time_Low_Sel_n 1 PIN PIN_M14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M14; Fanout = 1; PIN Node = 'Time_Low_Sel_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Time_Low_Sel_n } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 248 88 256 264 "Time_Low_Sel_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Time_Low_Sel_n~input 2 COMB IOIBUF_X53_Y10_N22 16 " "Info: 2: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = IOIBUF_X53_Y10_N22; Fanout = 16; COMB Node = 'Time_Low_Sel_n~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { Time_Low_Sel_n Time_Low_Sel_n~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 248 88 256 264 "Time_Low_Sel_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.414 ns) + CELL(0.708 ns) 5.986 ns lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG FF_X34_Y8_N19 1 " "Info: 3: + IC(4.414 ns) + CELL(0.708 ns) = 5.986 ns; Loc. = FF_X34_Y8_N19; Fanout = 1; REG Node = 'lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { Time_Low_Sel_n~input lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 26.26 % ) " "Info: Total cell delay = 1.572 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.414 ns ( 73.74 % ) " "Info: Total interconnect delay = 4.414 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { Time_Low_Sel_n Time_Low_Sel_n~input lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.986 ns" { Time_Low_Sel_n {} Time_Low_Sel_n~input {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 4.414ns } { 0.000ns 0.864ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.824 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 288 352 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Wr_n~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 288 352 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G2 32 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 288 352 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.613 ns) 2.824 ns lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] 4 REG FF_X34_Y8_N19 1 " "Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X34_Y8_N19; Fanout = 1; REG Node = 'lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Wr_n~inputclkctrl lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.72 % ) " "Info: Total cell delay = 1.517 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.28 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { Time_Low_Sel_n Time_Low_Sel_n~input lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.986 ns" { Time_Low_Sel_n {} Time_Low_Sel_n~input {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 4.414ns } { 0.000ns 0.864ns 0.708ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.174ns 1.133ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50_K Time_H_Enbl lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\] 11.061 ns register " "Info: tco from clock \"Clk_50_K\" to destination pin \"Time_H_Enbl\" through register \"lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\]\" is 11.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_K source 2.819 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50_K\" to source register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_K 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_50_K'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_K } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_K~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_50_K~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_K Clk_50_K~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_K~inputclkctrl 3 COMB CLKCTRL_G4 125 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'Clk_50_K~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_K~input Clk_50_K~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 88 88 256 104 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } { 456 928 984 472 "Clk_50_K" "" } { 456 528 600 472 "Clk_50_K" "" } { 32 720 776 48 "Clk_50_K" "" } { 272 840 896 288 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.613 ns) 2.819 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X34_Y9_N17 4 " "Info: 4: + IC(1.128 ns) + CELL(0.613 ns) = 2.819 ns; Loc. = FF_X34_Y9_N17; Fanout = 4; REG Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { Clk_50_K~inputclkctrl lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.81 % ) " "Info: Total cell delay = 1.517 ns ( 53.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns ( 46.19 % ) " "Info: Total interconnect delay = 1.302 ns ( 46.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.128ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.010 ns + Longest register pin " "Info: + Longest register to pin delay is 8.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X34_Y9_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y9_N17; Fanout = 4; REG Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.509 ns) 0.921 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X34_Y9_N16 2 " "Info: 2: + IC(0.412 ns) + CELL(0.509 ns) = 0.921 ns; Loc. = LCCOMB_X34_Y9_N16; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 0.987 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X34_Y9_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.987 ns; Loc. = LCCOMB_X34_Y9_N18; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.053 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X34_Y9_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.053 ns; Loc. = LCCOMB_X34_Y9_N20; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.119 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X34_Y9_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.119 ns; Loc. = LCCOMB_X34_Y9_N22; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.185 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X34_Y9_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 1.185 ns; Loc. = LCCOMB_X34_Y9_N24; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.251 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X34_Y9_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 1.251 ns; Loc. = LCCOMB_X34_Y9_N26; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.317 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X34_Y9_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 1.317 ns; Loc. = LCCOMB_X34_Y9_N28; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.383 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X34_Y9_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 1.383 ns; Loc. = LCCOMB_X34_Y9_N30; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.449 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X34_Y8_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 1.449 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.515 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X34_Y8_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 1.515 ns; Loc. = LCCOMB_X34_Y8_N2; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.581 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X34_Y8_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 1.581 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.647 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X34_Y8_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 1.647 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.713 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X34_Y8_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 1.713 ns; Loc. = LCCOMB_X34_Y8_N8; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.779 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X34_Y8_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.066 ns) = 1.779 ns; Loc. = LCCOMB_X34_Y8_N10; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.845 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X34_Y8_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.066 ns) = 1.845 ns; Loc. = LCCOMB_X34_Y8_N12; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.911 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X34_Y8_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.066 ns) = 1.911 ns; Loc. = LCCOMB_X34_Y8_N14; Fanout = 1; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 2.447 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~2 18 COMB LCCOMB_X34_Y8_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.536 ns) = 2.447 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cntr_lak.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.287 ns) 3.353 ns inst14 19 COMB LCCOMB_X36_Y8_N18 1 " "Info: 19: + IC(0.619 ns) + CELL(0.287 ns) = 3.353 ns; Loc. = LCCOMB_X36_Y8_N18; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 inst14 } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 328 752 816 376 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(2.169 ns) 8.010 ns Time_H_Enbl~output 20 COMB IOOBUF_X36_Y34_N23 1 " "Info: 20: + IC(2.488 ns) + CELL(2.169 ns) = 8.010 ns; Loc. = IOOBUF_X36_Y34_N23; Fanout = 1; COMB Node = 'Time_H_Enbl~output'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { inst14 Time_H_Enbl~output } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 640 1488 1664 656 "Time_H_Enbl" "" } { 336 816 893 352 "Time_H_Enbl" "" } { 488 528 600 504 "Time_H_Enbl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.010 ns Time_H_Enbl 21 PIN PIN_A15 0 " "Info: 21: + IC(0.000 ns) + CELL(0.000 ns) = 8.010 ns; Loc. = PIN_A15; Fanout = 0; PIN Node = 'Time_H_Enbl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Time_H_Enbl~output Time_H_Enbl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 640 1488 1664 656 "Time_H_Enbl" "" } { 336 816 893 352 "Time_H_Enbl" "" } { 488 528 600 504 "Time_H_Enbl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.491 ns ( 56.07 % ) " "Info: Total cell delay = 4.491 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.519 ns ( 43.93 % ) " "Info: Total interconnect delay = 3.519 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 inst14 Time_H_Enbl~output Time_H_Enbl } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 {} inst14 {} Time_H_Enbl~output {} Time_H_Enbl {} } { 0.000ns 0.412ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.619ns 2.488ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.287ns 2.169ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.128ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 inst14 Time_H_Enbl~output Time_H_Enbl } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 {} inst14 {} Time_H_Enbl~output {} Time_H_Enbl {} } { 0.000ns 0.412ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.619ns 2.488ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.287ns 2.169ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LT_Sel\[0\] T_Stamp\[7\] 11.385 ns Longest " "Info: Longest tpd from source pin \"LT_Sel\[0\]\" to destination pin \"T_Stamp\[7\]\" is 11.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LT_Sel\[0\] 1 PIN PIN_T11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T11; Fanout = 1; PIN Node = 'LT_Sel\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LT_Sel[0] } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 128 88 256 144 "LT_Sel\[2..0\]" "" } { 376 1360 1464 392 "LT_Sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns LT_Sel\[0\]~input 2 COMB IOIBUF_X38_Y0_N1 20 " "Info: 2: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = IOIBUF_X38_Y0_N1; Fanout = 20; COMB Node = 'LT_Sel\[0\]~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { LT_Sel[0] LT_Sel[0]~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 128 88 256 144 "LT_Sel\[2..0\]" "" } { 376 1360 1464 392 "LT_Sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.095 ns) + CELL(0.424 ns) 5.382 ns lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|_~767 3 COMB LCCOMB_X35_Y7_N10 1 " "Info: 3: + IC(4.095 ns) + CELL(0.424 ns) = 5.382 ns; Loc. = LCCOMB_X35_Y7_N10; Fanout = 1; COMB Node = 'lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|_~767'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { LT_Sel[0]~input lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~767 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.155 ns) 5.764 ns lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|_~768 4 COMB LCCOMB_X35_Y7_N24 1 " "Info: 4: + IC(0.227 ns) + CELL(0.155 ns) = 5.764 ns; Loc. = LCCOMB_X35_Y7_N24; Fanout = 1; COMB Node = 'lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|_~768'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~767 lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~768 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.425 ns) 6.629 ns lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|result_node\[7\]~1600 5 COMB LCCOMB_X36_Y7_N8 1 " "Info: 5: + IC(0.440 ns) + CELL(0.425 ns) = 6.629 ns; Loc. = LCCOMB_X36_Y7_N8; Fanout = 1; COMB Node = 'lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|result_node\[7\]~1600'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~768 lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[7]~1600 } "NODE_NAME" } } { "db/mux_bqc.tdf" "" { Text "C:/Altera/qdesigns/Main/db/mux_bqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(2.138 ns) 11.385 ns T_Stamp\[7\]~output 6 COMB IOOBUF_X0_Y7_N9 1 " "Info: 6: + IC(2.618 ns) + CELL(2.138 ns) = 11.385 ns; Loc. = IOOBUF_X0_Y7_N9; Fanout = 1; COMB Node = 'T_Stamp\[7\]~output'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.756 ns" { lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[7]~1600 T_Stamp[7]~output } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 128 1472 1648 144 "T_Stamp\[7..0\]" "" } { 288 1528 1632 304 "T_Stamp\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 11.385 ns T_Stamp\[7\] 7 PIN PIN_T2 0 " "Info: 7: + IC(0.000 ns) + CELL(0.000 ns) = 11.385 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'T_Stamp\[7\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T_Stamp[7]~output T_Stamp[7] } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 128 1472 1648 144 "T_Stamp\[7..0\]" "" } { 288 1528 1632 304 "T_Stamp\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.005 ns ( 35.18 % ) " "Info: Total cell delay = 4.005 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.380 ns ( 64.82 % ) " "Info: Total interconnect delay = 7.380 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.385 ns" { LT_Sel[0] LT_Sel[0]~input lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~767 lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~768 lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[7]~1600 T_Stamp[7]~output T_Stamp[7] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "11.385 ns" { LT_Sel[0] {} LT_Sel[0]~input {} lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~767 {} lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|_~768 {} lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[7]~1600 {} T_Stamp[7]~output {} T_Stamp[7] {} } { 0.000ns 0.000ns 4.095ns 0.227ns 0.440ns 2.618ns 0.000ns } { 0.000ns 0.863ns 0.424ns 0.155ns 0.425ns 2.138ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\] L_Dat\[1\] Wr_n -1.704 ns register " "Info: th for register \"lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"L_Dat\[1\]\", clock pin = \"Wr_n\") is -1.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.828 ns + Longest register " "Info: + Longest clock path from clock \"Wr_n\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 288 352 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Wr_n~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 288 352 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G2 32 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 288 352 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.613 ns) 2.828 ns lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG FF_X31_Y8_N5 1 " "Info: 4: + IC(1.137 ns) + CELL(0.613 ns) = 2.828 ns; Loc. = FF_X31_Y8_N5; Fanout = 1; REG Node = 'lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { Wr_n~inputclkctrl lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.64 % ) " "Info: Total cell delay = 1.517 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 46.36 % ) " "Info: Total interconnect delay = 1.311 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.718 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L_Dat\[1\] 1 PIN PIN_V8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V8; Fanout = 1; PIN Node = 'L_Dat\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L_Dat[1] } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 216 88 256 232 "L_Dat\[15..0\]" "" } { 416 288 357 432 "L_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns L_Dat\[1\]~input 2 COMB IOIBUF_X25_Y0_N15 2 " "Info: 2: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = IOIBUF_X25_Y0_N15; Fanout = 2; COMB Node = 'L_Dat\[1\]~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { L_Dat[1] L_Dat[1]~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Clock_Module.bdf" { { 216 88 256 232 "L_Dat\[15..0\]" "" } { 416 288 357 432 "L_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.576 ns) + CELL(0.155 ns) 4.614 ns lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 3 COMB LCCOMB_X31_Y8_N4 1 " "Info: 3: + IC(3.576 ns) + CELL(0.155 ns) = 4.614 ns; Loc. = LCCOMB_X31_Y8_N4; Fanout = 1; COMB Node = 'lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { L_Dat[1]~input lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 4.718 ns lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG FF_X31_Y8_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.104 ns) = 4.718 ns; Loc. = FF_X31_Y8_N5; Fanout = 1; REG Node = 'lpm_dff17:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.142 ns ( 24.21 % ) " "Info: Total cell delay = 1.142 ns ( 24.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.576 ns ( 75.79 % ) " "Info: Total interconnect delay = 3.576 ns ( 75.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { L_Dat[1] L_Dat[1]~input lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.718 ns" { L_Dat[1] {} L_Dat[1]~input {} lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1]~feeder {} lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.576ns 0.000ns } { 0.000ns 0.883ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { L_Dat[1] L_Dat[1]~input lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.718 ns" { L_Dat[1] {} L_Dat[1]~input {} lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1]~feeder {} lpm_dff17:inst20|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.576ns 0.000ns } { 0.000ns 0.883ns 0.155ns 0.104ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 18:43:28 2009 " "Info: Processing ended: Fri Feb 27 18:43:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
