{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748775555078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748775555085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 14:29:14 2025 " "Processing started: Sun Jun 01 14:29:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748775555085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748775555085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748775555085 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748775555567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_Pulser " "Found entity 1: one_Pulser" {  } { { "onepulser.v" "" { Text "C:/Users/asus/Desktop/lab3/onepulser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.v 3 3 " "Found 3 design units, including 3 entities, in source file const.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "const.v" "" { Text "C:/Users/asus/Desktop/lab3/const.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555619 ""} { "Info" "ISGN_ENTITY_NAME" "2 one " "Found entity 2: one" {  } { { "const.v" "" { Text "C:/Users/asus/Desktop/lab3/const.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555619 ""} { "Info" "ISGN_ENTITY_NAME" "3 m128 " "Found entity 3: m128" {  } { { "const.v" "" { Text "C:/Users/asus/Desktop/lab3/const.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/Users/asus/Desktop/lab3/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase.v 2 2 " "Found 2 design units, including 2 entities, in source file phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_Top " "Found entity 1: phase_Top" {  } { { "phase.v" "" { Text "C:/Users/asus/Desktop/lab3/phase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555626 ""} { "Info" "ISGN_ENTITY_NAME" "2 phase_FSM " "Found entity 2: phase_FSM" {  } { { "phase.v" "" { Text "C:/Users/asus/Desktop/lab3/phase.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "message_process.v(14) " "Verilog HDL information at message_process.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1748775555628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "message_process.v 5 5 " "Found 5 design units, including 5 entities, in source file message_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555629 ""} { "Info" "ISGN_ENTITY_NAME" "2 cntr " "Found entity 2: cntr" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555629 ""} { "Info" "ISGN_ENTITY_NAME" "3 messageProcess_TOP " "Found entity 3: messageProcess_TOP" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555629 ""} { "Info" "ISGN_ENTITY_NAME" "4 messageProcess_DP " "Found entity 4: messageProcess_DP" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555629 ""} { "Info" "ISGN_ENTITY_NAME" "5 messageProcess_FSM " "Found entity 5: messageProcess_FSM" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freqDivider.v(8) " "Verilog HDL information at freqDivider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1748775555632 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv freqDivider.v " "Entity \"freqDiv\" obtained from \"freqDivider.v\" instead of from Quartus II megafunction library" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 25 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1748775555632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.v 2 2 " "Found 2 design units, including 2 entities, in source file freqdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 downCounter " "Found entity 1: downCounter" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555632 ""} { "Info" "ISGN_ENTITY_NAME" "2 freqDiv " "Found entity 2: freqDiv" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555632 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux dds.v " "Entity \"mux\" obtained from \"dds.v\" instead of from Quartus II megafunction library" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1748775555637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 5 5 " "Found 5 design units, including 5 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555637 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555637 ""} { "Info" "ISGN_ENTITY_NAME" "3 SignToComp " "Found entity 3: SignToComp" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555637 ""} { "Info" "ISGN_ENTITY_NAME" "4 ROM " "Found entity 4: ROM" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555637 ""} { "Info" "ISGN_ENTITY_NAME" "5 dds " "Found entity 5: dds" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(7) " "Verilog HDL information at counter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1748775555642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748775555712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst\"" {  } { { "lab3.bdf" "inst" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 344 1064 1200 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.v(9) " "Verilog HDL assignment warning at pwm.v(9): truncated value with size 32 to match size of target (1)" {  } { { "pwm.v" "" { Text "C:/Users/asus/Desktop/lab3/pwm.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775555767 "|lab3|pwm:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter pwm:inst\|counter:c " "Elaborating entity \"counter\" for hierarchy \"pwm:inst\|counter:c\"" {  } { { "pwm.v" "c" { Text "C:/Users/asus/Desktop/lab3/pwm.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(13) " "Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775555770 "|lab3|pwm:inst|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst6 " "Elaborating entity \"mux\" for hierarchy \"mux:inst6\"" {  } { { "lab3.bdf" "inst6" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 264 760 936 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "messageProcess_TOP messageProcess_TOP:inst2 " "Elaborating entity \"messageProcess_TOP\" for hierarchy \"messageProcess_TOP:inst2\"" {  } { { "lab3.bdf" "inst2" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 40 456 624 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "messageProcess_DP messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP " "Elaborating entity \"messageProcess_DP\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\"" {  } { { "message_process.v" "messageProcess_DP" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter4 " "Elaborating entity \"cntr\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter4\"" {  } { { "message_process.v" "counter4" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 message_process.v(47) " "Verilog HDL assignment warning at message_process.v(47): truncated value with size 32 to match size of target (4)" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775555783 "|lab3|messageProcess_TOP:inst2|messageProcess_DP:messageProcess_DP|cntr:counter4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter10 " "Elaborating entity \"cntr\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter10\"" {  } { { "message_process.v" "counter10" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 message_process.v(47) " "Verilog HDL assignment warning at message_process.v(47): truncated value with size 32 to match size of target (10)" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775555793 "|lab3|messageProcess_TOP:inst2|messageProcess_DP:messageProcess_DP|cntr:counter10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|shiftregister:shiftregister " "Elaborating entity \"shiftregister\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|shiftregister:shiftregister\"" {  } { { "message_process.v" "shiftregister" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "messageProcess_FSM messageProcess_TOP:inst2\|messageProcess_FSM:messageProcess_FSM " "Elaborating entity \"messageProcess_FSM\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_FSM:messageProcess_FSM\"" {  } { { "message_process.v" "messageProcess_FSM" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv freqDiv:inst3 " "Elaborating entity \"freqDiv\" for hierarchy \"freqDiv:inst3\"" {  } { { "lab3.bdf" "inst3" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 152 24 168 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounter freqDiv:inst3\|downCounter:count " "Elaborating entity \"downCounter\" for hierarchy \"freqDiv:inst3\|downCounter:count\"" {  } { { "freqDivider.v" "count" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqDivider.v(10) " "Verilog HDL assignment warning at freqDivider.v(10): truncated value with size 32 to match size of target (9)" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775555811 "|lab3|freqDiv:inst3|downCounter:count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqDivider.v(14) " "Verilog HDL assignment warning at freqDivider.v(14): truncated value with size 32 to match size of target (9)" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775555811 "|lab3|freqDiv:inst3|downCounter:count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqDivider.v(17) " "Verilog HDL assignment warning at freqDivider.v(17): truncated value with size 32 to match size of target (9)" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775555811 "|lab3|freqDiv:inst3|downCounter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:zero_module " "Elaborating entity \"zero\" for hierarchy \"zero:zero_module\"" {  } { { "lab3.bdf" "zero_module" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 304 -216 -104 384 "zero_module" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one one:inst8 " "Elaborating entity \"one\" for hierarchy \"one:inst8\"" {  } { { "lab3.bdf" "inst8" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 200 -232 -120 280 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FIFO LPM_FIFO:inst14 " "Elaborating entity \"LPM_FIFO\" for hierarchy \"LPM_FIFO:inst14\"" {  } { { "lab3.bdf" "inst14" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FIFO:inst14 " "Elaborated megafunction instantiation \"LPM_FIFO:inst14\"" {  } { { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FIFO:inst14 " "Instantiated megafunction \"LPM_FIFO:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 8 " "Parameter \"LPM_NUMWORDS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 3 " "Parameter \"LPM_WIDTHU\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555835 ""}  } { { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1748775555835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LPM_FIFO:inst14\|scfifo:myFIFO " "Elaborating entity \"scfifo\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\"" {  } { { "lpm_fifo.tdf" "myFIFO" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst14\|scfifo:myFIFO LPM_FIFO:inst14 " "Elaborated megafunction instantiation \"LPM_FIFO:inst14\|scfifo:myFIFO\", which is child of megafunction instantiation \"LPM_FIFO:inst14\"" {  } { { "lpm_fifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } } { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jc01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jc01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jc01 " "Found entity 1: scfifo_jc01" {  } { { "db/scfifo_jc01.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/scfifo_jc01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jc01 LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated " "Elaborating entity \"scfifo_jc01\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g8t " "Found entity 1: a_dpfifo_g8t" {  } { { "db/a_dpfifo_g8t.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775555989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775555989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g8t LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo " "Elaborating entity \"a_dpfifo_g8t\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\"" {  } { { "db/scfifo_jc01.tdf" "dpfifo" { Text "C:/Users/asus/Desktop/lab3/db/scfifo_jc01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775555989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/a_fefifo_m4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775556001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775556001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_g8t.tdf" "fifo_state" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oj7 " "Found entity 1: cntr_oj7" {  } { { "db/cntr_oj7.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/cntr_oj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775556060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775556060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oj7 LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw " "Elaborating entity \"cntr_oj7\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Users/asus/Desktop/lab3/db/a_fefifo_m4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_tht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_tht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tht " "Found entity 1: dpram_tht" {  } { { "db/dpram_tht.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/dpram_tht.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775556168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775556168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_tht LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram " "Elaborating entity \"dpram_tht\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram\"" {  } { { "db/a_dpfifo_g8t.tdf" "FIFOram" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_orj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_orj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_orj1 " "Found entity 1: altsyncram_orj1" {  } { { "db/altsyncram_orj1.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/altsyncram_orj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775556268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775556268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_orj1 LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram\|altsyncram_orj1:altsyncram2 " "Elaborating entity \"altsyncram_orj1\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram\|altsyncram_orj1:altsyncram2\"" {  } { { "db/dpram_tht.tdf" "altsyncram2" { Text "C:/Users/asus/Desktop/lab3/db/dpram_tht.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjb " "Found entity 1: cntr_cjb" {  } { { "db/cntr_cjb.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/cntr_cjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775556330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775556330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cjb LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|cntr_cjb:rd_ptr_count " "Elaborating entity \"cntr_cjb\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|cntr_cjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_g8t.tdf" "rd_ptr_count" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_Pulser one_Pulser:inst16 " "Elaborating entity \"one_Pulser\" for hierarchy \"one_Pulser:inst16\"" {  } { { "lab3.bdf" "inst16" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -112 32 192 0 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556330 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "onepulser.v(39) " "Verilog HDL Case Statement warning at onepulser.v(39): incomplete case statement has no default case item" {  } { { "onepulser.v" "" { Text "C:/Users/asus/Desktop/lab3/onepulser.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1748775556330 "|lab3|one_Pulser:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m128 m128:inst9 " "Elaborating entity \"m128\" for hierarchy \"m128:inst9\"" {  } { { "lab3.bdf" "inst9" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 184 520 656 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:inst1 " "Elaborating entity \"dds\" for hierarchy \"dds:inst1\"" {  } { { "lab3.bdf" "inst1" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 280 512 656 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_Top dds:inst1\|phase_Top:phase " "Elaborating entity \"phase_Top\" for hierarchy \"dds:inst1\|phase_Top:phase\"" {  } { { "dds.v" "phase" { Text "C:/Users/asus/Desktop/lab3/dds.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter dds:inst1\|phase_Top:phase\|counter:c " "Elaborating entity \"counter\" for hierarchy \"dds:inst1\|phase_Top:phase\|counter:c\"" {  } { { "phase.v" "c" { Text "C:/Users/asus/Desktop/lab3/phase.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(13) " "Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775556340 "|lab3|dds:inst1|phase_Top:phase|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_FSM dds:inst1\|phase_Top:phase\|phase_FSM:fsm " "Elaborating entity \"phase_FSM\" for hierarchy \"dds:inst1\|phase_Top:phase\|phase_FSM:fsm\"" {  } { { "phase.v" "fsm" { Text "C:/Users/asus/Desktop/lab3/phase.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp dds:inst1\|comp:compl " "Elaborating entity \"comp\" for hierarchy \"dds:inst1\|comp:compl\"" {  } { { "dds.v" "compl" { Text "C:/Users/asus/Desktop/lab3/dds.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dds.v(7) " "Verilog HDL assignment warning at dds.v(7): truncated value with size 32 to match size of target (6)" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775556351 "|lab3|dds:inst1|comp:compl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux dds:inst1\|mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"dds:inst1\|mux:mux1\"" {  } { { "dds.v" "mux1" { Text "C:/Users/asus/Desktop/lab3/dds.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM dds:inst1\|ROM:sinROM " "Elaborating entity \"ROM\" for hierarchy \"dds:inst1\|ROM:sinROM\"" {  } { { "dds.v" "sinROM" { Text "C:/Users/asus/Desktop/lab3/dds.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556351 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 dds.v(34) " "Net \"rom.data_a\" at dds.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1748775556351 "|lab3|dds:inst1|ROM:sinROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 dds.v(34) " "Net \"rom.waddr_a\" at dds.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1748775556351 "|lab3|dds:inst1|ROM:sinROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 dds.v(34) " "Net \"rom.we_a\" at dds.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1748775556351 "|lab3|dds:inst1|ROM:sinROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignToComp dds:inst1\|SignToComp:scmp " "Elaborating entity \"SignToComp\" for hierarchy \"dds:inst1\|SignToComp:scmp\"" {  } { { "dds.v" "scmp" { Text "C:/Users/asus/Desktop/lab3/dds.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds.v(27) " "Verilog HDL assignment warning at dds.v(27): truncated value with size 32 to match size of target (8)" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775556351 "|lab3|dds:inst1|SignToComp:scmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst7 " "Elaborating entity \"mux\" for hierarchy \"mux:inst7\"" {  } { { "lab3.bdf" "inst7" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 240 232 408 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775556351 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:inst7\|out\[0\] " "Found clock multiplexer mux:inst7\|out\[0\]" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1748775556525 "|lab3|mux:inst7|out[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1748775556525 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dds:inst1\|ROM:sinROM\|rom " "RAM logic \"dds:inst1\|ROM:sinROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "dds.v" "rom" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1748775556580 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1748775556580 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 43 -1 0 } } { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1748775557010 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1748775557010 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[8\] freqDiv:inst3\|downCounter:count\|out\[8\]~_emulated freqDiv:inst3\|downCounter:count\|out\[8\]~1 " "Register \"freqDiv:inst3\|downCounter:count\|out\[8\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[8\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[8\]~1\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst3|downCounter:count|out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[7\] freqDiv:inst3\|downCounter:count\|out\[7\]~_emulated freqDiv:inst3\|downCounter:count\|out\[7\]~5 " "Register \"freqDiv:inst3\|downCounter:count\|out\[7\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[7\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[7\]~5\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst3|downCounter:count|out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[6\] freqDiv:inst3\|downCounter:count\|out\[6\]~_emulated freqDiv:inst3\|downCounter:count\|out\[6\]~9 " "Register \"freqDiv:inst3\|downCounter:count\|out\[6\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[6\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[6\]~9\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst3|downCounter:count|out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[5\] freqDiv:inst3\|downCounter:count\|out\[5\]~_emulated freqDiv:inst3\|downCounter:count\|out\[5\]~13 " "Register \"freqDiv:inst3\|downCounter:count\|out\[5\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[5\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[5\]~13\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst3|downCounter:count|out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[8\] freqDiv:inst4\|downCounter:count\|out\[8\]~_emulated freqDiv:inst4\|downCounter:count\|out\[8\]~1 " "Register \"freqDiv:inst4\|downCounter:count\|out\[8\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[8\]~_emulated\" and latch \"freqDiv:inst4\|downCounter:count\|out\[8\]~1\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst4|downCounter:count|out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[7\] freqDiv:inst4\|downCounter:count\|out\[7\]~_emulated freqDiv:inst3\|downCounter:count\|out\[7\]~5 " "Register \"freqDiv:inst4\|downCounter:count\|out\[7\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[7\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[7\]~5\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst4|downCounter:count|out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[6\] freqDiv:inst4\|downCounter:count\|out\[6\]~_emulated freqDiv:inst3\|downCounter:count\|out\[6\]~9 " "Register \"freqDiv:inst4\|downCounter:count\|out\[6\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[6\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[6\]~9\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst4|downCounter:count|out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[5\] freqDiv:inst4\|downCounter:count\|out\[5\]~_emulated freqDiv:inst3\|downCounter:count\|out\[5\]~13 " "Register \"freqDiv:inst4\|downCounter:count\|out\[5\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[5\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[5\]~13\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775557010 "|lab3|freqDiv:inst4|downCounter:count|out[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1748775557010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1748775557415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus/Desktop/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/asus/Desktop/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1748775557511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748775557759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748775557759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748775557912 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748775557912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1748775557912 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1748775557912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748775557912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748775557953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 14:29:17 2025 " "Processing ended: Sun Jun 01 14:29:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748775557953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748775557953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748775557953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748775557953 ""}
