module STOPWATCH_Seven_Seg(in_clk, reset, start, up, plus_min2, speedup, slowdown,  out_S0, out_S1, out_M0, out_M1);

input logic in_clk, reset, start, up, plus_min2, speedup, slowdown;
output reg [6:0] out_S0, out_S1, out_M0, out_M1;

wire [3:0] SS0, SS1, MM0, MM1;
wire seven_segment_flag;

assign seven_segment_flag = 1'b1;

STOPWATCH K1(in_clk, reset, start, up, plus_min2, speedup, slowdown, seven_segment_flag, SS0, SS1, MM0, MM1);

seven_seg_decoder KS0(SS0, out_S0[0], out_S0[1], out_S0[2], out_S0[3], out_S0[4], out_S0[5] ,out_S0[6]);
seven_seg_decoder KS1(SS1, out_S1[0], out_S1[1], out_S1[2], out_S1[3], out_S1[4], out_S1[5] ,out_S1[6]);
seven_seg_decoder KM0(MM0, out_M0[0], out_M0[1], out_M0[2], out_M0[3], out_M0[4], out_M0[5] ,out_M0[6]);
seven_seg_decoder KM1(MM1, out_M1[0], out_M1[1], out_M1[2], out_M1[3], out_M1[4], out_M1[5] ,out_M1[6]);

endmodule
