[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 70
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitPort/dut.sv
n<> u<69> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<69> s<68> l<1:1>
  n<> u<68> t<Source_text> p<69> c<67> l<1:1> el<6:10>
    n<> u<67> t<Description> p<68> c<66> l<1:1> el<6:10>
      n<> u<66> t<Module_declaration> p<67> c<43> l<1:1> el<6:10>
        n<> u<43> t<Module_ansi_header> p<66> c<2> s<64> l<1:1> el<4:3>
          n<module> u<2> t<Module_keyword> p<43> s<3> l<1:1> el<1:7>
          n<add> u<3> t<STRING_CONST> p<43> s<42> l<1:8> el<1:11>
          n<> u<42> t<List_of_port_declarations> p<43> c<19> l<1:11> el<4:2>
            n<> u<19> t<Ansi_port_declaration> p<42> c<17> s<24> l<2:3> el<2:17>
              n<> u<17> t<Net_port_header> p<19> c<4> s<18> l<2:3> el<2:15>
                n<> u<4> t<PortDir_Inp> p<17> s<16> l<2:3> el<2:8>
                n<> u<16> t<Net_port_type> p<17> c<15> l<2:9> el<2:15>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<2:9> el<2:15>
                    n<> u<14> t<Packed_dimension> p<15> c<13> l<2:9> el<2:15>
                      n<> u<13> t<Constant_range> p<14> c<8> l<2:10> el<2:14>
                        n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:10> el<2:12>
                          n<> u<7> t<Constant_primary> p<8> c<6> l<2:10> el<2:12>
                            n<> u<6> t<Primary_literal> p<7> c<5> l<2:10> el<2:12>
                              n<31> u<5> t<INT_CONST> p<6> l<2:10> el<2:12>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:13> el<2:14>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:13> el<2:14>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:13> el<2:14>
                              n<0> u<9> t<INT_CONST> p<10> l<2:13> el<2:14>
              n<a> u<18> t<STRING_CONST> p<19> l<2:16> el<2:17>
            n<> u<24> t<Ansi_port_declaration> p<42> c<22> s<41> l<2:18> el<2:19>
              n<> u<22> t<Net_port_header> p<24> c<21> s<23> l<2:18> el<2:18>
                n<> u<21> t<Net_port_type> p<22> c<20> l<2:18> el<2:18>
                  n<> u<20> t<Data_type_or_implicit> p<21> l<2:18> el<2:18>
              n<b> u<23> t<STRING_CONST> p<24> l<2:18> el<2:19>
            n<> u<41> t<Ansi_port_declaration> p<42> c<39> l<3:3> el<3:27>
              n<> u<39> t<Net_port_header> p<41> c<25> s<40> l<3:3> el<3:23>
                n<> u<25> t<PortDir_Out> p<39> s<38> l<3:3> el<3:9>
                n<> u<38> t<Net_port_type> p<39> c<37> l<3:10> el<3:23>
                  n<> u<37> t<Data_type_or_implicit> p<38> c<26> l<3:10> el<3:23>
                    n<> u<26> t<Signing_Signed> p<37> s<36> l<3:10> el<3:16>
                    n<> u<36> t<Packed_dimension> p<37> c<35> l<3:17> el<3:23>
                      n<> u<35> t<Constant_range> p<36> c<30> l<3:18> el<3:22>
                        n<> u<30> t<Constant_expression> p<35> c<29> s<34> l<3:18> el<3:20>
                          n<> u<29> t<Constant_primary> p<30> c<28> l<3:18> el<3:20>
                            n<> u<28> t<Primary_literal> p<29> c<27> l<3:18> el<3:20>
                              n<31> u<27> t<INT_CONST> p<28> l<3:18> el<3:20>
                        n<> u<34> t<Constant_expression> p<35> c<33> l<3:21> el<3:22>
                          n<> u<33> t<Constant_primary> p<34> c<32> l<3:21> el<3:22>
                            n<> u<32> t<Primary_literal> p<33> c<31> l<3:21> el<3:22>
                              n<0> u<31> t<INT_CONST> p<32> l<3:21> el<3:22>
              n<sum> u<40> t<STRING_CONST> p<41> l<3:24> el<3:27>
        n<> u<64> t<Non_port_module_item> p<66> c<63> s<65> l<5:1> el<5:21>
          n<> u<63> t<Module_or_generate_item> p<64> c<62> l<5:1> el<5:21>
            n<> u<62> t<Module_common_item> p<63> c<61> l<5:1> el<5:21>
              n<> u<61> t<Continuous_assign> p<62> c<60> l<5:1> el<5:21>
                n<> u<60> t<List_of_net_assignments> p<61> c<59> l<5:8> el<5:19>
                  n<> u<59> t<Net_assignment> p<60> c<48> l<5:8> el<5:19>
                    n<> u<48> t<Net_lvalue> p<59> c<45> s<58> l<5:8> el<5:11>
                      n<> u<45> t<Ps_or_hierarchical_identifier> p<48> c<44> s<47> l<5:8> el<5:11>
                        n<sum> u<44> t<STRING_CONST> p<45> l<5:8> el<5:11>
                      n<> u<47> t<Constant_select> p<48> c<46> l<5:12> el<5:12>
                        n<> u<46> t<Constant_bit_select> p<47> l<5:12> el<5:12>
                    n<> u<58> t<Expression> p<59> c<52> l<5:14> el<5:19>
                      n<> u<52> t<Expression> p<58> c<51> s<57> l<5:14> el<5:15>
                        n<> u<51> t<Primary> p<52> c<50> l<5:14> el<5:15>
                          n<> u<50> t<Primary_literal> p<51> c<49> l<5:14> el<5:15>
                            n<a> u<49> t<STRING_CONST> p<50> l<5:14> el<5:15>
                      n<> u<57> t<BinOp_Plus> p<58> s<56> l<5:16> el<5:17>
                      n<> u<56> t<Expression> p<58> c<55> l<5:18> el<5:19>
                        n<> u<55> t<Primary> p<56> c<54> l<5:18> el<5:19>
                          n<> u<54> t<Primary_literal> p<55> c<53> l<5:18> el<5:19>
                            n<b> u<53> t<STRING_CONST> p<54> l<5:18> el<5:19>
        n<> u<65> t<ENDMODULE> p<66> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitPort/dut.sv:1:1: No timescale set for "add".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitPort/dut.sv:1:1: Compile module "work@add".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/ImplicitPort/dut.sv:3:24: Implicit port type (wire) for "sum".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          1
Constant                                               5
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
IODecl                                                11
IntTypespec                                            9
LogicNet                                               3
LogicTypespec                                          1
Module                                                 1
Operation                                              1
Package                                                1
Port                                                   3
RefObj                                                 3
RefTypespec                                           13
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ImplicitPort/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@add
  |vpiImportTypespec:
  \_LogicNet: (work@add.a), line:2:16, endln:2:17
    |vpiParent:
    \_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
    |vpiName:a
    |vpiFullName:work@add.a
  |vpiImportTypespec:
  \_LogicNet: (work@add.b), line:2:18, endln:2:19
    |vpiParent:
    \_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
    |vpiName:b
    |vpiFullName:work@add.b
  |vpiImportTypespec:
  \_LogicNet: (work@add.sum), line:3:24, endln:3:27
    |vpiParent:
    \_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
    |vpiName:sum
    |vpiFullName:work@add.sum
    |vpiSigned:1
  |vpiDefName:work@add
  |vpiNet:
  \_LogicNet: (work@add.a), line:2:16, endln:2:17
  |vpiNet:
  \_LogicNet: (work@add.b), line:2:18, endln:2:19
  |vpiNet:
  \_LogicNet: (work@add.sum), line:3:24, endln:3:27
  |vpiPort:
  \_Port: (a), line:2:16, endln:2:17
    |vpiParent:
    \_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:2:18, endln:2:19
    |vpiParent:
    \_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (sum), line:3:24, endln:3:27
    |vpiParent:
    \_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
    |vpiName:sum
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:5:8, endln:5:19
    |vpiParent:
    \_Module: work@add (work@add), file:${SURELOG_DIR}/tests/ImplicitPort/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Operation: , line:5:14, endln:5:19
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:19
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@add.a), line:5:14, endln:5:15
        |vpiParent:
        \_Operation: , line:5:14, endln:5:19
        |vpiName:a
        |vpiFullName:work@add.a
        |vpiActual:
        \_LogicNet: (work@add.a), line:2:16, endln:2:17
      |vpiOperand:
      \_RefObj: (work@add.b), line:5:18, endln:5:19
        |vpiParent:
        \_Operation: , line:5:14, endln:5:19
        |vpiName:b
        |vpiFullName:work@add.b
        |vpiActual:
        \_LogicNet: (work@add.b), line:2:18, endln:2:19
    |vpiLhs:
    \_RefObj: (work@add.sum), line:5:8, endln:5:11
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:19
      |vpiName:sum
      |vpiFullName:work@add.sum
      |vpiActual:
      \_LogicNet: (work@add.sum), line:3:24, endln:3:27
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
