// Seed: 1802583199
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_8 = 0;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd50,
    parameter id_5 = 32'd87
) (
    input uwire _id_0,
    input tri id_1,
    output tri0 id_2,
    input wor id_3,
    input wor id_4,
    input uwire _id_5,
    output wire id_6,
    output tri id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    output tri1 id_11,
    input tri0 id_12,
    output wor id_13,
    output tri1 id_14
    , id_19,
    input supply1 id_15,
    input uwire id_16
    , id_20,
    output wor id_17
);
  assign id_7  = id_15;
  assign id_17 = id_19[id_5==-1'h0];
  assign id_9  = -1'd0 ~^ 1;
  wor [1 : id_0] id_21;
  assign id_21 = id_8 / id_1;
  logic [-1 : 1] id_22;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
  assign id_6 = -1 || id_3;
endmodule
