
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119350                       # Number of seconds simulated
sim_ticks                                119349873993                       # Number of ticks simulated
final_tick                               684648305820                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169271                       # Simulator instruction rate (inst/s)
host_op_rate                                   215074                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2154371                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344504                       # Number of bytes of host memory used
host_seconds                                 55398.94                       # Real time elapsed on the host
sim_insts                                  9377459021                       # Number of instructions simulated
sim_ops                                   11914892156                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2147712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2079104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2138880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2130048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3540224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1489280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3132672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2082304                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18779264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6350720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6350720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16243                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16710                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16641                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        27658                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        11635                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        24474                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        16268                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                146713                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           49615                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                49615                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17995092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17420245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        37537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17921091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17847090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        42899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     29662570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        43972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12478270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26247803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        42899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17447057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157346324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        37537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        42899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        43972                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        42899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             327105                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53210949                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53210949                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53210949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17995092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17420245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        37537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17921091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17847090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        42899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     29662570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        43972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12478270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26247803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        42899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17447057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              210557273                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21804953                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462471                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739842                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14447693                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14201374                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310756                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52108                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230271603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123899489                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21804953                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15512130                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27609680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5718119                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3255264                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13936311                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265105063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237495383     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4200648      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135211      0.81%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155281      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1332430      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3837834      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          609117      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989178      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10349981      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265105063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076185                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432896                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       227999714                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5580143                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27554690                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22393                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3948119                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064412                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20368                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138616190                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38386                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3948119                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228259213                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3237641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1538822                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27309281                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       811983                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138421961                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          188                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106692                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181443354                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627428753                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627428753                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34409022                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18594                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9405                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1868781                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24941209                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4065786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26443                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926185                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137710945                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128906766                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82378                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24939280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51154028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265105063                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208626159     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17759420      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18888780      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10983129      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5674735      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1421518      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678577      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39553      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33192      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265105063                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215510     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86913     23.15%     80.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73016     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101097823     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1013129      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22754722     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031902      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128906766                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450391                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375439                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002912                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523376411                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162669224                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125623356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129282205                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102164                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5103143                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99841                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3948119                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2276885                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100794                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137729714                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24941209                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4065786                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9402                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2073                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          345                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       673398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1844831                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127274634                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22433014                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1632131                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  109                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26464736                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19334815                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031722                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444689                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125651485                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125623356                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76009784                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165682475                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.438919                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458768                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25118680                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1728989                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261156944                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219194765     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16501452      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10572591      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353811      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5532402      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1079314      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685738      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627662      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609209      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261156944                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609209                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395282017                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279420590                       # The number of ROB writes
system.switch_cpus0.timesIdled                5126020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21105667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.862107                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.862107                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349393                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349393                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591542952                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163708073                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147164857                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23396582                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19183533                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2291308                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9617958                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9136919                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2400206                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102381                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    223305282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             133006939                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23396582                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11537125                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29258412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6511041                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6823670                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13756650                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2274163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    263571556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234313144     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3173315      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3673480      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2015670      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2316545      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1274560      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          868498      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2266086      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13670258      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    263571556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081746                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464717                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       221489867                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8673087                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29015228                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       230479                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4162891                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3801090                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21301                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162383382                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       105307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4162891                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       221843021                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3066012                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4615866                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28907229                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       976533                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162285858                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          270                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        249931                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       456061                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    225546160                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    755647512                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    755647512                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    192573933                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32972227                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42391                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23612                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2605447                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15486552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8440704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222537                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1874647                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162046136                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153128882                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       211959                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20272712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46897222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4640                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    263571556                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    199060044     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25940311      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13937333      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9659335      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8439863      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4313944      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1043714      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       671652      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       505360      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    263571556                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          39753     11.98%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        143317     43.19%     55.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148756     44.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128177001     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2395979      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18753      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14156211      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8380938      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153128882                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.535021                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             331826                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002167                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    570373105                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182362759                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150585428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153460708                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       386683                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2727816                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          957                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1455                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       186718                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9378                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4162891                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2505831                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       164624                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162088728                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15486552                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8440704                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23569                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        115226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1455                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1326060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1287611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2613671                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150869283                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13291596                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2259599                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21670373                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21111841                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8378777                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527127                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150587743                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150585428                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89493371                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234443484                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526135                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381727                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113083828                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138739839                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23350257                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37821                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2304609                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    259408665                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534831                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    202740266     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26277352     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11012366      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6615246      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4583095      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2958051      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1536282      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1236366      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2449641      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    259408665                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113083828                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138739839                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21012722                       # Number of memory references committed
system.switch_cpus1.commit.loads             12758736                       # Number of loads committed
system.switch_cpus1.commit.membars              18870                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19857279                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        125078235                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2822666                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2449641                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           419048366                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328343164                       # The number of ROB writes
system.switch_cpus1.timesIdled                3420008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22639174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113083828                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138739839                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113083828                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530961                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530961                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395107                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395107                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       680542824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208999768                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      151530956                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37786                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus2.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21804279                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19460634                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1740380                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14495678                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14203183                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1310586                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52227                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    230289639                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123881481                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21804279                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15513769                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27610692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5718630                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3246660                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13937209                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1708399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    265115481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.766561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       237504789     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4202659      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2134492      0.81%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4156642      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1334188      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3838568      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          607831      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          988151      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10348161      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    265115481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076183                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432833                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       228026250                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5563190                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27555521                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22430                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3948086                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2065682                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        20374                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138601494                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        38394                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3948086                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       228285383                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3225176                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1537841                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27309916                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       809075                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138406739                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106763                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       621205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    181423928                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    627355777                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    627355777                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    147021898                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34402004                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18586                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9397                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1861888                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     24934464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4066272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        26602                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       927314                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137694176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        128891765                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        82511                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24932555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51130178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    265115481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486172                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.099049                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    208638316     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17760495      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     18890214      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10980280      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5676209      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1420302      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1677155      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        39354      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        33156      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    265115481                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         215636     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         86947     23.15%     80.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        72933     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101090581     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1012896      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     22747091     17.65%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4032007      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     128891765                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450339                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             375516                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    523357038                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162645729                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125608894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129267281                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       101418                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5099532                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100332                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3948086                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2268168                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100306                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137712915                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     24934464                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4066272                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9393                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45640                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         2064                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1172938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       671513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1844451                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127258044                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     22425621                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1633721                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            26457423                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19333433                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4031802                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.444631                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             125636997                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125608894                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75997004                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165658377                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.438869                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458757                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99989498                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112605477                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25112419                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1729514                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    261167395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431162                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.301397                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    219208824     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16502499      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10569849      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3351671      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5532286      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1079631      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       685935      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       628242      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3608458      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    261167395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99989498                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112605477                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              23800865                       # Number of memory references committed
system.switch_cpus2.commit.loads             19834925                       # Number of loads committed
system.switch_cpus2.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17266183                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98427414                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1412126                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3608458                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           395276456                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279387099                       # The number of ROB writes
system.switch_cpus2.timesIdled                5125385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21095249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99989498                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112605477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99989498                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.862408                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.862408                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.349356                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.349356                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591455512                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163687259                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147141683                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18514                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus3.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23404677                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19196946                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2293588                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9584443                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9133025                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2397323                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       101944                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    223156461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             133034933                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23404677                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11530348                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29263291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6531133                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6793768                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13751507                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2275818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    263415885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       234152594     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3171635      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3678464      1.40%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2013687      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2318057      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1271416      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          863340      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2266699      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13679993      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    263415885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081774                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464815                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       221343457                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8641927                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29016419                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       232995                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4181083                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3796393                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        21283                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     162422729                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       105107                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4181083                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       221699220                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3222653                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4422112                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28908137                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       982676                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162322775                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          268                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        252650                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       458327                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    225586081                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    755807146                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    755807146                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    192417462                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        33168582                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42028                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23277                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2625012                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15500138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8435630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       222896                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1873063                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         162074849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        42092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        153072234                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       214165                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20420502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     47323458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    263415885                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581105                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270519                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    198935783     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25918876      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13933756      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9655077      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8441435      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4312419      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1042569      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       670394      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       505576      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    263415885                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39754     11.93%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        144956     43.50%     55.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       148517     44.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    128134902     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2394037      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18738      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14150118      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8374439      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     153072234                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534824                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             333227                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002177                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    570107739                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182538885                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    150517453                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     153405461                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       386001                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2751746                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1002                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1446                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       188319                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         9370                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4181083                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2657916                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       168205                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    162117067                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        63205                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15500138                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8435630                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23216                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        118530                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1446                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1326630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1291417                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2618047                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    150804077                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13284281                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2268151                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21656475                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21097676                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8372194                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526899                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             150519822                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            150517453                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         89468013                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        234427866                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525897                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381644                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    112991979                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    138627193                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23491309                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37789                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2306554                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    259234802                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534755                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    202612986     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26257745     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11004799      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      6603570      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4582018      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2952107      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1538185      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1235713      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2447679      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    259234802                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    112991979                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     138627193                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20995700                       # Number of memory references committed
system.switch_cpus3.commit.loads             12748389                       # Number of loads committed
system.switch_cpus3.commit.membars              18854                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19841166                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        124976654                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2820370                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2447679                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           418904871                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          328418200                       # The number of ROB writes
system.switch_cpus3.timesIdled                3420793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               22794845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          112991979                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            138627193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    112991979                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.533018                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.533018                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394786                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394786                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       680222408                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208912451                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      151544621                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37754                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus4.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22330502                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     20148439                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1169287                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8426342                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7987082                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1237220                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        51888                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    236767580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             140540465                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22330502                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9224302                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27793153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3662471                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5365797                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13588904                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1175521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    272390534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.933546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       244597381     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          993460      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2026924      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          852744      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4625366      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4106958      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          797829      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1664157      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12725715      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    272390534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078021                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491038                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       235496916                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6650430                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27692391                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        87245                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2463547                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1961536                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          457                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     164808665                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2461                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2463547                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       235730889                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4703178                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1207652                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27558451                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       726812                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     164724363                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          131                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        308748                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       265328                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         3463                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    193366845                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    775923530                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    775923530                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171739690                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21627112                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        19127                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9652                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1839148                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38889586                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19678791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       179220                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       952744                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164405604                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        19190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        158178340                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        80498                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12511175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29920047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           88                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    272390534                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580704                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378394                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    216243774     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16763884      6.15%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13809458      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5970182      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7565862      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7340546      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4164125      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       327558      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       205145      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    272390534                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         400120     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3125517     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        90312      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     99208938     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1381557      0.87%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9474      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37941934     23.99%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19636437     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     158178340                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552664                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3615949                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022860                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592443660                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    176939979                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    156832860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     161794289                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       284778                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1475308                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          631                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4018                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       115932                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        14017                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2463547                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        4297415                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       203933                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164424893                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1535                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38889586                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19678791                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9654                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        139525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           82                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4018                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       683595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       689164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1372759                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    157070993                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37813329                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1107346                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   99                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            57448273                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20582185                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19634944                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548795                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             156837769                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            156832860                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         84685654                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        166786603                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547963                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507749                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    127478551                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    149809100                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14631255                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        19102                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1195101                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    269926987                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554999                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378849                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    215637501     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19784875      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9289289      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9198334      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2497388      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10705984      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       797858      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       582039      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1433719      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    269926987                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    127478551                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     149809100                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56977137                       # Number of memory references committed
system.switch_cpus4.commit.loads             37414278                       # Number of loads committed
system.switch_cpus4.commit.membars               9536                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19782433                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        133216760                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1450962                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1433719                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           432933233                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          331344557                       # The number of ROB writes
system.switch_cpus4.timesIdled                5195699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               13820196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          127478551                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            149809100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    127478551                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.245168                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.245168                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445401                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445401                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       776566438                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      182105349                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      196307949                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         19072                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus5.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        23695980                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19389630                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2311070                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9805548                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9330104                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2445345                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       105431                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    228018925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             132510436                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           23695980                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11775449                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27658929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6312722                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4965120                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13949278                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2313448                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    264614585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.614921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.957835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       236955656     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1291616      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2046528      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2769918      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2854605      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2414588      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1358924      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         2004383      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12918367      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    264614585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082792                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462982                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       225702184                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7301545                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27609483                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        30164                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3971208                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3900296                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     162594013                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1986                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3971208                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       226323841                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1542220                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4339807                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27025757                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1411749                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     162536453                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          179                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        192244                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       615735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    226770990                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    756174984                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    756174984                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    196583759                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30187223                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40212                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20888                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          4198224                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15209381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8244030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        96281                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1921310                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         162335292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        40355                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        154128173                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        21030                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17994446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43145306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1385                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    264614585                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582463                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273401                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    199424802     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26782409     10.12%     85.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13566875      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     10262062      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8066268      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3264626      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2036831      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1069056      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       141656      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    264614585                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          29098     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         94578     36.84%     48.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       133029     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    129626337     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2304121      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        19321      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13960387      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8218007      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     154128173                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538513                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             256705                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001666                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    573148666                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    180370707                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    151831449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     154384878                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       313540                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2439105                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          619                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       120303                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3971208                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1223568                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       136688                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    162375803                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        65313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15209381                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8244030                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20890                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        115377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          619                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1343324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1300464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2643788                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    152016768                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13137003                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2111405                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  156                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21354708                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        21600755                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8217705                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531136                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             151831693                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            151831449                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         87154456                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        234870147                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530488                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371075                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    114596321                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    141008601                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21367227                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        38970                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2340340                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    260643377                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541002                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.390351                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    202829472     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     28643861     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10828684      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5162726      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4340142      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2492524      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2192513      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       986712      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3166743      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    260643377                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    114596321                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     141008601                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20893999                       # Number of memory references committed
system.switch_cpus5.commit.loads             12770272                       # Number of loads committed
system.switch_cpus5.commit.membars              19442                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          20333920                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        127046638                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2903607                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3166743                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           419851682                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          328722940                       # The number of ROB writes
system.switch_cpus5.timesIdled                3451881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21596145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          114596321                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            141008601                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    114596321                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.497556                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.497556                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400391                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400391                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       684183390                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      211490147                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      150728481                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         38936                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23283357                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19038160                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2272963                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9844731                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9213492                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2397973                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       101187                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    226157821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             132030495                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23283357                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11611465                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27686573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6569948                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3881114                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13902556                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2291791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    261972469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       234285896     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1500171      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2374937      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3765609      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1575988      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1772035      0.68%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1859490      0.71%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1218564      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13619779      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    261972469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081350                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461305                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       224139881                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5915344                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27600482                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        70306                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4246454                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3820841                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          485                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161259757                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3185                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4246454                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       224464915                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1895851                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3075641                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27350065                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       939541                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161173540                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        22202                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        278047                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       353395                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        31917                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    223746042                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    749756762                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    749756762                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    191370977                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32375034                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        41111                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22607                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2867840                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15369648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8261263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       249361                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1870740                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         160963868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        41233                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        152481465                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       186964                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20213507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44750301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3918                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    261972469                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582051                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273712                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197669317     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25814332      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14118270      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9611798      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8992287      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2600764      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2008711      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       685955      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       471035      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    261972469                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35590     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        110165     38.70%     51.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       138921     48.80%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    127736609     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2407321      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18500      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14096743      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8222292      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     152481465                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532759                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             284676                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001867                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    567407038                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    181220269                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150043475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     152766141                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       460015                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2740427                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          359                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1698                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       233319                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9518                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4246454                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1300815                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       136892                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    161005251                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        43277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15369648                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8261263                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22592                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1698                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1331627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1292194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2623821                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150323711                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13260414                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2157753                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  150                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21480759                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21156610                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8220345                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525220                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150044619                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150043475                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         87731506                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        229166596                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524241                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382829                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112406867                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    137780088                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23225383                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37315                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2321388                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    257726015                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534599                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388242                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201789540     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27090410     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10545840      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5681526      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4259303      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2375778      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1461233      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1309160      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3213225      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    257726015                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112406867                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     137780088                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20657165                       # Number of memory references committed
system.switch_cpus6.commit.loads             12629221                       # Number of loads committed
system.switch_cpus6.commit.membars              18616                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19777325                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        124150101                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2798651                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3213225                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           415517507                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          326257647                       # The number of ROB writes
system.switch_cpus6.timesIdled                3642079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24238261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112406867                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            137780088                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112406867                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.546203                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.546203                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392742                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392742                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       677917110                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      207990288                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      150405888                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37282                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               286210730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23400567                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19187126                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2289444                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9681736                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9141195                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2402303                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       103166                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    223300265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132995345                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23400567                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11543498                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             29251256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6502899                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6821326                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13753848                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2271872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    263550870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       234299614     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3171540      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3665142      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2014366      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2321607      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1276187      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          871522      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2270137      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13660755      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    263550870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081760                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464676                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       221492607                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      8662946                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         29008245                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       230344                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4156724                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3801385                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        21302                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162359906                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       104977                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4156724                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       221845128                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3133353                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4539301                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         28900675                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       975685                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162261562                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          241                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        251257                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       454509                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    225505916                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    755511263                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    755511263                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    192614727                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        32891179                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42401                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        23623                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2601699                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15482619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8438815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       222679                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1873857                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         162026295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        42484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        153140685                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       213870                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20224531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     46719096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4656                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    263550870                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581067                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270495                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    199032188     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25947764      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13941918      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9650600      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8437720      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      4319350      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1044551      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       671883      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       504896      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    263550870                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40188     12.15%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        142065     42.96%     55.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       148425     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    128187375     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2395477      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18757      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14159050      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8380026      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     153140685                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535063                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             330678                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002159                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    570376788                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    182294751                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    150599940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     153471363                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       386731                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2721213                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          921                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1443                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       183105                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9378                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4156724                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2572710                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       166220                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    162068916                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        61051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15482619                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8438815                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        23589                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        116821                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1443                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1328301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1283829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2612130                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    150883487                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13293704                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2257198                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21671793                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21113940                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8378089                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527176                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             150602313                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            150599940                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         89498584                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        234441596                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526186                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    113107689                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    138769094                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23301153                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37828                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2302642                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    259394146                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534974                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.354179                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    202713909     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26280889     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     11015800      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      6618440      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4582945      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2961416      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1533905      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1235741      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2451101      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    259394146                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    113107689                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     138769094                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21017116                       # Number of memory references committed
system.switch_cpus7.commit.loads             12761406                       # Number of loads committed
system.switch_cpus7.commit.membars              18874                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19861448                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        125104598                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2823251                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2451101                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           419012538                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          328297310                       # The number of ROB writes
system.switch_cpus7.timesIdled                3418145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22659860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          113107689                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            138769094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    113107689                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.530427                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.530427                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395190                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395190                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       680621409                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      209012673                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      151520487                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37792                       # number of misc regfile writes
system.l2.replacements                         146736                       # number of replacements
system.l2.tagsinuse                      32764.988740                       # Cycle average of tags in use
system.l2.total_refs                          2179609                       # Total number of references to valid blocks.
system.l2.sampled_refs                         179504                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.142398                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           252.588141                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.632946                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2774.274720                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.744899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2744.663612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      5.362781                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2772.881578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.858730                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2798.435183                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.381363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   4657.572484                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.371737                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2014.590817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.617627                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3629.453882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.885623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2768.387089                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            990.264996                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1090.255726                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            976.480378                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1024.816927                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1172.246413                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            821.996510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1150.989353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1073.235226                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007708                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.084664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.083760                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.084622                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.085401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.142138                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.061480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.110762                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.084484                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.030220                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033272                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.029800                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.031275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.035774                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.025085                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.035125                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.032753                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999908                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45563                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46888                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        45552                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        46704                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        63876                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        34908                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        57506                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        47042                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  388048                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           139486                       # number of Writeback hits
system.l2.Writeback_hits::total                139486                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1099                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        45646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        47062                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        45636                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        46878                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        63966                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        35076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        57658                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        47216                       # number of demand (read+write) hits
system.l2.demand_hits::total                   389147                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        45646                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        47062                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        45636                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        46878                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        63966                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        35076                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        57658                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        47216                       # number of overall hits
system.l2.overall_hits::total                  389147                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16779                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16242                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16710                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        16639                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        27658                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        11635                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        24474                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        16267                       # number of ReadReq misses
system.l2.ReadReq_misses::total                146709                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16243                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16710                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        16641                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        27658                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        11635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        24474                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        16268                       # number of demand (read+write) misses
system.l2.demand_misses::total                 146713                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16779                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16243                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16710                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        16641                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        27658                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        11635                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        24474                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        16268                       # number of overall misses
system.l2.overall_misses::total                146713                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5535982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2807335164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6073670                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2753870411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5553573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2790528297                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6290762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2821266699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6649502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   4617482059                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6708988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1952235052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6227364                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4119105463                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6554227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2757462047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     24668879260                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       157212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       305868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       178040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        641120                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5535982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2807335164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6073670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2754027623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5553573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2790528297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6290762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2821572567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6649502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   4617482059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6708988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1952235052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6227364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4119105463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6554227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2757640087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24669520380                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5535982                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2807335164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6073670                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2754027623                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5553573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2790528297                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6290762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2821572567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6649502                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   4617482059                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6708988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1952235052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6227364                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4119105463                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6554227                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2757640087                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24669520380                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        63130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        62262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        63343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        91534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        46543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        63309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              534757                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       139486                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            139486                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        63305                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        62346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        63519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        91624                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        46711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        82132                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        63484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               535860                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        63305                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        62346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        63519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        91624                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        46711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        82132                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        63484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              535860                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.257279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.268382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.262681                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.302161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.249984                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.298536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.256946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.274347                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.011364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003626                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.268787                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.256583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.268020                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.261985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.301864                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.249085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.297984                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.256254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273790                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.268787                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.256583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.268020                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.261985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.301864                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.249085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.297984                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.256254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273790                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 158170.914286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167312.424102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159833.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169552.420330                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 158673.514286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 166997.504309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 165546.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 169557.467336                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 166237.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 166949.239244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 163633.853659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 167789.862656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst       163878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 168305.363365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 163855.675000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 169512.635827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168148.370311                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       157212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       152934                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       178040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       160280                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 158170.914286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167312.424102                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159833.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169551.660592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 158673.514286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 166997.504309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 165546.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 169555.469443                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 166237.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 166949.239244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 163633.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 167789.862656                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst       163878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 168305.363365                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 163855.675000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 169513.160007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168148.155787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 158170.914286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167312.424102                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159833.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169551.660592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 158673.514286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 166997.504309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 165546.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 169555.469443                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 166237.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 166949.239244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 163633.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 167789.862656                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst       163878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 168305.363365                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 163855.675000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 169513.160007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168148.155787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                49615                       # number of writebacks
system.l2.writebacks::total                     49615                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16710                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        16639                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        27658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        11635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        24474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        16267                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           146709                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        16641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        27658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        11635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        24474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        16268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            146713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        16641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        27658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        11635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        24474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        16268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           146713                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3500529                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1829676111                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3862843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1807781497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3515975                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1816833923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4077343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1852038436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4321800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   3007029984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4321566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1274579633                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4011985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2693678034                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4229353                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1809943739                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  16123402751                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        98413                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       189400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       120137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       407950                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3500529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1829676111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3862843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1807879910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3515975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1816833923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4077343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1852227836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4321800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   3007029984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4321566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1274579633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4011985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2693678034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4229353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1810063876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16123810701                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3500529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1829676111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3862843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1807879910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3515975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1816833923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4077343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1852227836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4321800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   3007029984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4321566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1274579633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4011985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2693678034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4229353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1810063876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16123810701                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.269144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.268382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.262681                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.302161                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.249984                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.298536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.256946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.274347                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.011364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003626                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.268787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.256583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.268020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.261985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.301864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.249085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.297984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.256254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.268787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.256583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.268020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.261985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.301864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.249085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.297984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.256254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273790                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100015.114286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109045.599321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101653.763158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111302.887391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100456.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108727.344285                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 107298.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 111307.075906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       108045                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108721.888206                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 105404.048780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109547.024753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 105578.552632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 110062.843589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 105733.825000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 111264.753120                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109900.570183                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        98413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        94700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       120137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101987.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 100015.114286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109045.599321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101653.763158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111302.093825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 100456.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 108727.344285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 107298.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 111305.079983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst       108045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 108721.888206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 105404.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109547.024753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 105578.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 110062.843589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 105733.825000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 111265.298500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109900.354440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 100015.114286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109045.599321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101653.763158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111302.093825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 100456.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 108727.344285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 107298.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 111305.079983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst       108045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 108721.888206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 105404.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109547.024753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 105578.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 110062.843589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 105733.825000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 111265.298500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109900.354440                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.052644                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013968535                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801009.831261                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.946978                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.105666                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056005                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841515                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897520                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13936266                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13936266                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13936266                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13936266                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13936266                       # number of overall hits
system.cpu0.icache.overall_hits::total       13936266                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7174651                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7174651                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7174651                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7174651                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7174651                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7174651                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13936311                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13936311                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13936311                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13936311                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13936311                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13936311                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159436.688889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159436.688889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159436.688889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159436.688889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159436.688889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159436.688889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6022031                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6022031                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6022031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6022031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6022031                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6022031                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167278.638889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 167278.638889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 167278.638889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 167278.638889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 167278.638889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 167278.638889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62425                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243197698                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62681                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3879.926900                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.852450                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.147550                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.780674                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.219326                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20488289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20488289                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946820                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946820                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9319                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9319                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24435109                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24435109                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24435109                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24435109                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       210806                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       210806                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          403                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       211209                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        211209                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       211209                       # number of overall misses
system.cpu0.dcache.overall_misses::total       211209                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22721478450                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22721478450                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35260150                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35260150                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22756738600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22756738600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22756738600                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22756738600                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20699095                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20699095                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24646318                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24646318                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24646318                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24646318                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010184                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107783.831817                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107783.831817                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87494.168734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87494.168734                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107745.117869                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107745.117869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107745.117869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107745.117869                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8395                       # number of writebacks
system.cpu0.dcache.writebacks::total             8395                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       148464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       148464                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       148784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       148784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       148784                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       148784                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62425                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62425                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5988195258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5988195258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5495476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5495476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5993690734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5993690734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5993690734                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5993690734                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96053.948510                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96053.948510                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66210.554217                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66210.554217                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96014.268867                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96014.268867                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96014.268867                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96014.268867                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.187057                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088424428                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2089106.387716                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.187057                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059595                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.832031                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13756601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13756601                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13756601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13756601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13756601                       # number of overall hits
system.cpu1.icache.overall_hits::total       13756601                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7923902                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7923902                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7923902                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7923902                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7923902                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7923902                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13756650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13756650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13756650                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13756650                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13756650                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13756650                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161712.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161712.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161712.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161712.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161712.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161712.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6568295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6568295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6568295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6568295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6568295                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6568295                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168417.820513                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168417.820513                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168417.820513                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168417.820513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168417.820513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168417.820513                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 63305                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186304669                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63561                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2931.116077                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.254206                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.745794                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915055                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084945                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9702817                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9702817                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8209727                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8209727                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19974                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19974                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18893                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18893                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17912544                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17912544                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17912544                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17912544                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       215503                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       215503                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3923                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3923                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       219426                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        219426                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       219426                       # number of overall misses
system.cpu1.dcache.overall_misses::total       219426                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26320736231                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26320736231                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    499011713                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    499011713                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26819747944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26819747944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26819747944                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26819747944                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9918320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9918320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8213650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8213650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18893                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18893                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18131970                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18131970                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18131970                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18131970                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021728                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021728                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000478                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000478                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012102                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012102                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012102                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122136.286878                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122136.286878                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 127201.558246                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 127201.558246                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 122226.846153                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 122226.846153                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 122226.846153                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 122226.846153                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110344                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       110344                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25018                       # number of writebacks
system.cpu1.dcache.writebacks::total            25018                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       152373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       152373                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3748                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3748                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       156121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       156121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       156121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       156121                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63130                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        63305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        63305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        63305                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        63305                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6028907864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6028907864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11519101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11519101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6040426965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6040426965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6040426965                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6040426965                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003491                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003491                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003491                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003491                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95499.886963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95499.886963                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65823.434286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65823.434286                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95417.849538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95417.849538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95417.849538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95417.849538                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               559.804053                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013969434                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1801011.428064                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.698428                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.105626                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055606                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841515                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.897122                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13937165                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13937165                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13937165                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13937165                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13937165                       # number of overall hits
system.cpu2.icache.overall_hits::total       13937165                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.cpu2.icache.overall_misses::total           44                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7077999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7077999                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7077999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7077999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7077999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7077999                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13937209                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13937209                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13937209                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13937209                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13937209                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13937209                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 160863.613636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 160863.613636                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 160863.613636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 160863.613636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 160863.613636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 160863.613636                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6032993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6032993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6032993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6032993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6032993                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6032993                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167583.138889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 167583.138889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 167583.138889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 167583.138889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 167583.138889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 167583.138889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 62346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               243191104                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 62602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3884.717805                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.553398                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.446602                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.783412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.216588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20481720                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20481720                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3946808                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3946808                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9307                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9307                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9257                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9257                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     24428528                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24428528                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     24428528                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24428528                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       210794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       210794                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          411                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       211205                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        211205                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       211205                       # number of overall misses
system.cpu2.dcache.overall_misses::total       211205                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22693116582                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22693116582                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     36071358                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     36071358                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22729187940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22729187940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22729187940                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22729187940                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     20692514                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20692514                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3947219                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3947219                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     24639733                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     24639733                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     24639733                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24639733                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010187                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010187                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000104                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008572                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008572                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008572                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008572                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107655.419898                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107655.419898                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87764.861314                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87764.861314                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107616.713335                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107616.713335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107616.713335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107616.713335                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8390                       # number of writebacks
system.cpu2.dcache.writebacks::total             8390                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       148532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       148532                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          327                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       148859                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       148859                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       148859                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       148859                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        62262                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        62262                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        62346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        62346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        62346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        62346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5972161378                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5972161378                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5588069                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5588069                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5977749447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5977749447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5977749447                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5977749447                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95919.844817                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95919.844817                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66524.630952                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66524.630952                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95880.240064                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95880.240064                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95880.240064                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95880.240064                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.466790                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1088419286                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2089096.518234                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.466790                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060043                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.832479                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13751459                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13751459                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13751459                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13751459                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13751459                       # number of overall hits
system.cpu3.icache.overall_hits::total       13751459                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7952272                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7952272                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7952272                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7952272                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7952272                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7952272                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13751507                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13751507                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13751507                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13751507                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13751507                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13751507                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165672.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165672.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165672.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165672.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165672.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165672.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6833766                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6833766                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6833766                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6833766                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6833766                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6833766                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 175224.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 175224.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 175224.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 175224.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 175224.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 175224.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 63519                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               186293294                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 63775                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2921.102219                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.254060                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.745940                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.915055                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.084945                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9698129                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9698129                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8203088                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8203088                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19942                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19942                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18877                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18877                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17901217                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17901217                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17901217                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17901217                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       215976                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       215976                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3920                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       219896                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        219896                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       219896                       # number of overall misses
system.cpu3.dcache.overall_misses::total       219896                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26414091510                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26414091510                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    488419567                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    488419567                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  26902511077                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  26902511077                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  26902511077                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  26902511077                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9914105                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9914105                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8207008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8207008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18877                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18877                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18121113                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18121113                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18121113                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18121113                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021785                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021785                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000478                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000478                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012135                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012135                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012135                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012135                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 122301.049700                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122301.049700                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124596.828316                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124596.828316                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 122341.975648                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 122341.975648                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 122341.975648                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 122341.975648                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24530                       # number of writebacks
system.cpu3.dcache.writebacks::total            24530                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       152633                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       152633                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3744                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3744                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       156377                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       156377                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       156377                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       156377                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        63343                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        63343                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          176                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        63519                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        63519                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        63519                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        63519                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6089867889                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6089867889                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11771882                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11771882                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6101639771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6101639771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6101639771                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6101639771                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003505                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003505                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003505                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 96141.134601                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96141.134601                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66885.693182                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66885.693182                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96060.072907                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96060.072907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96060.072907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96060.072907                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               580.360951                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1121116167                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1919719.464041                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.301896                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.059056                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.062984                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867082                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.930066                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13588849                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13588849                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13588849                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13588849                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13588849                       # number of overall hits
system.cpu4.icache.overall_hits::total       13588849                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           55                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           55                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           55                       # number of overall misses
system.cpu4.icache.overall_misses::total           55                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      9473139                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9473139                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      9473139                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9473139                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      9473139                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9473139                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13588904                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13588904                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13588904                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13588904                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13588904                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13588904                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 172238.890909                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 172238.890909                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 172238.890909                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 172238.890909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 172238.890909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 172238.890909                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7369985                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7369985                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7369985                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7369985                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7369985                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7369985                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 179755.731707                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 179755.731707                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 179755.731707                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 179755.731707                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 179755.731707                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 179755.731707                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 91624                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               490457832                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91880                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5338.026034                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.915854                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.084146                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437171                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562829                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35690139                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35690139                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19543206                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19543206                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9545                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9545                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9536                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9536                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     55233345                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        55233345                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     55233345                       # number of overall hits
system.cpu4.dcache.overall_hits::total       55233345                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       320620                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       320620                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          300                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       320920                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        320920                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       320920                       # number of overall misses
system.cpu4.dcache.overall_misses::total       320920                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  35949299185                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  35949299185                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     26422133                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     26422133                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  35975721318                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  35975721318                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  35975721318                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  35975721318                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     36010759                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     36010759                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19543506                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19543506                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9536                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9536                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     55554265                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     55554265                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     55554265                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     55554265                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008903                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008903                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005777                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005777                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005777                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005777                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112124.319085                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112124.319085                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 88073.776667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 88073.776667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112101.836339                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112101.836339                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112101.836339                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112101.836339                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        25272                       # number of writebacks
system.cpu4.dcache.writebacks::total            25272                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       229086                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       229086                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          210                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       229296                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       229296                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       229296                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       229296                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        91534                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        91534                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        91624                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        91624                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        91624                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        91624                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9304709958                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9304709958                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      6387142                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6387142                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9311097100                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9311097100                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9311097100                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9311097100                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 101653.046496                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 101653.046496                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70968.244444                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70968.244444                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 101622.905571                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 101622.905571                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 101622.905571                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 101622.905571                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.883574                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1087084762                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2098619.231660                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.883574                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067121                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828339                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13949225                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13949225                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13949225                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13949225                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13949225                       # number of overall hits
system.cpu5.icache.overall_hits::total       13949225                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8913158                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8913158                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8913158                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8913158                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8913158                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8913158                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13949278                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13949278                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13949278                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13949278                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13949278                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13949278                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 168172.792453                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 168172.792453                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 168172.792453                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 168172.792453                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 168172.792453                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 168172.792453                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7345148                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7345148                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7345148                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7345148                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7345148                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7345148                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 170817.395349                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 170817.395349                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 170817.395349                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 170817.395349                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 170817.395349                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 170817.395349                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 46711                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               179923003                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 46967                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3830.838738                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.496837                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.503163                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912097                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087903                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9606541                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9606541                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8085380                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8085380                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        20745                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        20745                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        19468                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        19468                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17691921                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17691921                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17691921                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17691921                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       149376                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       149376                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          979                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          979                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       150355                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        150355                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       150355                       # number of overall misses
system.cpu5.dcache.overall_misses::total       150355                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  17258415723                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  17258415723                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     83665680                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     83665680                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  17342081403                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  17342081403                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  17342081403                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  17342081403                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9755917                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9755917                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8086359                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8086359                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        20745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        19468                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        19468                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17842276                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17842276                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17842276                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17842276                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015311                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015311                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008427                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008427                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008427                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008427                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 115536.737649                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 115536.737649                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85460.347293                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85460.347293                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 115340.902551                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 115340.902551                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 115340.902551                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 115340.902551                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9919                       # number of writebacks
system.cpu5.dcache.writebacks::total             9919                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       102833                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       102833                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          811                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          811                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       103644                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       103644                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       103644                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       103644                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        46543                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        46543                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          168                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        46711                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        46711                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        46711                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        46711                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4369824207                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4369824207                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     11067968                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     11067968                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4380892175                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4380892175                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4380892175                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4380892175                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002618                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002618                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93887.893067                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93887.893067                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65880.761905                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65880.761905                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93787.163088                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93787.163088                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93787.163088                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93787.163088                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.852984                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1093088984                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2066330.782609                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.852984                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060662                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.845918                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13902507                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13902507                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13902507                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13902507                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13902507                       # number of overall hits
system.cpu6.icache.overall_hits::total       13902507                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8298780                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8298780                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8298780                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8298780                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8298780                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8298780                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13902556                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13902556                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13902556                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13902556                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13902556                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13902556                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 169362.857143                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 169362.857143                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 169362.857143                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 169362.857143                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 169362.857143                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 169362.857143                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6667736                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6667736                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6667736                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6667736                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6667736                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6667736                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 170967.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 170967.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 170967.589744                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 170967.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 170967.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 170967.589744                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 82132                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194792044                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82388                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2364.325436                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.380230                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.619770                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915548                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084452                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9642010                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9642010                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7989359                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7989359                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        22368                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        22368                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18641                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18641                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17631369                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17631369                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17631369                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17631369                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       209018                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       209018                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          922                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          922                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       209940                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        209940                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       209940                       # number of overall misses
system.cpu6.dcache.overall_misses::total       209940                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23813471833                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23813471833                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     78180412                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     78180412                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23891652245                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23891652245                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23891652245                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23891652245                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9851028                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9851028                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7990281                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7990281                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        22368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17841309                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17841309                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17841309                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17841309                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021218                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021218                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011767                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011767                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011767                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011767                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113930.244443                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113930.244443                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84794.373102                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84794.373102                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113802.287535                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113802.287535                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113802.287535                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113802.287535                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        12955                       # number of writebacks
system.cpu6.dcache.writebacks::total            12955                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       127038                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       127038                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          770                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          770                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127808                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127808                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127808                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127808                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81980                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81980                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        82132                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        82132                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        82132                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        82132                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8167368557                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8167368557                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9986939                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9986939                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8177355496                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8177355496                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8177355496                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8177355496                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004603                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004603                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004603                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004603                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99626.354684                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99626.354684                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65703.546053                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65703.546053                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99563.574441                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99563.574441                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99563.574441                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99563.574441                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               521.484451                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1088421623                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   523                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2081112.089866                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.484451                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063276                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.835712                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13753796                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13753796                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13753796                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13753796                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13753796                       # number of overall hits
system.cpu7.icache.overall_hits::total       13753796                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8624176                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8624176                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8624176                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8624176                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8624176                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8624176                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13753848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13753848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13753848                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13753848                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13753848                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13753848                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 165849.538462                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 165849.538462                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 165849.538462                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 165849.538462                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 165849.538462                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 165849.538462                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7145279                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7145279                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7145279                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7145279                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7145279                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7145279                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 174275.097561                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 174275.097561                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 174275.097561                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 174275.097561                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 174275.097561                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 174275.097561                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 63484                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               186306993                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 63740                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2922.921133                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.254479                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.745521                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915057                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084943                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9703310                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9703310                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8211450                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8211450                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        20079                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        20079                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18896                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18896                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17914760                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17914760                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17914760                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17914760                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       216305                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       216305                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3917                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3917                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       220222                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        220222                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       220222                       # number of overall misses
system.cpu7.dcache.overall_misses::total       220222                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  26395154621                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  26395154621                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    492598949                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    492598949                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  26887753570                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  26887753570                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  26887753570                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  26887753570                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9919615                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9919615                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8215367                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8215367                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        20079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        20079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18896                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18896                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18134982                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18134982                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18134982                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18134982                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021806                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021806                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000477                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012143                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012143                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012143                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012143                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 122027.482587                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 122027.482587                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 125759.241511                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 125759.241511                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 122093.857880                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 122093.857880                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 122093.857880                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 122093.857880                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        25007                       # number of writebacks
system.cpu7.dcache.writebacks::total            25007                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       152996                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       152996                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3742                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3742                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       156738                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       156738                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       156738                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       156738                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        63309                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        63309                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        63484                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        63484                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        63484                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        63484                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6046814897                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6046814897                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11654166                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11654166                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6058469063                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6058469063                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6058469063                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6058469063                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003501                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003501                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95512.721683                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95512.721683                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66595.234286                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66595.234286                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95433.007734                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95433.007734                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95433.007734                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95433.007734                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
